-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "11/22/2020 23:34:59"

-- 
-- Device: Altera 5CSXFC6D6F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fpgaCamera IS
    PORT (
	clk_50 : IN std_logic;
	btn_resend : IN std_logic;
	led_config_finished : OUT std_logic;
	vga_hsync : OUT std_logic;
	vga_vsync : OUT std_logic;
	vga_r : OUT std_logic_vector(7 DOWNTO 0);
	vga_g : OUT std_logic_vector(7 DOWNTO 0);
	vga_b : OUT std_logic_vector(7 DOWNTO 0);
	vga_blank_N : OUT std_logic;
	vga_sync_N : OUT std_logic;
	vga_CLK : OUT std_logic;
	ov7670_pclk : IN std_logic;
	ov7670_xclk : OUT std_logic;
	ov7670_vsync : IN std_logic;
	ov7670_href : IN std_logic;
	ov7670_data : IN std_logic_vector(7 DOWNTO 0);
	ov7670_sioc : OUT std_logic;
	ov7670_siod : INOUT std_logic;
	ov7670_pwdn : OUT std_logic;
	ov7670_reset : OUT std_logic
	);
END fpgaCamera;

-- Design Ports Information
-- led_config_finished	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_hsync	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_vsync	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_r[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_g[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_b[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_blank_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_sync_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- vga_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_xclk	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_sioc	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_pwdn	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_reset	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_siod	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- ov7670_pclk	=>  Location: PIN_AG1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- btn_resend	=>  Location: PIN_AJ4,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
-- ov7670_vsync	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_href	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[7]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[1]	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[3]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[4]	=>  Location: PIN_AJ1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[5]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[6]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ov7670_data[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF fpgaCamera IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_btn_resend : std_logic;
SIGNAL ww_led_config_finished : std_logic;
SIGNAL ww_vga_hsync : std_logic;
SIGNAL ww_vga_vsync : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_blank_N : std_logic;
SIGNAL ww_vga_sync_N : std_logic;
SIGNAL ww_vga_CLK : std_logic;
SIGNAL ww_ov7670_pclk : std_logic;
SIGNAL ww_ov7670_xclk : std_logic;
SIGNAL ww_ov7670_vsync : std_logic;
SIGNAL ww_ov7670_href : std_logic;
SIGNAL ww_ov7670_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ov7670_sioc : std_logic;
SIGNAL ww_ov7670_pwdn : std_logic;
SIGNAL ww_ov7670_reset : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ov7670_siod~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk_50~input_o\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ : std_logic;
SIGNAL \btn_resend~input_o\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\ : std_logic;
SIGNAL \Inst_VGA|Add1~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~6\ : std_logic;
SIGNAL \Inst_VGA|Add1~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Add1~26\ : std_logic;
SIGNAL \Inst_VGA|Add1~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~30\ : std_logic;
SIGNAL \Inst_VGA|Add1~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~34\ : std_logic;
SIGNAL \Inst_VGA|Add1~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~38\ : std_logic;
SIGNAL \Inst_VGA|Add1~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~18\ : std_logic;
SIGNAL \Inst_VGA|Add1~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~22\ : std_logic;
SIGNAL \Inst_VGA|Add1~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~14\ : std_logic;
SIGNAL \Inst_VGA|Add1~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add1~10\ : std_logic;
SIGNAL \Inst_VGA|Add1~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Hsync~q\ : std_logic;
SIGNAL \Inst_VGA|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~34\ : std_logic;
SIGNAL \Inst_VGA|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~26\ : std_logic;
SIGNAL \Inst_VGA|Add0~22\ : std_logic;
SIGNAL \Inst_VGA|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~30\ : std_logic;
SIGNAL \Inst_VGA|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~18\ : std_logic;
SIGNAL \Inst_VGA|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~14\ : std_logic;
SIGNAL \Inst_VGA|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~10\ : std_logic;
SIGNAL \Inst_VGA|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_VGA|Add0~6\ : std_logic;
SIGNAL \Inst_VGA|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|Vcnt~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_VGA|Add0~38\ : std_logic;
SIGNAL \Inst_VGA|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_VGA|process_2~0_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~1_combout\ : std_logic;
SIGNAL \Inst_VGA|Vsync~q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~2_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~3_combout\ : std_logic;
SIGNAL \Inst_VGA|activeArea~q\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~14\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|val[11]~1_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~18\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~22\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~26\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~30\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~34\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~38\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~42\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~46\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~50\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~54\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~58\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~62\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~66\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~6\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~10\ : std_logic;
SIGNAL \Inst_Address_Generator|Add0~13_sumout\ : std_logic;
SIGNAL \ov7670_pclk~input_o\ : std_logic;
SIGNAL \ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ov7670_href~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~feeder_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~1_combout\ : std_logic;
SIGNAL \ov7670_vsync~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|line~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~18\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~22\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~26\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~30\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~33_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~34\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~37_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~38\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~41_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~42\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~45_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~46\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~49_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~50\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~53_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~54\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~57_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~58\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~61_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~62\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~65_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~66\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~10\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~6\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~2\ : std_logic;
SIGNAL \Inst_ov7670_capture|Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ : std_logic;
SIGNAL \ov7670_data[4]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[4]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[6]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[11]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_Address_Generator|val[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_capture|address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|R[0]~28_combout\ : std_logic;
SIGNAL \ov7670_data[5]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|R[1]~24_combout\ : std_logic;
SIGNAL \ov7670_data[6]~input_o\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|R[2]~20_combout\ : std_logic;
SIGNAL \ov7670_data[7]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|R[3]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|G[0]~28_combout\ : std_logic;
SIGNAL \ov7670_data[0]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|G[1]~24_combout\ : std_logic;
SIGNAL \ov7670_data[1]~input_o\ : std_logic;
SIGNAL \Inst_ov7670_capture|latched_d[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|G[2]~20_combout\ : std_logic;
SIGNAL \ov7670_data[2]~input_o\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|G[3]~16_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~3_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~2_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|B[0]~28_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~5_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~6_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~7_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|B[1]~24_combout\ : std_logic;
SIGNAL \ov7670_data[3]~input_o\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~11_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~9_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~10_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|B[2]~20_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~13_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~14_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~15_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|B[3]~16_combout\ : std_logic;
SIGNAL \Inst_VGA|Nblank~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|sys_clk~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\ : std_logic;
SIGNAL \Inst_Address_Generator|val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|d_latch\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_VGA|Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_VGA|Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|href_last\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|data_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|latched_d\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Hcnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_line\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_we_reg~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_RGB|ALT_INV_B[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[0]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[0]~1_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_G[0]~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[0]~3_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[0]~2_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[0]~1_combout\ : std_logic;
SIGNAL \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_VGA|ALT_INV_activeArea~q\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_R[0]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_href~q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_ov7670_capture|ALT_INV_latched_vsync~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \Inst_Address_Generator|ALT_INV_val[11]~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activeArea~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activeArea~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_activeArea~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~2_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|ALT_INV_sys_clk~q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_process_2~0_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[3]~15_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[3]~14_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[3]~13_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[3]~12_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[2]~11_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[2]~10_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[2]~9_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[2]~8_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[1]~7_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[1]~6_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[1]~5_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[1]~4_combout\ : std_logic;
SIGNAL \Inst_RGB|ALT_INV_B[0]~3_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_hold~q\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\ : std_logic;
SIGNAL \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_ov7670_href~input_o\ : std_logic;
SIGNAL \ALT_INV_btn_resend~input_o\ : std_logic;

BEGIN

ww_clk_50 <= clk_50;
ww_btn_resend <= btn_resend;
led_config_finished <= ww_led_config_finished;
vga_hsync <= ww_vga_hsync;
vga_vsync <= ww_vga_vsync;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
vga_blank_N <= ww_vga_blank_N;
vga_sync_N <= ww_vga_sync_N;
vga_CLK <= ww_vga_CLK;
ww_ov7670_pclk <= ov7670_pclk;
ov7670_xclk <= ww_ov7670_xclk;
ww_ov7670_vsync <= ov7670_vsync;
ww_ov7670_href <= ov7670_href;
ww_ov7670_data <= ov7670_data;
ov7670_sioc <= ww_ov7670_sioc;
ov7670_pwdn <= ww_ov7670_pwdn;
ov7670_reset <= ww_ov7670_reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_controller|Inst_ov7670_registers|address\(7) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(5) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) & 
\Inst_ov7670_controller|Inst_ov7670_registers|address\(1) & \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ <= \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(12);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(13);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(14);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(15);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(7);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(8);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(9);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(10);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(1);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(2);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(8) & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(4) & 
\Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(3);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address\(9) & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address[4]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(3) & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\(0);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \Inst_ov7670_capture|d_latch\(4);

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Inst_ov7670_capture|address\(12) & \Inst_ov7670_capture|address[11]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(10) & 
\Inst_ov7670_capture|address[9]~DUPLICATE_q\ & \Inst_ov7670_capture|address[8]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(7) & \Inst_ov7670_capture|address[6]~DUPLICATE_q\ & \Inst_ov7670_capture|address[5]~DUPLICATE_q\ & 
\Inst_ov7670_capture|address\(4) & \Inst_ov7670_capture|address[3]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(2) & \Inst_ov7670_capture|address[1]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\ <= (\Inst_Address_Generator|val\(12) & \Inst_Address_Generator|val\(11) & \Inst_Address_Generator|val\(10) & \Inst_Address_Generator|val\(9) & 
\Inst_Address_Generator|val\(8) & \Inst_Address_Generator|val\(7) & \Inst_Address_Generator|val\(6) & \Inst_Address_Generator|val\(5) & \Inst_Address_Generator|val\(4) & \Inst_Address_Generator|val\(3) & \Inst_Address_Generator|val\(2) & 
\Inst_Address_Generator|val[1]~DUPLICATE_q\ & \Inst_Address_Generator|val\(0));

\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ <= \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\(0);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \clk_50~input_o\);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ <= \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(7);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\;
\Inst_Address_Generator|ALT_INV_val\(16) <= NOT \Inst_Address_Generator|val\(16);
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\;
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\;
\Inst_VGA|ALT_INV_Vcnt\(5) <= NOT \Inst_VGA|Vcnt\(5);
\Inst_VGA|ALT_INV_Vcnt\(6) <= NOT \Inst_VGA|Vcnt\(6);
\Inst_VGA|ALT_INV_Vcnt\(7) <= NOT \Inst_VGA|Vcnt\(7);
\Inst_VGA|ALT_INV_Vcnt\(8) <= NOT \Inst_VGA|Vcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(7) <= NOT \Inst_VGA|Hcnt\(7);
\Inst_VGA|ALT_INV_Hcnt\(8) <= NOT \Inst_VGA|Hcnt\(8);
\Inst_VGA|ALT_INV_Hcnt\(9) <= NOT \Inst_VGA|Hcnt\(9);
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\;
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\;
\Inst_ov7670_capture|ALT_INV_line\(1) <= NOT \Inst_ov7670_capture|line\(1);
\Inst_VGA|ALT_INV_Add0~21_sumout\ <= NOT \Inst_VGA|Add0~21_sumout\;
\Inst_VGA|ALT_INV_Add0~1_sumout\ <= NOT \Inst_VGA|Add0~1_sumout\;
\Inst_VGA|ALT_INV_Vcnt\(0) <= NOT \Inst_VGA|Vcnt\(0);
\Inst_VGA|ALT_INV_Hcnt\(3) <= NOT \Inst_VGA|Hcnt\(3);
\Inst_VGA|ALT_INV_Hcnt\(2) <= NOT \Inst_VGA|Hcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(1) <= NOT \Inst_VGA|Hcnt\(1);
\Inst_VGA|ALT_INV_Hcnt\(0) <= NOT \Inst_VGA|Hcnt\(0);
\Inst_Address_Generator|ALT_INV_val\(12) <= NOT \Inst_Address_Generator|val\(12);
\Inst_Address_Generator|ALT_INV_val\(11) <= NOT \Inst_Address_Generator|val\(11);
\Inst_Address_Generator|ALT_INV_val\(10) <= NOT \Inst_Address_Generator|val\(10);
\Inst_Address_Generator|ALT_INV_val\(9) <= NOT \Inst_Address_Generator|val\(9);
\Inst_Address_Generator|ALT_INV_val\(8) <= NOT \Inst_Address_Generator|val\(8);
\Inst_Address_Generator|ALT_INV_val\(7) <= NOT \Inst_Address_Generator|val\(7);
\Inst_Address_Generator|ALT_INV_val\(6) <= NOT \Inst_Address_Generator|val\(6);
\Inst_Address_Generator|ALT_INV_val\(5) <= NOT \Inst_Address_Generator|val\(5);
\Inst_Address_Generator|ALT_INV_val\(4) <= NOT \Inst_Address_Generator|val\(4);
\Inst_Address_Generator|ALT_INV_val\(3) <= NOT \Inst_Address_Generator|val\(3);
\Inst_Address_Generator|ALT_INV_val\(2) <= NOT \Inst_Address_Generator|val\(2);
\Inst_Address_Generator|ALT_INV_val\(1) <= NOT \Inst_Address_Generator|val\(1);
\Inst_Address_Generator|ALT_INV_val\(0) <= NOT \Inst_Address_Generator|val\(0);
\Inst_ov7670_capture|ALT_INV_address\(11) <= NOT \Inst_ov7670_capture|address\(11);
\Inst_ov7670_capture|ALT_INV_address\(10) <= NOT \Inst_ov7670_capture|address\(10);
\Inst_ov7670_capture|ALT_INV_address\(9) <= NOT \Inst_ov7670_capture|address\(9);
\Inst_ov7670_capture|ALT_INV_address\(8) <= NOT \Inst_ov7670_capture|address\(8);
\Inst_ov7670_capture|ALT_INV_address\(7) <= NOT \Inst_ov7670_capture|address\(7);
\Inst_ov7670_capture|ALT_INV_address\(6) <= NOT \Inst_ov7670_capture|address\(6);
\Inst_ov7670_capture|ALT_INV_address\(5) <= NOT \Inst_ov7670_capture|address\(5);
\Inst_ov7670_capture|ALT_INV_address\(4) <= NOT \Inst_ov7670_capture|address\(4);
\Inst_ov7670_capture|ALT_INV_address\(3) <= NOT \Inst_ov7670_capture|address\(3);
\Inst_ov7670_capture|ALT_INV_address\(2) <= NOT \Inst_ov7670_capture|address\(2);
\Inst_ov7670_capture|ALT_INV_address\(1) <= NOT \Inst_ov7670_capture|address\(1);
\Inst_ov7670_capture|ALT_INV_address\(0) <= NOT \Inst_ov7670_capture|address\(0);
\Inst_Address_Generator|ALT_INV_val\(15) <= NOT \Inst_Address_Generator|val\(15);
\Inst_Address_Generator|ALT_INV_val\(14) <= NOT \Inst_Address_Generator|val\(14);
\Inst_Address_Generator|ALT_INV_val\(13) <= NOT \Inst_Address_Generator|val\(13);
\Inst_ov7670_capture|ALT_INV_we_reg~q\ <= NOT \Inst_ov7670_capture|we_reg~q\;
\Inst_ov7670_capture|ALT_INV_address\(16) <= NOT \Inst_ov7670_capture|address\(16);
\Inst_ov7670_capture|ALT_INV_address\(13) <= NOT \Inst_ov7670_capture|address\(13);
\Inst_ov7670_capture|ALT_INV_address\(14) <= NOT \Inst_ov7670_capture|address\(14);
\Inst_ov7670_capture|ALT_INV_address\(15) <= NOT \Inst_ov7670_capture|address\(15);
\Inst_VGA|ALT_INV_Vcnt\(1) <= NOT \Inst_VGA|Vcnt\(1);
\Inst_VGA|ALT_INV_Vcnt\(4) <= NOT \Inst_VGA|Vcnt\(4);
\Inst_VGA|ALT_INV_Vcnt\(2) <= NOT \Inst_VGA|Vcnt\(2);
\Inst_VGA|ALT_INV_Hcnt\(5) <= NOT \Inst_VGA|Hcnt\(5);
\Inst_VGA|ALT_INV_Hcnt\(4) <= NOT \Inst_VGA|Hcnt\(4);
\Inst_VGA|ALT_INV_Hcnt\(6) <= NOT \Inst_VGA|Hcnt\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(7);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(6);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(5);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(4);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(3);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(2);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(1);
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0) <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|address\(0);
\Inst_RGB|ALT_INV_B[0]~2_combout\ <= NOT \Inst_RGB|B[0]~2_combout\;
\Inst_RGB|ALT_INV_B[0]~1_combout\ <= NOT \Inst_RGB|B[0]~1_combout\;
\Inst_RGB|ALT_INV_B[0]~0_combout\ <= NOT \Inst_RGB|B[0]~0_combout\;
\Inst_RGB|ALT_INV_G[3]~15_combout\ <= NOT \Inst_RGB|G[3]~15_combout\;
\Inst_RGB|ALT_INV_G[3]~14_combout\ <= NOT \Inst_RGB|G[3]~14_combout\;
\Inst_RGB|ALT_INV_G[3]~13_combout\ <= NOT \Inst_RGB|G[3]~13_combout\;
\Inst_RGB|ALT_INV_G[3]~12_combout\ <= NOT \Inst_RGB|G[3]~12_combout\;
\Inst_RGB|ALT_INV_G[2]~11_combout\ <= NOT \Inst_RGB|G[2]~11_combout\;
\Inst_RGB|ALT_INV_G[2]~10_combout\ <= NOT \Inst_RGB|G[2]~10_combout\;
\Inst_RGB|ALT_INV_G[2]~9_combout\ <= NOT \Inst_RGB|G[2]~9_combout\;
\Inst_RGB|ALT_INV_G[2]~8_combout\ <= NOT \Inst_RGB|G[2]~8_combout\;
\Inst_RGB|ALT_INV_G[1]~7_combout\ <= NOT \Inst_RGB|G[1]~7_combout\;
\Inst_RGB|ALT_INV_G[1]~6_combout\ <= NOT \Inst_RGB|G[1]~6_combout\;
\Inst_RGB|ALT_INV_G[1]~5_combout\ <= NOT \Inst_RGB|G[1]~5_combout\;
\Inst_RGB|ALT_INV_G[1]~4_combout\ <= NOT \Inst_RGB|G[1]~4_combout\;
\Inst_RGB|ALT_INV_G[0]~3_combout\ <= NOT \Inst_RGB|G[0]~3_combout\;
\Inst_RGB|ALT_INV_G[0]~2_combout\ <= NOT \Inst_RGB|G[0]~2_combout\;
\Inst_RGB|ALT_INV_G[0]~1_combout\ <= NOT \Inst_RGB|G[0]~1_combout\;
\Inst_RGB|ALT_INV_G[0]~0_combout\ <= NOT \Inst_RGB|G[0]~0_combout\;
\Inst_RGB|ALT_INV_R[3]~15_combout\ <= NOT \Inst_RGB|R[3]~15_combout\;
\Inst_RGB|ALT_INV_R[3]~14_combout\ <= NOT \Inst_RGB|R[3]~14_combout\;
\Inst_RGB|ALT_INV_R[3]~13_combout\ <= NOT \Inst_RGB|R[3]~13_combout\;
\Inst_RGB|ALT_INV_R[3]~12_combout\ <= NOT \Inst_RGB|R[3]~12_combout\;
\Inst_RGB|ALT_INV_R[2]~11_combout\ <= NOT \Inst_RGB|R[2]~11_combout\;
\Inst_RGB|ALT_INV_R[2]~10_combout\ <= NOT \Inst_RGB|R[2]~10_combout\;
\Inst_RGB|ALT_INV_R[2]~9_combout\ <= NOT \Inst_RGB|R[2]~9_combout\;
\Inst_RGB|ALT_INV_R[2]~8_combout\ <= NOT \Inst_RGB|R[2]~8_combout\;
\Inst_RGB|ALT_INV_R[1]~7_combout\ <= NOT \Inst_RGB|R[1]~7_combout\;
\Inst_RGB|ALT_INV_R[1]~6_combout\ <= NOT \Inst_RGB|R[1]~6_combout\;
\Inst_RGB|ALT_INV_R[1]~5_combout\ <= NOT \Inst_RGB|R[1]~5_combout\;
\Inst_RGB|ALT_INV_R[1]~4_combout\ <= NOT \Inst_RGB|R[1]~4_combout\;
\Inst_RGB|ALT_INV_R[0]~3_combout\ <= NOT \Inst_RGB|R[0]~3_combout\;
\Inst_RGB|ALT_INV_R[0]~2_combout\ <= NOT \Inst_RGB|R[0]~2_combout\;
\Inst_RGB|ALT_INV_R[0]~1_combout\ <= NOT \Inst_RGB|R[0]~1_combout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2);
\Inst_VGA|ALT_INV_activeArea~q\ <= NOT \Inst_VGA|activeArea~q\;
\Inst_RGB|ALT_INV_R[0]~0_combout\ <= NOT \Inst_RGB|R[0]~0_combout\;
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1);
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0) <= NOT \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0);
\Inst_VGA|ALT_INV_Vsync~q\ <= NOT \Inst_VGA|Vsync~q\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\;
\Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\ <= NOT \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\;
\Inst_ov7670_capture|ALT_INV_line\(0) <= NOT \Inst_ov7670_capture|line\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|taken~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(1);
\Inst_ov7670_capture|ALT_INV_latched_href~q\ <= NOT \Inst_ov7670_capture|latched_href~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(2) <= NOT \Inst_ov7670_capture|href_last\(2);
\Inst_ov7670_capture|ALT_INV_latched_vsync~q\ <= NOT \Inst_ov7670_capture|latched_vsync~q\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1);
\Inst_Address_Generator|ALT_INV_val[11]~0_combout\ <= NOT \Inst_Address_Generator|val[11]~0_combout\;
\Inst_VGA|ALT_INV_activeArea~2_combout\ <= NOT \Inst_VGA|activeArea~2_combout\;
\Inst_VGA|ALT_INV_activeArea~1_combout\ <= NOT \Inst_VGA|activeArea~1_combout\;
\Inst_VGA|ALT_INV_activeArea~0_combout\ <= NOT \Inst_VGA|activeArea~0_combout\;
\Inst_VGA|ALT_INV_process_2~2_combout\ <= NOT \Inst_VGA|process_2~2_combout\;
\Inst_VGA|ALT_INV_Equal1~1_combout\ <= NOT \Inst_VGA|Equal1~1_combout\;
\Inst_VGA|ALT_INV_Equal1~0_combout\ <= NOT \Inst_VGA|Equal1~0_combout\;
\Inst_VGA|ALT_INV_Equal0~1_combout\ <= NOT \Inst_VGA|Equal0~1_combout\;
\Inst_VGA|ALT_INV_Equal0~0_combout\ <= NOT \Inst_VGA|Equal0~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(3) <= NOT \Inst_VGA|Vcnt\(3);
\Inst_ov7670_controller|ALT_INV_sys_clk~q\ <= NOT \Inst_ov7670_controller|sys_clk~q\;
\Inst_VGA|ALT_INV_process_2~0_combout\ <= NOT \Inst_VGA|process_2~0_combout\;
\Inst_VGA|ALT_INV_Vcnt\(9) <= NOT \Inst_VGA|Vcnt\(9);
\Inst_RGB|ALT_INV_B[3]~15_combout\ <= NOT \Inst_RGB|B[3]~15_combout\;
\Inst_RGB|ALT_INV_B[3]~14_combout\ <= NOT \Inst_RGB|B[3]~14_combout\;
\Inst_RGB|ALT_INV_B[3]~13_combout\ <= NOT \Inst_RGB|B[3]~13_combout\;
\Inst_RGB|ALT_INV_B[3]~12_combout\ <= NOT \Inst_RGB|B[3]~12_combout\;
\Inst_RGB|ALT_INV_B[2]~11_combout\ <= NOT \Inst_RGB|B[2]~11_combout\;
\Inst_RGB|ALT_INV_B[2]~10_combout\ <= NOT \Inst_RGB|B[2]~10_combout\;
\Inst_RGB|ALT_INV_B[2]~9_combout\ <= NOT \Inst_RGB|B[2]~9_combout\;
\Inst_RGB|ALT_INV_B[2]~8_combout\ <= NOT \Inst_RGB|B[2]~8_combout\;
\Inst_RGB|ALT_INV_B[1]~7_combout\ <= NOT \Inst_RGB|B[1]~7_combout\;
\Inst_RGB|ALT_INV_B[1]~6_combout\ <= NOT \Inst_RGB|B[1]~6_combout\;
\Inst_RGB|ALT_INV_B[1]~5_combout\ <= NOT \Inst_RGB|B[1]~5_combout\;
\Inst_RGB|ALT_INV_B[1]~4_combout\ <= NOT \Inst_RGB|B[1]~4_combout\;
\Inst_RGB|ALT_INV_B[0]~3_combout\ <= NOT \Inst_RGB|B[0]~3_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26);
\Inst_ov7670_capture|ALT_INV_href_last\(0) <= NOT \Inst_ov7670_capture|href_last\(0);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27);
\Inst_ov7670_capture|ALT_INV_href_hold~q\ <= NOT \Inst_ov7670_capture|href_hold~q\;
\Inst_ov7670_capture|ALT_INV_href_last\(1) <= NOT \Inst_ov7670_capture|href_last\(1);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\ <= NOT \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\;
\Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\ <= NOT \Inst_VGA|Vcnt[9]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[12]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[12]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[16]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[13]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[14]~DUPLICATE_q\;
\Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\ <= NOT \Inst_ov7670_capture|address[15]~DUPLICATE_q\;
\ALT_INV_ov7670_pclk~inputCLKENA0_outclk\ <= NOT \ov7670_pclk~inputCLKENA0_outclk\;
\ALT_INV_ov7670_data[0]~input_o\ <= NOT \ov7670_data[0]~input_o\;
\ALT_INV_ov7670_data[5]~input_o\ <= NOT \ov7670_data[5]~input_o\;
\ALT_INV_ov7670_data[1]~input_o\ <= NOT \ov7670_data[1]~input_o\;
\ALT_INV_ov7670_data[7]~input_o\ <= NOT \ov7670_data[7]~input_o\;
\ALT_INV_ov7670_href~input_o\ <= NOT \ov7670_href~input_o\;
\ALT_INV_btn_resend~input_o\ <= NOT \btn_resend~input_o\;
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6);
\Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7) <= NOT \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7);

-- Location: IOOBUF_X89_Y11_N45
\led_config_finished~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\,
	devoe => ww_devoe,
	o => ww_led_config_finished);

-- Location: IOOBUF_X60_Y0_N53
\vga_hsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hsync);

-- Location: IOOBUF_X58_Y0_N59
\vga_vsync~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vsync);

-- Location: IOOBUF_X82_Y0_N93
\vga_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(0));

-- Location: IOOBUF_X82_Y0_N76
\vga_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(1));

-- Location: IOOBUF_X80_Y0_N53
\vga_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(2));

-- Location: IOOBUF_X80_Y0_N36
\vga_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(3));

-- Location: IOOBUF_X84_Y0_N53
\vga_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(4));

-- Location: IOOBUF_X86_Y0_N53
\vga_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(5));

-- Location: IOOBUF_X84_Y0_N36
\vga_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(6));

-- Location: IOOBUF_X76_Y0_N36
\vga_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|R[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_r(7));

-- Location: IOOBUF_X76_Y0_N53
\vga_g[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(0));

-- Location: IOOBUF_X74_Y0_N93
\vga_g[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(1));

-- Location: IOOBUF_X78_Y0_N53
\vga_g[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(2));

-- Location: IOOBUF_X72_Y0_N53
\vga_g[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(3));

-- Location: IOOBUF_X74_Y0_N76
\vga_g[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(4));

-- Location: IOOBUF_X64_Y0_N53
\vga_g[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(5));

-- Location: IOOBUF_X72_Y0_N36
\vga_g[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(6));

-- Location: IOOBUF_X70_Y0_N36
\vga_g[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|G[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_g(7));

-- Location: IOOBUF_X62_Y0_N53
\vga_b[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(0));

-- Location: IOOBUF_X62_Y0_N36
\vga_b[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(1));

-- Location: IOOBUF_X54_Y0_N19
\vga_b[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(2));

-- Location: IOOBUF_X60_Y0_N36
\vga_b[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(3));

-- Location: IOOBUF_X58_Y0_N93
\vga_b[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[0]~28_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(4));

-- Location: IOOBUF_X58_Y0_N42
\vga_b[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[1]~24_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(5));

-- Location: IOOBUF_X54_Y0_N36
\vga_b[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[2]~20_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(6));

-- Location: IOOBUF_X54_Y0_N53
\vga_b[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_RGB|B[3]~16_combout\,
	devoe => ww_devoe,
	o => ww_vga_b(7));

-- Location: IOOBUF_X68_Y0_N53
\vga_blank_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_VGA|Nblank~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_blank_N);

-- Location: IOOBUF_X70_Y0_N53
\vga_sync_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_vga_sync_N);

-- Location: IOOBUF_X68_Y0_N36
\vga_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_vga_CLK);

-- Location: IOOBUF_X16_Y0_N36
\ov7670_xclk~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|sys_clk~q\,
	devoe => ww_devoe,
	o => ww_ov7670_xclk);

-- Location: IOOBUF_X12_Y0_N53
\ov7670_sioc~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\,
	devoe => ww_devoe,
	o => ww_ov7670_sioc);

-- Location: IOOBUF_X6_Y0_N36
\ov7670_pwdn~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ov7670_pwdn);

-- Location: IOOBUF_X14_Y0_N36
\ov7670_reset~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ov7670_reset);

-- Location: IOOBUF_X10_Y0_N93
\ov7670_siod~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	oe => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\,
	devoe => ww_devoe,
	o => ov7670_siod);

-- Location: IOIBUF_X32_Y0_N1
\clk_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50,
	o => \clk_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "600 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \Inst_vga_pll|my_altpll_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|fboutclk_wire\(0),
	tclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 3,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "50.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G5
\Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire\(0),
	outclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X16_Y4_N0
\Inst_ov7670_controller|Inst_i2c_sender|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ = SUM(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ = CARRY(( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\);

-- Location: LABCELL_X16_Y4_N27
\Inst_ov7670_controller|Inst_i2c_sender|divider~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) # (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (((\Inst_ov7670_controller|Inst_i2c_sender|divider\(0)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~13_sumout\ & ( (((!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|divider\(0))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111111111111100011111111111100000111011101110000011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~13_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\);

-- Location: FF_X16_Y4_N29
\Inst_ov7670_controller|Inst_i2c_sender|divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(0));

-- Location: LABCELL_X16_Y4_N3
\Inst_ov7670_controller|Inst_i2c_sender|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\);

-- Location: LABCELL_X16_Y4_N45
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~9_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~9_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\);

-- Location: FF_X16_Y4_N47
\Inst_ov7670_controller|Inst_i2c_sender|divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(1));

-- Location: LABCELL_X16_Y4_N6
\Inst_ov7670_controller|Inst_i2c_sender|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\);

-- Location: LABCELL_X16_Y4_N33
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(2)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~17_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\);

-- Location: FF_X16_Y4_N35
\Inst_ov7670_controller|Inst_i2c_sender|divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(2));

-- Location: LABCELL_X16_Y4_N9
\Inst_ov7670_controller|Inst_i2c_sender|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\);

-- Location: LABCELL_X16_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\);

-- Location: LABCELL_X16_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(4)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~25_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~25_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\);

-- Location: FF_X16_Y4_N26
\Inst_ov7670_controller|Inst_i2c_sender|divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(4));

-- Location: LABCELL_X16_Y4_N15
\Inst_ov7670_controller|Inst_i2c_sender|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\);

-- Location: LABCELL_X16_Y4_N30
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(5)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~29_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~29_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\);

-- Location: FF_X16_Y4_N32
\Inst_ov7670_controller|Inst_i2c_sender|divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(5));

-- Location: LABCELL_X16_Y4_N18
\Inst_ov7670_controller|Inst_i2c_sender|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~30\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\);

-- Location: LABCELL_X16_Y4_N42
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~5_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~5_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\);

-- Location: FF_X16_Y4_N43
\Inst_ov7670_controller|Inst_i2c_sender|divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(6));

-- Location: LABCELL_X16_Y4_N54
\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & \Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\);

-- Location: LABCELL_X11_Y4_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\);

-- Location: LABCELL_X16_Y4_N21
\Inst_ov7670_controller|Inst_i2c_sender|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_i2c_sender|divider\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	cin => \Inst_ov7670_controller|Inst_i2c_sender|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\);

-- Location: LABCELL_X16_Y4_N39
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~1_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & 
-- \Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~1_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\);

-- Location: FF_X16_Y4_N40
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(7));

-- Location: MLABCELL_X15_Y4_N57
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\);

-- Location: MLABCELL_X15_Y4_N30
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(0) ) + ( \Inst_ov7670_controller|Inst_i2c_sender|taken~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_taken~q\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\);

-- Location: MLABCELL_X15_Y4_N33
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(1) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(1),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~2\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\);

-- Location: IOIBUF_X22_Y0_N35
\btn_resend~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn_resend,
	o => \btn_resend~input_o\);

-- Location: FF_X15_Y4_N34
\Inst_ov7670_controller|Inst_ov7670_registers|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~5_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(1));

-- Location: MLABCELL_X15_Y4_N36
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(2) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(2),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~6\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\);

-- Location: FF_X15_Y4_N38
\Inst_ov7670_controller|Inst_ov7670_registers|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~9_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(2));

-- Location: MLABCELL_X15_Y4_N39
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(3) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(3),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~10\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\);

-- Location: FF_X15_Y4_N40
\Inst_ov7670_controller|Inst_ov7670_registers|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~13_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(3));

-- Location: MLABCELL_X15_Y4_N42
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(4) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(4),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~14\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\);

-- Location: FF_X15_Y4_N44
\Inst_ov7670_controller|Inst_ov7670_registers|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~17_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(4));

-- Location: MLABCELL_X15_Y4_N45
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(5) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(5),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~18\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\);

-- Location: FF_X15_Y4_N46
\Inst_ov7670_controller|Inst_ov7670_registers|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~21_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(5));

-- Location: MLABCELL_X15_Y4_N48
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ = CARRY(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(6) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(6),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~22\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	cout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\);

-- Location: FF_X15_Y4_N49
\Inst_ov7670_controller|Inst_ov7670_registers|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~25_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(6));

-- Location: MLABCELL_X15_Y4_N51
\Inst_ov7670_controller|Inst_ov7670_registers|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\ = SUM(( \Inst_ov7670_controller|Inst_ov7670_registers|address\(7) ) + ( GND ) + ( \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_address\(7),
	cin => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~26\,
	sumout => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\);

-- Location: FF_X15_Y4_N52
\Inst_ov7670_controller|Inst_ov7670_registers|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~29_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(7));

-- Location: M10K_X14_Y4_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0",
	mem_init1 => "FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FF",
	mem_init0 => "FF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0FFFF0501D041CD0704D0308D0210D00059000690008900009000F1000710F2B10082E052D60009600472002B201E3C0549C08E1C0B8EC0D0AC0D0CC0E09408944040840EC78040680D2F008670050C00DE580C0980254C08618088E800088003BC0781A0022A094CA0E84A0308A02C0A002F201C280205C0080200020000310007C0003000088020480014800148",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "fpgaCamera.fpgaCamera0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_4d61:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	portaaddr => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y4_N6
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\);

-- Location: LABCELL_X13_Y4_N0
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & ( 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\);

-- Location: MLABCELL_X15_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- (((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- (((\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\)) # (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\))) ) ) ) # ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000010001000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\);

-- Location: LABCELL_X16_Y4_N36
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)) 
-- # (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|divider\(3)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|Add0~21_sumout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~0_combout\ 
-- & \Inst_ov7670_controller|Inst_i2c_sender|divider\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider[7]~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Add0~21_sumout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\);

-- Location: FF_X16_Y4_N38
\Inst_ov7670_controller|Inst_i2c_sender|divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|divider\(3));

-- Location: LABCELL_X16_Y4_N48
\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(4) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(3) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(5) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(2) & !\Inst_ov7670_controller|Inst_i2c_sender|divider\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(3),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(5),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(1),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\);

-- Location: MLABCELL_X15_Y4_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & ( 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ & ( \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\);

-- Location: LABCELL_X12_Y4_N36
\Inst_ov7670_controller|Inst_i2c_sender|taken~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|taken~feeder_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|taken~feeder_combout\);

-- Location: FF_X12_Y4_N37
\Inst_ov7670_controller|Inst_i2c_sender|taken\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|taken~feeder_combout\,
	sclr => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|taken~q\);

-- Location: FF_X15_Y4_N31
\Inst_ov7670_controller|Inst_ov7670_registers|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_ov7670_registers|Add0~1_sumout\,
	sclr => \ALT_INV_btn_resend~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_ov7670_registers|address\(0));

-- Location: LABCELL_X12_Y4_N54
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\ & ( (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & 
-- (\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\);

-- Location: LABCELL_X11_Y4_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\ = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\);

-- Location: MLABCELL_X15_Y4_N18
\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\ & ( \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\ & ( 
-- \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	combout => \Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\);

-- Location: MLABCELL_X15_Y4_N3
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) & !\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~3_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\);

-- Location: FF_X11_Y4_N59
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~37_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0));

-- Location: LABCELL_X11_Y4_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\);

-- Location: FF_X11_Y4_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~0_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1));

-- Location: LABCELL_X11_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\);

-- Location: FF_X11_Y4_N14
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2));

-- Location: LABCELL_X11_Y4_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\);

-- Location: FF_X11_Y4_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3));

-- Location: LABCELL_X11_Y4_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(3) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\);

-- Location: FF_X11_Y4_N44
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4));

-- Location: LABCELL_X11_Y4_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\);

-- Location: FF_X11_Y4_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5));

-- Location: LABCELL_X11_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(5) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\);

-- Location: FF_X11_Y4_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6));

-- Location: LABCELL_X11_Y4_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(6) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\);

-- Location: FF_X11_Y4_N35
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7));

-- Location: LABCELL_X11_Y4_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\);

-- Location: FF_X11_Y4_N31
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8));

-- Location: LABCELL_X10_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(8) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\);

-- Location: FF_X10_Y4_N25
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9));

-- Location: LABCELL_X10_Y4_N51
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(9) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\);

-- Location: FF_X10_Y4_N53
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10));

-- Location: LABCELL_X10_Y4_N48
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\);

-- Location: FF_X10_Y4_N50
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11));

-- Location: LABCELL_X10_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\);

-- Location: FF_X10_Y4_N13
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12));

-- Location: LABCELL_X13_Y4_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(12) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(12),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\);

-- Location: FF_X13_Y4_N43
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13));

-- Location: LABCELL_X13_Y4_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(13) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\);

-- Location: FF_X13_Y4_N40
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14));

-- Location: LABCELL_X13_Y4_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(14) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\);

-- Location: FF_X13_Y4_N38
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15));

-- Location: LABCELL_X10_Y4_N45
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\);

-- Location: FF_X10_Y4_N46
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16));

-- Location: LABCELL_X10_Y4_N42
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(16) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\);

-- Location: FF_X10_Y4_N44
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17));

-- Location: LABCELL_X10_Y4_N27
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(17),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\);

-- Location: FF_X10_Y4_N28
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18));

-- Location: LABCELL_X10_Y4_N57
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(18) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\);

-- Location: FF_X10_Y4_N59
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19));

-- Location: LABCELL_X10_Y4_N54
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\);

-- Location: FF_X10_Y4_N55
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20));

-- Location: LABCELL_X10_Y4_N30
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(20) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\);

-- Location: FF_X10_Y4_N32
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21));

-- Location: LABCELL_X10_Y4_N9
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(21),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\);

-- Location: FF_X10_Y4_N10
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22));

-- Location: LABCELL_X10_Y4_N6
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(22) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(22),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\);

-- Location: FF_X10_Y4_N8
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23));

-- Location: LABCELL_X10_Y4_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(23),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\);

-- Location: FF_X10_Y4_N41
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24));

-- Location: LABCELL_X10_Y4_N36
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(24) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\);

-- Location: FF_X10_Y4_N38
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25));

-- Location: LABCELL_X10_Y4_N21
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(25) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\);

-- Location: FF_X10_Y4_N23
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26));

-- Location: LABCELL_X10_Y4_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\);

-- Location: FF_X10_Y4_N19
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27));

-- Location: LABCELL_X10_Y4_N33
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(27) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(27),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\);

-- Location: FF_X10_Y4_N34
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28));

-- Location: LABCELL_X10_Y4_N15
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\);

-- Location: FF_X10_Y4_N17
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29));

-- Location: LABCELL_X11_Y4_N18
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\);

-- Location: FF_X11_Y4_N20
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30));

-- Location: LABCELL_X11_Y4_N39
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout\) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal4~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\);

-- Location: MLABCELL_X15_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout\ & 
-- ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~0_combout\) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~1_combout\) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Equal0~2_combout\))))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ( (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000011110000111100001111000011100000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~0_combout\,
	datab => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~1_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[31]~5_combout\,
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|ALT_INV_Equal0~2_combout\,
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~0_combout\,
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Equal3~1_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\);

-- Location: FF_X15_Y4_N26
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31));

-- Location: LABCELL_X12_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000111011111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\);

-- Location: FF_X12_Y4_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2));

-- Location: LABCELL_X12_Y4_N57
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(2) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a15\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a15\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\);

-- Location: FF_X12_Y4_N58
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~29_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3));

-- Location: LABCELL_X12_Y4_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(3) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a14\ & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a14\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(3),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\);

-- Location: FF_X12_Y4_N22
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~28_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4));

-- Location: LABCELL_X12_Y4_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(4) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a13\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a13\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(4),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\);

-- Location: FF_X12_Y4_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~27_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5));

-- Location: LABCELL_X13_Y4_N57
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(5) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a12\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a12\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(5),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\);

-- Location: FF_X13_Y4_N58
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~26_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6));

-- Location: LABCELL_X13_Y4_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(6) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a11\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a11\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(6),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\);

-- Location: FF_X13_Y4_N52
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~25_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7));

-- Location: LABCELL_X13_Y4_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(7) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a10\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(7),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\);

-- Location: FF_X13_Y4_N31
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~24_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8));

-- Location: LABCELL_X13_Y4_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(8) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a9\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a9\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(8),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\);

-- Location: FF_X13_Y4_N34
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~23_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9));

-- Location: LABCELL_X13_Y4_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(9) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a8\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a8\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(9),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\);

-- Location: FF_X13_Y4_N50
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~22_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10));

-- Location: LABCELL_X12_Y4_N3
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(10)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(10),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\);

-- Location: FF_X12_Y4_N4
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11));

-- Location: LABCELL_X13_Y4_N54
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(11) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a7\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(11),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\);

-- Location: FF_X13_Y4_N56
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~20_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12));

-- Location: LABCELL_X13_Y4_N21
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12)) ) ) # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a6\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(12),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\);

-- Location: FF_X13_Y4_N23
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~19_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13));

-- Location: LABCELL_X13_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\ = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a5\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110100000111101011010000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(13),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\);

-- Location: FF_X13_Y4_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~18_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14));

-- Location: LABCELL_X13_Y4_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(14) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a4\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(14),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\);

-- Location: FF_X13_Y4_N28
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~17_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15));

-- Location: LABCELL_X13_Y4_N18
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(15) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a3\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datac => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(15),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\);

-- Location: FF_X13_Y4_N19
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~16_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16));

-- Location: LABCELL_X13_Y4_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(16) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a2\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(16),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\);

-- Location: FF_X13_Y4_N17
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~15_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17));

-- Location: LABCELL_X13_Y4_N12
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\ = ( \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17)) ) ) # ( !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a1\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(17),
	dataf => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\);

-- Location: FF_X13_Y4_N13
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18));

-- Location: LABCELL_X13_Y4_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(18) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- !\Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datad => \Inst_ov7670_controller|Inst_ov7670_registers|Mux0_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(18),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\);

-- Location: FF_X13_Y4_N47
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19));

-- Location: LABCELL_X12_Y4_N0
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(19)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(19),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\);

-- Location: FF_X12_Y4_N1
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20));

-- Location: LABCELL_X12_Y4_N33
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20) & ( (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(20) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000111011111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(20),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\);

-- Location: FF_X12_Y4_N35
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21));

-- Location: LABCELL_X12_Y4_N30
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(21),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\);

-- Location: FF_X12_Y4_N32
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22));

-- Location: LABCELL_X12_Y4_N51
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(22),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\);

-- Location: FF_X12_Y4_N53
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23));

-- Location: LABCELL_X12_Y4_N48
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(23),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\);

-- Location: FF_X12_Y4_N50
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24));

-- Location: LABCELL_X12_Y4_N9
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(24) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000111011111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(24),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\);

-- Location: FF_X12_Y4_N10
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25));

-- Location: LABCELL_X12_Y4_N6
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25) & ( (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(25) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))) # (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000111011111111110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(25),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\);

-- Location: FF_X12_Y4_N7
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26));

-- Location: LABCELL_X12_Y4_N27
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(26) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27) & 
-- ((!\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000001101000000001101110111010000110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(26),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\);

-- Location: FF_X12_Y4_N29
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27));

-- Location: LABCELL_X12_Y4_N24
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(27)) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011111111001000101111111100101111001011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(27),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\);

-- Location: FF_X12_Y4_N25
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28));

-- Location: LABCELL_X12_Y4_N45
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(28),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\);

-- Location: FF_X12_Y4_N46
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29));

-- Location: LABCELL_X12_Y4_N42
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29)))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\);

-- Location: FF_X12_Y4_N44
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30));

-- Location: LABCELL_X12_Y4_N15
\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & 
-- ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))))) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout\ & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & ((\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31)))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~6_combout\ & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000001010001010000000101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr~6_combout\,
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr\(31),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_data_sr~0_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\);

-- Location: FF_X12_Y4_N16
\Inst_ov7670_controller|Inst_i2c_sender|data_sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|data_sr\(31));

-- Location: FF_X10_Y4_N56
\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout\,
	ena => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N0
\Inst_ov7670_controller|Inst_i2c_sender|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10))))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ & ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(28) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)))) ) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(19) & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20]~DUPLICATE_q\ & ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(11)) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(10)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101001100010011000100000000111101010000000000110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(10),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(19),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(11),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(28),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr[20]~DUPLICATE_q\,
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|process_0~0_combout\);

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\Inst_vga_pll|my_altpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \Inst_vga_pll|my_altpll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire\(1));

-- Location: CLKCTRL_G3
\Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire\(1),
	outclk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\);

-- Location: LABCELL_X64_Y3_N30
\Inst_VGA|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~25_sumout\ = SUM(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add1~26\ = CARRY(( \Inst_VGA|Hcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add1~25_sumout\,
	cout => \Inst_VGA|Add1~26\);

-- Location: LABCELL_X64_Y3_N0
\Inst_VGA|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~0_combout\ = ( \Inst_VGA|Hcnt\(8) & ( \Inst_VGA|Hcnt\(0) & ( (\Inst_VGA|Hcnt\(1) & (!\Inst_VGA|Hcnt\(7) & (\Inst_VGA|Hcnt\(2) & \Inst_VGA|Hcnt\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(1),
	datab => \Inst_VGA|ALT_INV_Hcnt\(7),
	datac => \Inst_VGA|ALT_INV_Hcnt\(2),
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	datae => \Inst_VGA|ALT_INV_Hcnt\(8),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(0),
	combout => \Inst_VGA|Equal0~0_combout\);

-- Location: LABCELL_X64_Y3_N54
\Inst_VGA|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~5_sumout\ = SUM(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))
-- \Inst_VGA|Add1~6\ = CARRY(( \Inst_VGA|Hcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(8),
	cin => \Inst_VGA|Add1~10\,
	sumout => \Inst_VGA|Add1~5_sumout\,
	cout => \Inst_VGA|Add1~6\);

-- Location: LABCELL_X64_Y3_N57
\Inst_VGA|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~1_sumout\ = SUM(( \Inst_VGA|Hcnt\(9) ) + ( GND ) + ( \Inst_VGA|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(9),
	cin => \Inst_VGA|Add1~6\,
	sumout => \Inst_VGA|Add1~1_sumout\);

-- Location: FF_X64_Y3_N59
\Inst_VGA|Hcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~1_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(9));

-- Location: LABCELL_X64_Y3_N6
\Inst_VGA|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal0~1_combout\ = ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(6) & (!\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Equal0~0_combout\ & \Inst_VGA|Hcnt\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(6),
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|Equal0~1_combout\);

-- Location: FF_X64_Y3_N32
\Inst_VGA|Hcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~25_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(0));

-- Location: LABCELL_X64_Y3_N33
\Inst_VGA|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~29_sumout\ = SUM(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))
-- \Inst_VGA|Add1~30\ = CARRY(( \Inst_VGA|Hcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(1),
	cin => \Inst_VGA|Add1~26\,
	sumout => \Inst_VGA|Add1~29_sumout\,
	cout => \Inst_VGA|Add1~30\);

-- Location: FF_X64_Y3_N35
\Inst_VGA|Hcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~29_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(1));

-- Location: LABCELL_X64_Y3_N36
\Inst_VGA|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~33_sumout\ = SUM(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))
-- \Inst_VGA|Add1~34\ = CARRY(( \Inst_VGA|Hcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(2),
	cin => \Inst_VGA|Add1~30\,
	sumout => \Inst_VGA|Add1~33_sumout\,
	cout => \Inst_VGA|Add1~34\);

-- Location: FF_X64_Y3_N38
\Inst_VGA|Hcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~33_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(2));

-- Location: LABCELL_X64_Y3_N39
\Inst_VGA|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~37_sumout\ = SUM(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))
-- \Inst_VGA|Add1~38\ = CARRY(( \Inst_VGA|Hcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(3),
	cin => \Inst_VGA|Add1~34\,
	sumout => \Inst_VGA|Add1~37_sumout\,
	cout => \Inst_VGA|Add1~38\);

-- Location: FF_X64_Y3_N41
\Inst_VGA|Hcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~37_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(3));

-- Location: LABCELL_X64_Y3_N42
\Inst_VGA|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~17_sumout\ = SUM(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))
-- \Inst_VGA|Add1~18\ = CARRY(( \Inst_VGA|Hcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	cin => \Inst_VGA|Add1~38\,
	sumout => \Inst_VGA|Add1~17_sumout\,
	cout => \Inst_VGA|Add1~18\);

-- Location: FF_X64_Y3_N44
\Inst_VGA|Hcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~17_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(4));

-- Location: LABCELL_X64_Y3_N45
\Inst_VGA|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~21_sumout\ = SUM(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))
-- \Inst_VGA|Add1~22\ = CARRY(( \Inst_VGA|Hcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(5),
	cin => \Inst_VGA|Add1~18\,
	sumout => \Inst_VGA|Add1~21_sumout\,
	cout => \Inst_VGA|Add1~22\);

-- Location: FF_X64_Y3_N47
\Inst_VGA|Hcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~21_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(5));

-- Location: LABCELL_X64_Y3_N48
\Inst_VGA|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~13_sumout\ = SUM(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))
-- \Inst_VGA|Add1~14\ = CARRY(( \Inst_VGA|Hcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(6),
	cin => \Inst_VGA|Add1~22\,
	sumout => \Inst_VGA|Add1~13_sumout\,
	cout => \Inst_VGA|Add1~14\);

-- Location: FF_X64_Y3_N50
\Inst_VGA|Hcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~13_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(6));

-- Location: LABCELL_X64_Y3_N51
\Inst_VGA|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add1~9_sumout\ = SUM(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))
-- \Inst_VGA|Add1~10\ = CARRY(( \Inst_VGA|Hcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Hcnt\(7),
	cin => \Inst_VGA|Add1~14\,
	sumout => \Inst_VGA|Add1~9_sumout\,
	cout => \Inst_VGA|Add1~10\);

-- Location: FF_X64_Y3_N52
\Inst_VGA|Hcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~9_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(7));

-- Location: FF_X64_Y3_N56
\Inst_VGA|Hcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add1~5_sumout\,
	sclr => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hcnt\(8));

-- Location: LABCELL_X64_Y3_N12
\Inst_VGA|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_1~0_combout\ = ( \Inst_VGA|Hcnt\(7) & ( \Inst_VGA|Hcnt\(9) & ( ((!\Inst_VGA|Hcnt\(5) & (!\Inst_VGA|Hcnt\(6) & !\Inst_VGA|Hcnt\(4))) # (\Inst_VGA|Hcnt\(5) & (\Inst_VGA|Hcnt\(6) & \Inst_VGA|Hcnt\(4)))) # (\Inst_VGA|Hcnt\(8)) ) ) ) # ( 
-- !\Inst_VGA|Hcnt\(7) & ( \Inst_VGA|Hcnt\(9) ) ) # ( \Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) ) ) # ( !\Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101010101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Hcnt\(5),
	datac => \Inst_VGA|ALT_INV_Hcnt\(6),
	datad => \Inst_VGA|ALT_INV_Hcnt\(4),
	datae => \Inst_VGA|ALT_INV_Hcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|process_1~0_combout\);

-- Location: FF_X64_Y3_N14
\Inst_VGA|Hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Hsync~q\);

-- Location: LABCELL_X62_Y3_N30
\Inst_VGA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~37_sumout\ = SUM(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_VGA|Add0~38\ = CARRY(( \Inst_VGA|Vcnt\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(0),
	cin => GND,
	sumout => \Inst_VGA|Add0~37_sumout\,
	cout => \Inst_VGA|Add0~38\);

-- Location: LABCELL_X62_Y3_N33
\Inst_VGA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~33_sumout\ = SUM(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))
-- \Inst_VGA|Add0~34\ = CARRY(( \Inst_VGA|Vcnt\(1) ) + ( GND ) + ( \Inst_VGA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(1),
	cin => \Inst_VGA|Add0~38\,
	sumout => \Inst_VGA|Add0~33_sumout\,
	cout => \Inst_VGA|Add0~34\);

-- Location: LABCELL_X62_Y3_N36
\Inst_VGA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~25_sumout\ = SUM(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))
-- \Inst_VGA|Add0~26\ = CARRY(( \Inst_VGA|Vcnt\(2) ) + ( GND ) + ( \Inst_VGA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	cin => \Inst_VGA|Add0~34\,
	sumout => \Inst_VGA|Add0~25_sumout\,
	cout => \Inst_VGA|Add0~26\);

-- Location: FF_X62_Y3_N37
\Inst_VGA|Vcnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~25_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(2));

-- Location: LABCELL_X62_Y3_N39
\Inst_VGA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~21_sumout\ = SUM(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))
-- \Inst_VGA|Add0~22\ = CARRY(( !\Inst_VGA|Vcnt\(3) ) + ( GND ) + ( \Inst_VGA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(3),
	cin => \Inst_VGA|Add0~26\,
	sumout => \Inst_VGA|Add0~21_sumout\,
	cout => \Inst_VGA|Add0~22\);

-- Location: LABCELL_X62_Y3_N42
\Inst_VGA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~29_sumout\ = SUM(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))
-- \Inst_VGA|Add0~30\ = CARRY(( \Inst_VGA|Vcnt\(4) ) + ( GND ) + ( \Inst_VGA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(4),
	cin => \Inst_VGA|Add0~22\,
	sumout => \Inst_VGA|Add0~29_sumout\,
	cout => \Inst_VGA|Add0~30\);

-- Location: FF_X62_Y3_N44
\Inst_VGA|Vcnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~29_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(4));

-- Location: LABCELL_X62_Y3_N45
\Inst_VGA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~17_sumout\ = SUM(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))
-- \Inst_VGA|Add0~18\ = CARRY(( \Inst_VGA|Vcnt\(5) ) + ( GND ) + ( \Inst_VGA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(5),
	cin => \Inst_VGA|Add0~30\,
	sumout => \Inst_VGA|Add0~17_sumout\,
	cout => \Inst_VGA|Add0~18\);

-- Location: FF_X62_Y3_N47
\Inst_VGA|Vcnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~17_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(5));

-- Location: LABCELL_X62_Y3_N48
\Inst_VGA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~13_sumout\ = SUM(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))
-- \Inst_VGA|Add0~14\ = CARRY(( \Inst_VGA|Vcnt\(6) ) + ( GND ) + ( \Inst_VGA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(6),
	cin => \Inst_VGA|Add0~18\,
	sumout => \Inst_VGA|Add0~13_sumout\,
	cout => \Inst_VGA|Add0~14\);

-- Location: FF_X62_Y3_N50
\Inst_VGA|Vcnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~13_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(6));

-- Location: LABCELL_X62_Y3_N51
\Inst_VGA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~9_sumout\ = SUM(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))
-- \Inst_VGA|Add0~10\ = CARRY(( \Inst_VGA|Vcnt\(7) ) + ( GND ) + ( \Inst_VGA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(7),
	cin => \Inst_VGA|Add0~14\,
	sumout => \Inst_VGA|Add0~9_sumout\,
	cout => \Inst_VGA|Add0~10\);

-- Location: FF_X62_Y3_N53
\Inst_VGA|Vcnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~9_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(7));

-- Location: LABCELL_X62_Y3_N54
\Inst_VGA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~5_sumout\ = SUM(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))
-- \Inst_VGA|Add0~6\ = CARRY(( \Inst_VGA|Vcnt\(8) ) + ( GND ) + ( \Inst_VGA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_VGA|ALT_INV_Vcnt\(8),
	cin => \Inst_VGA|Add0~10\,
	sumout => \Inst_VGA|Add0~5_sumout\,
	cout => \Inst_VGA|Add0~6\);

-- Location: FF_X62_Y3_N56
\Inst_VGA|Vcnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~5_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(8));

-- Location: LABCELL_X62_Y3_N57
\Inst_VGA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Add0~1_sumout\ = SUM(( !\Inst_VGA|Vcnt[9]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_VGA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	cin => \Inst_VGA|Add0~6\,
	sumout => \Inst_VGA|Add0~1_sumout\);

-- Location: LABCELL_X61_Y3_N6
\Inst_VGA|Vcnt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~0_combout\ = ( \Inst_VGA|Add0~1_sumout\ & ( \Inst_VGA|Equal1~1_combout\ & ( \Inst_VGA|Equal1~0_combout\ ) ) ) # ( !\Inst_VGA|Add0~1_sumout\ & ( \Inst_VGA|Equal1~1_combout\ & ( !\Inst_VGA|Equal1~0_combout\ ) ) ) # ( !\Inst_VGA|Add0~1_sumout\ 
-- & ( !\Inst_VGA|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datae => \Inst_VGA|ALT_INV_Add0~1_sumout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	combout => \Inst_VGA|Vcnt~0_combout\);

-- Location: FF_X61_Y3_N7
\Inst_VGA|Vcnt[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt[9]~DUPLICATE_q\);

-- Location: LABCELL_X62_Y3_N6
\Inst_VGA|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~0_combout\ = ( !\Inst_VGA|Vcnt\(5) & ( !\Inst_VGA|Vcnt[9]~DUPLICATE_q\ & ( (!\Inst_VGA|Vcnt\(7) & (!\Inst_VGA|Vcnt\(0) & (!\Inst_VGA|Vcnt\(6) & !\Inst_VGA|Vcnt\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_Vcnt\(0),
	datac => \Inst_VGA|ALT_INV_Vcnt\(6),
	datad => \Inst_VGA|ALT_INV_Vcnt\(4),
	datae => \Inst_VGA|ALT_INV_Vcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	combout => \Inst_VGA|Equal1~0_combout\);

-- Location: LABCELL_X62_Y3_N27
\Inst_VGA|Vcnt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Vcnt~1_combout\ = ( \Inst_VGA|Equal1~1_combout\ & ( !\Inst_VGA|Equal1~0_combout\ $ (\Inst_VGA|Add0~21_sumout\) ) ) # ( !\Inst_VGA|Equal1~1_combout\ & ( !\Inst_VGA|Add0~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datac => \Inst_VGA|ALT_INV_Add0~21_sumout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	combout => \Inst_VGA|Vcnt~1_combout\);

-- Location: FF_X62_Y3_N29
\Inst_VGA|Vcnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~1_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(3));

-- Location: LABCELL_X62_Y3_N24
\Inst_VGA|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~1_combout\ = ( !\Inst_VGA|Vcnt\(1) & ( (!\Inst_VGA|Vcnt\(3) & (!\Inst_VGA|Vcnt\(8) & \Inst_VGA|Vcnt\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(3),
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(1),
	combout => \Inst_VGA|Equal1~1_combout\);

-- Location: LABCELL_X61_Y3_N33
\Inst_VGA|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Equal1~2_combout\ = ( \Inst_VGA|Equal1~0_combout\ & ( \Inst_VGA|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	combout => \Inst_VGA|Equal1~2_combout\);

-- Location: FF_X62_Y3_N32
\Inst_VGA|Vcnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~37_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(0));

-- Location: FF_X62_Y3_N35
\Inst_VGA|Vcnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Add0~33_sumout\,
	sclr => \Inst_VGA|Equal1~2_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(1));

-- Location: LABCELL_X62_Y3_N21
\Inst_VGA|process_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~0_combout\ = ( \Inst_VGA|Vcnt\(6) & ( (\Inst_VGA|Vcnt\(7) & (\Inst_VGA|Vcnt\(5) & \Inst_VGA|Vcnt\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_Vcnt\(5),
	datad => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(6),
	combout => \Inst_VGA|process_2~0_combout\);

-- Location: LABCELL_X62_Y3_N12
\Inst_VGA|process_2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~1_combout\ = ( \Inst_VGA|process_2~0_combout\ & ( \Inst_VGA|Vcnt[9]~DUPLICATE_q\ & ( (!\Inst_VGA|Vcnt\(1)) # (((\Inst_VGA|Vcnt\(2)) # (\Inst_VGA|Vcnt\(3))) # (\Inst_VGA|Vcnt\(4))) ) ) ) # ( !\Inst_VGA|process_2~0_combout\ & ( 
-- \Inst_VGA|Vcnt[9]~DUPLICATE_q\ ) ) # ( \Inst_VGA|process_2~0_combout\ & ( !\Inst_VGA|Vcnt[9]~DUPLICATE_q\ ) ) # ( !\Inst_VGA|process_2~0_combout\ & ( !\Inst_VGA|Vcnt[9]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(1),
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	datad => \Inst_VGA|ALT_INV_Vcnt\(2),
	datae => \Inst_VGA|ALT_INV_process_2~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	combout => \Inst_VGA|process_2~1_combout\);

-- Location: FF_X62_Y3_N14
\Inst_VGA|Vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|process_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vsync~q\);

-- Location: MLABCELL_X52_Y15_N0
\Inst_Address_Generator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~17_sumout\ = SUM(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))
-- \Inst_Address_Generator|Add0~18\ = CARRY(( \Inst_Address_Generator|val\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(0),
	cin => GND,
	sumout => \Inst_Address_Generator|Add0~17_sumout\,
	cout => \Inst_Address_Generator|Add0~18\);

-- Location: FF_X61_Y3_N8
\Inst_VGA|Vcnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|Vcnt~0_combout\,
	ena => \Inst_VGA|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|Vcnt\(9));

-- Location: LABCELL_X61_Y3_N51
\Inst_VGA|activeArea~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~2_combout\ = ( \Inst_VGA|Vcnt\(9) & ( !\Inst_VGA|Vcnt\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_VGA|ALT_INV_Vcnt\(8),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(9),
	combout => \Inst_VGA|activeArea~2_combout\);

-- Location: LABCELL_X64_Y3_N24
\Inst_VGA|activeArea~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~1_combout\ = ( \Inst_VGA|Hcnt\(5) & ( \Inst_VGA|Hcnt\(9) & ( \Inst_VGA|activeArea~q\ ) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( \Inst_VGA|Hcnt\(9) & ( \Inst_VGA|activeArea~q\ ) ) ) # ( \Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|Hcnt\(9) & ( 
-- (\Inst_VGA|activeArea~q\ & (((!\Inst_VGA|Hcnt\(4)) # (!\Inst_VGA|Equal0~0_combout\)) # (\Inst_VGA|Hcnt\(6)))) ) ) ) # ( !\Inst_VGA|Hcnt\(5) & ( !\Inst_VGA|Hcnt\(9) & ( \Inst_VGA|activeArea~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(6),
	datab => \Inst_VGA|ALT_INV_Hcnt\(4),
	datac => \Inst_VGA|ALT_INV_Equal0~0_combout\,
	datad => \Inst_VGA|ALT_INV_activeArea~q\,
	datae => \Inst_VGA|ALT_INV_Hcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|activeArea~1_combout\);

-- Location: LABCELL_X62_Y3_N18
\Inst_VGA|process_2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|process_2~2_combout\ = ( \Inst_VGA|Vcnt\(6) & ( (\Inst_VGA|Vcnt\(7) & \Inst_VGA|Vcnt\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(7),
	datab => \Inst_VGA|ALT_INV_Vcnt\(5),
	dataf => \Inst_VGA|ALT_INV_Vcnt\(6),
	combout => \Inst_VGA|process_2~2_combout\);

-- Location: LABCELL_X62_Y3_N0
\Inst_VGA|activeArea~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~0_combout\ = ( \Inst_VGA|Vcnt\(2) & ( \Inst_VGA|process_2~2_combout\ & ( ((\Inst_VGA|Vcnt\(1) & (!\Inst_VGA|Vcnt\(3) & \Inst_VGA|Vcnt\(0)))) # (\Inst_VGA|Vcnt\(4)) ) ) ) # ( !\Inst_VGA|Vcnt\(2) & ( \Inst_VGA|process_2~2_combout\ & ( 
-- \Inst_VGA|Vcnt\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Vcnt\(1),
	datab => \Inst_VGA|ALT_INV_Vcnt\(4),
	datac => \Inst_VGA|ALT_INV_Vcnt\(3),
	datad => \Inst_VGA|ALT_INV_Vcnt\(0),
	datae => \Inst_VGA|ALT_INV_Vcnt\(2),
	dataf => \Inst_VGA|ALT_INV_process_2~2_combout\,
	combout => \Inst_VGA|activeArea~0_combout\);

-- Location: LABCELL_X61_Y3_N36
\Inst_VGA|activeArea~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|activeArea~3_combout\ = ( \Inst_VGA|activeArea~0_combout\ & ( \Inst_VGA|Equal1~1_combout\ & ( ((\Inst_VGA|Equal1~0_combout\ & \Inst_VGA|Equal0~1_combout\)) # (\Inst_VGA|activeArea~1_combout\) ) ) ) # ( !\Inst_VGA|activeArea~0_combout\ & ( 
-- \Inst_VGA|Equal1~1_combout\ & ( ((\Inst_VGA|Equal0~1_combout\ & ((\Inst_VGA|Equal1~0_combout\) # (\Inst_VGA|activeArea~2_combout\)))) # (\Inst_VGA|activeArea~1_combout\) ) ) ) # ( \Inst_VGA|activeArea~0_combout\ & ( !\Inst_VGA|Equal1~1_combout\ & ( 
-- \Inst_VGA|activeArea~1_combout\ ) ) ) # ( !\Inst_VGA|activeArea~0_combout\ & ( !\Inst_VGA|Equal1~1_combout\ & ( ((\Inst_VGA|activeArea~2_combout\ & \Inst_VGA|Equal0~1_combout\)) # (\Inst_VGA|activeArea~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110011001100110011011111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~2_combout\,
	datab => \Inst_VGA|ALT_INV_activeArea~1_combout\,
	datac => \Inst_VGA|ALT_INV_Equal1~0_combout\,
	datad => \Inst_VGA|ALT_INV_Equal0~1_combout\,
	datae => \Inst_VGA|ALT_INV_activeArea~0_combout\,
	dataf => \Inst_VGA|ALT_INV_Equal1~1_combout\,
	combout => \Inst_VGA|activeArea~3_combout\);

-- Location: FF_X61_Y3_N37
\Inst_VGA|activeArea\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_VGA|activeArea~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_VGA|activeArea~q\);

-- Location: MLABCELL_X52_Y15_N45
\Inst_Address_Generator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~13_sumout\ = SUM(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))
-- \Inst_Address_Generator|Add0~14\ = CARRY(( \Inst_Address_Generator|val\(15) ) + ( GND ) + ( \Inst_Address_Generator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	cin => \Inst_Address_Generator|Add0~10\,
	sumout => \Inst_Address_Generator|Add0~13_sumout\,
	cout => \Inst_Address_Generator|Add0~14\);

-- Location: MLABCELL_X52_Y15_N48
\Inst_Address_Generator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~1_sumout\ = SUM(( \Inst_Address_Generator|val\(16) ) + ( GND ) + ( \Inst_Address_Generator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(16),
	cin => \Inst_Address_Generator|Add0~14\,
	sumout => \Inst_Address_Generator|Add0~1_sumout\);

-- Location: FF_X52_Y15_N49
\Inst_Address_Generator|val[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~1_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(16));

-- Location: LABCELL_X51_Y15_N48
\Inst_Address_Generator|val[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~0_combout\ = ( \Inst_Address_Generator|val\(11) & ( (\Inst_Address_Generator|val\(13) & ((\Inst_Address_Generator|val\(12)) # (\Inst_Address_Generator|val\(10)))) ) ) # ( !\Inst_Address_Generator|val\(11) & ( 
-- (\Inst_Address_Generator|val\(13) & \Inst_Address_Generator|val\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000110000111100000000000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(10),
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	datad => \Inst_Address_Generator|ALT_INV_val\(12),
	datae => \Inst_Address_Generator|ALT_INV_val\(11),
	combout => \Inst_Address_Generator|val[11]~0_combout\);

-- Location: LABCELL_X51_Y15_N45
\Inst_Address_Generator|val[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|val[11]~1_combout\ = ( \Inst_Address_Generator|val\(16) & ( \Inst_Address_Generator|val[11]~0_combout\ & ( !\Inst_VGA|Vsync~q\ ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( \Inst_Address_Generator|val[11]~0_combout\ & ( 
-- (!\Inst_VGA|Vsync~q\) # (\Inst_VGA|activeArea~q\) ) ) ) # ( \Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val[11]~0_combout\ & ( (!\Inst_VGA|Vsync~q\) # ((!\Inst_Address_Generator|val\(15) & (\Inst_VGA|activeArea~q\ & 
-- !\Inst_Address_Generator|val\(14)))) ) ) ) # ( !\Inst_Address_Generator|val\(16) & ( !\Inst_Address_Generator|val[11]~0_combout\ & ( (!\Inst_VGA|Vsync~q\) # (\Inst_VGA|activeArea~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011101100110011001111110011111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(15),
	datab => \Inst_VGA|ALT_INV_Vsync~q\,
	datac => \Inst_VGA|ALT_INV_activeArea~q\,
	datad => \Inst_Address_Generator|ALT_INV_val\(14),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_Address_Generator|ALT_INV_val[11]~0_combout\,
	combout => \Inst_Address_Generator|val[11]~1_combout\);

-- Location: FF_X52_Y15_N1
\Inst_Address_Generator|val[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~17_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(0));

-- Location: MLABCELL_X52_Y15_N3
\Inst_Address_Generator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~21_sumout\ = SUM(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))
-- \Inst_Address_Generator|Add0~22\ = CARRY(( \Inst_Address_Generator|val\(1) ) + ( GND ) + ( \Inst_Address_Generator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(1),
	cin => \Inst_Address_Generator|Add0~18\,
	sumout => \Inst_Address_Generator|Add0~21_sumout\,
	cout => \Inst_Address_Generator|Add0~22\);

-- Location: FF_X52_Y15_N5
\Inst_Address_Generator|val[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(1));

-- Location: MLABCELL_X52_Y15_N6
\Inst_Address_Generator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~25_sumout\ = SUM(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))
-- \Inst_Address_Generator|Add0~26\ = CARRY(( \Inst_Address_Generator|val\(2) ) + ( GND ) + ( \Inst_Address_Generator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(2),
	cin => \Inst_Address_Generator|Add0~22\,
	sumout => \Inst_Address_Generator|Add0~25_sumout\,
	cout => \Inst_Address_Generator|Add0~26\);

-- Location: FF_X52_Y15_N7
\Inst_Address_Generator|val[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~25_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(2));

-- Location: MLABCELL_X52_Y15_N9
\Inst_Address_Generator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~29_sumout\ = SUM(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))
-- \Inst_Address_Generator|Add0~30\ = CARRY(( \Inst_Address_Generator|val\(3) ) + ( GND ) + ( \Inst_Address_Generator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(3),
	cin => \Inst_Address_Generator|Add0~26\,
	sumout => \Inst_Address_Generator|Add0~29_sumout\,
	cout => \Inst_Address_Generator|Add0~30\);

-- Location: FF_X52_Y15_N11
\Inst_Address_Generator|val[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~29_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(3));

-- Location: MLABCELL_X52_Y15_N12
\Inst_Address_Generator|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~33_sumout\ = SUM(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))
-- \Inst_Address_Generator|Add0~34\ = CARRY(( \Inst_Address_Generator|val\(4) ) + ( GND ) + ( \Inst_Address_Generator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(4),
	cin => \Inst_Address_Generator|Add0~30\,
	sumout => \Inst_Address_Generator|Add0~33_sumout\,
	cout => \Inst_Address_Generator|Add0~34\);

-- Location: FF_X52_Y15_N13
\Inst_Address_Generator|val[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~33_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(4));

-- Location: MLABCELL_X52_Y15_N15
\Inst_Address_Generator|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~37_sumout\ = SUM(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))
-- \Inst_Address_Generator|Add0~38\ = CARRY(( \Inst_Address_Generator|val\(5) ) + ( GND ) + ( \Inst_Address_Generator|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(5),
	cin => \Inst_Address_Generator|Add0~34\,
	sumout => \Inst_Address_Generator|Add0~37_sumout\,
	cout => \Inst_Address_Generator|Add0~38\);

-- Location: FF_X52_Y15_N16
\Inst_Address_Generator|val[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~37_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(5));

-- Location: MLABCELL_X52_Y15_N18
\Inst_Address_Generator|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~41_sumout\ = SUM(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))
-- \Inst_Address_Generator|Add0~42\ = CARRY(( \Inst_Address_Generator|val\(6) ) + ( GND ) + ( \Inst_Address_Generator|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(6),
	cin => \Inst_Address_Generator|Add0~38\,
	sumout => \Inst_Address_Generator|Add0~41_sumout\,
	cout => \Inst_Address_Generator|Add0~42\);

-- Location: FF_X52_Y15_N19
\Inst_Address_Generator|val[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~41_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(6));

-- Location: MLABCELL_X52_Y15_N21
\Inst_Address_Generator|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~45_sumout\ = SUM(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))
-- \Inst_Address_Generator|Add0~46\ = CARRY(( \Inst_Address_Generator|val\(7) ) + ( GND ) + ( \Inst_Address_Generator|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(7),
	cin => \Inst_Address_Generator|Add0~42\,
	sumout => \Inst_Address_Generator|Add0~45_sumout\,
	cout => \Inst_Address_Generator|Add0~46\);

-- Location: FF_X52_Y15_N22
\Inst_Address_Generator|val[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~45_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(7));

-- Location: MLABCELL_X52_Y15_N24
\Inst_Address_Generator|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~49_sumout\ = SUM(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))
-- \Inst_Address_Generator|Add0~50\ = CARRY(( \Inst_Address_Generator|val\(8) ) + ( GND ) + ( \Inst_Address_Generator|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(8),
	cin => \Inst_Address_Generator|Add0~46\,
	sumout => \Inst_Address_Generator|Add0~49_sumout\,
	cout => \Inst_Address_Generator|Add0~50\);

-- Location: FF_X52_Y15_N26
\Inst_Address_Generator|val[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~49_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(8));

-- Location: MLABCELL_X52_Y15_N27
\Inst_Address_Generator|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~53_sumout\ = SUM(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))
-- \Inst_Address_Generator|Add0~54\ = CARRY(( \Inst_Address_Generator|val\(9) ) + ( GND ) + ( \Inst_Address_Generator|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(9),
	cin => \Inst_Address_Generator|Add0~50\,
	sumout => \Inst_Address_Generator|Add0~53_sumout\,
	cout => \Inst_Address_Generator|Add0~54\);

-- Location: FF_X52_Y15_N28
\Inst_Address_Generator|val[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~53_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(9));

-- Location: MLABCELL_X52_Y15_N30
\Inst_Address_Generator|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~57_sumout\ = SUM(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))
-- \Inst_Address_Generator|Add0~58\ = CARRY(( \Inst_Address_Generator|val\(10) ) + ( GND ) + ( \Inst_Address_Generator|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(10),
	cin => \Inst_Address_Generator|Add0~54\,
	sumout => \Inst_Address_Generator|Add0~57_sumout\,
	cout => \Inst_Address_Generator|Add0~58\);

-- Location: FF_X52_Y15_N31
\Inst_Address_Generator|val[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~57_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(10));

-- Location: MLABCELL_X52_Y15_N33
\Inst_Address_Generator|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~61_sumout\ = SUM(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))
-- \Inst_Address_Generator|Add0~62\ = CARRY(( \Inst_Address_Generator|val\(11) ) + ( GND ) + ( \Inst_Address_Generator|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(11),
	cin => \Inst_Address_Generator|Add0~58\,
	sumout => \Inst_Address_Generator|Add0~61_sumout\,
	cout => \Inst_Address_Generator|Add0~62\);

-- Location: FF_X52_Y15_N34
\Inst_Address_Generator|val[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~61_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(11));

-- Location: MLABCELL_X52_Y15_N36
\Inst_Address_Generator|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~65_sumout\ = SUM(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))
-- \Inst_Address_Generator|Add0~66\ = CARRY(( \Inst_Address_Generator|val\(12) ) + ( GND ) + ( \Inst_Address_Generator|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(12),
	cin => \Inst_Address_Generator|Add0~62\,
	sumout => \Inst_Address_Generator|Add0~65_sumout\,
	cout => \Inst_Address_Generator|Add0~66\);

-- Location: FF_X52_Y15_N37
\Inst_Address_Generator|val[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~65_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(12));

-- Location: MLABCELL_X52_Y15_N39
\Inst_Address_Generator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~5_sumout\ = SUM(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))
-- \Inst_Address_Generator|Add0~6\ = CARRY(( \Inst_Address_Generator|val\(13) ) + ( GND ) + ( \Inst_Address_Generator|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_Address_Generator|ALT_INV_val\(13),
	cin => \Inst_Address_Generator|Add0~66\,
	sumout => \Inst_Address_Generator|Add0~5_sumout\,
	cout => \Inst_Address_Generator|Add0~6\);

-- Location: FF_X52_Y15_N41
\Inst_Address_Generator|val[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~5_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(13));

-- Location: MLABCELL_X52_Y15_N42
\Inst_Address_Generator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_Address_Generator|Add0~9_sumout\ = SUM(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))
-- \Inst_Address_Generator|Add0~10\ = CARRY(( \Inst_Address_Generator|val\(14) ) + ( GND ) + ( \Inst_Address_Generator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	cin => \Inst_Address_Generator|Add0~6\,
	sumout => \Inst_Address_Generator|Add0~9_sumout\,
	cout => \Inst_Address_Generator|Add0~10\);

-- Location: FF_X52_Y15_N43
\Inst_Address_Generator|val[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~9_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(14));

-- Location: FF_X52_Y15_N47
\Inst_Address_Generator|val[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~13_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val\(15));

-- Location: FF_X51_Y15_N41
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2));

-- Location: IOIBUF_X10_Y0_N41
\ov7670_pclk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_pclk,
	o => \ov7670_pclk~input_o\);

-- Location: CLKCTRL_G6
\ov7670_pclk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \ov7670_pclk~input_o\,
	outclk => \ov7670_pclk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X8_Y0_N1
\ov7670_href~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_href,
	o => \ov7670_href~input_o\);

-- Location: LABCELL_X46_Y13_N51
\Inst_ov7670_capture|latched_href~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_href~feeder_combout\ = \ov7670_href~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_ov7670_href~input_o\,
	combout => \Inst_ov7670_capture|latched_href~feeder_combout\);

-- Location: FF_X46_Y13_N52
\Inst_ov7670_capture|latched_href\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_href~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_href~q\);

-- Location: FF_X47_Y13_N37
\Inst_ov7670_capture|href_hold\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_href~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_hold~q\);

-- Location: LABCELL_X46_Y13_N15
\Inst_ov7670_capture|line~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~1_combout\ = ( \Inst_ov7670_capture|latched_href~q\ & ( !\Inst_ov7670_capture|href_hold~q\ $ (\Inst_ov7670_capture|line\(0)) ) ) # ( !\Inst_ov7670_capture|latched_href~q\ & ( \Inst_ov7670_capture|line\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datad => \Inst_ov7670_capture|ALT_INV_line\(0),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~1_combout\);

-- Location: IOIBUF_X8_Y0_N52
\ov7670_vsync~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_vsync,
	o => \ov7670_vsync~input_o\);

-- Location: FF_X46_Y13_N50
\Inst_ov7670_capture|latched_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_vsync~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_vsync~q\);

-- Location: FF_X46_Y13_N17
\Inst_ov7670_capture|line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~1_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(0));

-- Location: LABCELL_X46_Y13_N12
\Inst_ov7670_capture|line~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|line~0_combout\ = ( \Inst_ov7670_capture|latched_href~q\ & ( !\Inst_ov7670_capture|line\(1) $ (((!\Inst_ov7670_capture|line\(0)) # (\Inst_ov7670_capture|href_hold~q\))) ) ) # ( !\Inst_ov7670_capture|latched_href~q\ & ( 
-- \Inst_ov7670_capture|line\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100010110111010010001011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_href_hold~q\,
	datab => \Inst_ov7670_capture|ALT_INV_line\(0),
	datad => \Inst_ov7670_capture|ALT_INV_line\(1),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	combout => \Inst_ov7670_capture|line~0_combout\);

-- Location: FF_X46_Y13_N13
\Inst_ov7670_capture|line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|line~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|line\(1));

-- Location: FF_X47_Y13_N29
\Inst_ov7670_capture|href_last[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(2));

-- Location: LABCELL_X46_Y13_N27
\Inst_ov7670_capture|href_last~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~2_combout\ = ( !\Inst_ov7670_capture|href_last[2]~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|latched_vsync~q\ & \Inst_ov7670_capture|latched_href~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	datad => \Inst_ov7670_capture|ALT_INV_latched_href~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\,
	combout => \Inst_ov7670_capture|href_last~2_combout\);

-- Location: FF_X46_Y13_N28
\Inst_ov7670_capture|href_last[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(0));

-- Location: MLABCELL_X47_Y13_N24
\Inst_ov7670_capture|href_last~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~1_combout\ = ( !\Inst_ov7670_capture|latched_vsync~q\ & ( (!\Inst_ov7670_capture|href_last\(2) & \Inst_ov7670_capture|href_last\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	datad => \Inst_ov7670_capture|ALT_INV_href_last\(0),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~1_combout\);

-- Location: FF_X47_Y13_N26
\Inst_ov7670_capture|href_last[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last\(1));

-- Location: MLABCELL_X47_Y13_N27
\Inst_ov7670_capture|href_last~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|href_last~0_combout\ = ( !\Inst_ov7670_capture|latched_vsync~q\ & ( (\Inst_ov7670_capture|href_last\(1) & !\Inst_ov7670_capture|href_last\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_href_last\(1),
	datad => \Inst_ov7670_capture|ALT_INV_href_last\(2),
	dataf => \Inst_ov7670_capture|ALT_INV_latched_vsync~q\,
	combout => \Inst_ov7670_capture|href_last~0_combout\);

-- Location: FF_X47_Y13_N28
\Inst_ov7670_capture|href_last[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|href_last~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y13_N48
\Inst_ov7670_capture|we_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|we_reg~0_combout\ = ( \Inst_ov7670_capture|href_last[2]~DUPLICATE_q\ & ( \Inst_ov7670_capture|line\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_line\(1),
	dataf => \Inst_ov7670_capture|ALT_INV_href_last[2]~DUPLICATE_q\,
	combout => \Inst_ov7670_capture|we_reg~0_combout\);

-- Location: FF_X46_Y13_N26
\Inst_ov7670_capture|we_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|we_reg~0_combout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|we_reg~q\);

-- Location: LABCELL_X45_Y13_N0
\Inst_ov7670_capture|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~17_sumout\ = SUM(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))
-- \Inst_ov7670_capture|Add0~18\ = CARRY(( \Inst_ov7670_capture|address\(0) ) + ( \Inst_ov7670_capture|we_reg~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(0),
	cin => GND,
	sumout => \Inst_ov7670_capture|Add0~17_sumout\,
	cout => \Inst_ov7670_capture|Add0~18\);

-- Location: FF_X45_Y13_N2
\Inst_ov7670_capture|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~17_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(0));

-- Location: LABCELL_X45_Y13_N3
\Inst_ov7670_capture|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~21_sumout\ = SUM(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))
-- \Inst_ov7670_capture|Add0~22\ = CARRY(( \Inst_ov7670_capture|address\(1) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|ALT_INV_address\(1),
	cin => \Inst_ov7670_capture|Add0~18\,
	sumout => \Inst_ov7670_capture|Add0~21_sumout\,
	cout => \Inst_ov7670_capture|Add0~22\);

-- Location: FF_X45_Y13_N5
\Inst_ov7670_capture|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(1));

-- Location: LABCELL_X45_Y13_N6
\Inst_ov7670_capture|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~25_sumout\ = SUM(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))
-- \Inst_ov7670_capture|Add0~26\ = CARRY(( \Inst_ov7670_capture|address\(2) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(2),
	cin => \Inst_ov7670_capture|Add0~22\,
	sumout => \Inst_ov7670_capture|Add0~25_sumout\,
	cout => \Inst_ov7670_capture|Add0~26\);

-- Location: FF_X45_Y13_N7
\Inst_ov7670_capture|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~25_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(2));

-- Location: LABCELL_X45_Y13_N9
\Inst_ov7670_capture|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~29_sumout\ = SUM(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))
-- \Inst_ov7670_capture|Add0~30\ = CARRY(( \Inst_ov7670_capture|address\(3) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(3),
	cin => \Inst_ov7670_capture|Add0~26\,
	sumout => \Inst_ov7670_capture|Add0~29_sumout\,
	cout => \Inst_ov7670_capture|Add0~30\);

-- Location: FF_X45_Y13_N11
\Inst_ov7670_capture|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(3));

-- Location: LABCELL_X45_Y13_N12
\Inst_ov7670_capture|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~33_sumout\ = SUM(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))
-- \Inst_ov7670_capture|Add0~34\ = CARRY(( \Inst_ov7670_capture|address\(4) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(4),
	cin => \Inst_ov7670_capture|Add0~30\,
	sumout => \Inst_ov7670_capture|Add0~33_sumout\,
	cout => \Inst_ov7670_capture|Add0~34\);

-- Location: FF_X45_Y13_N14
\Inst_ov7670_capture|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~33_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(4));

-- Location: LABCELL_X45_Y13_N15
\Inst_ov7670_capture|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~37_sumout\ = SUM(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))
-- \Inst_ov7670_capture|Add0~38\ = CARRY(( \Inst_ov7670_capture|address\(5) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(5),
	cin => \Inst_ov7670_capture|Add0~34\,
	sumout => \Inst_ov7670_capture|Add0~37_sumout\,
	cout => \Inst_ov7670_capture|Add0~38\);

-- Location: FF_X45_Y13_N17
\Inst_ov7670_capture|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(5));

-- Location: LABCELL_X45_Y13_N18
\Inst_ov7670_capture|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~41_sumout\ = SUM(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))
-- \Inst_ov7670_capture|Add0~42\ = CARRY(( \Inst_ov7670_capture|address\(6) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(6),
	cin => \Inst_ov7670_capture|Add0~38\,
	sumout => \Inst_ov7670_capture|Add0~41_sumout\,
	cout => \Inst_ov7670_capture|Add0~42\);

-- Location: FF_X45_Y13_N20
\Inst_ov7670_capture|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(6));

-- Location: LABCELL_X45_Y13_N21
\Inst_ov7670_capture|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~45_sumout\ = SUM(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))
-- \Inst_ov7670_capture|Add0~46\ = CARRY(( \Inst_ov7670_capture|address\(7) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(7),
	cin => \Inst_ov7670_capture|Add0~42\,
	sumout => \Inst_ov7670_capture|Add0~45_sumout\,
	cout => \Inst_ov7670_capture|Add0~46\);

-- Location: FF_X45_Y13_N22
\Inst_ov7670_capture|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~45_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(7));

-- Location: LABCELL_X45_Y13_N24
\Inst_ov7670_capture|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~49_sumout\ = SUM(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))
-- \Inst_ov7670_capture|Add0~50\ = CARRY(( \Inst_ov7670_capture|address\(8) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(8),
	cin => \Inst_ov7670_capture|Add0~46\,
	sumout => \Inst_ov7670_capture|Add0~49_sumout\,
	cout => \Inst_ov7670_capture|Add0~50\);

-- Location: FF_X45_Y13_N26
\Inst_ov7670_capture|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~49_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(8));

-- Location: LABCELL_X45_Y13_N27
\Inst_ov7670_capture|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~53_sumout\ = SUM(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))
-- \Inst_ov7670_capture|Add0~54\ = CARRY(( \Inst_ov7670_capture|address\(9) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Inst_ov7670_capture|ALT_INV_address\(9),
	cin => \Inst_ov7670_capture|Add0~50\,
	sumout => \Inst_ov7670_capture|Add0~53_sumout\,
	cout => \Inst_ov7670_capture|Add0~54\);

-- Location: FF_X45_Y13_N29
\Inst_ov7670_capture|address[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~53_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(9));

-- Location: LABCELL_X45_Y13_N30
\Inst_ov7670_capture|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~57_sumout\ = SUM(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))
-- \Inst_ov7670_capture|Add0~58\ = CARRY(( \Inst_ov7670_capture|address\(10) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(10),
	cin => \Inst_ov7670_capture|Add0~54\,
	sumout => \Inst_ov7670_capture|Add0~57_sumout\,
	cout => \Inst_ov7670_capture|Add0~58\);

-- Location: FF_X45_Y13_N31
\Inst_ov7670_capture|address[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~57_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(10));

-- Location: LABCELL_X45_Y13_N33
\Inst_ov7670_capture|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~61_sumout\ = SUM(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))
-- \Inst_ov7670_capture|Add0~62\ = CARRY(( \Inst_ov7670_capture|address\(11) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(11),
	cin => \Inst_ov7670_capture|Add0~58\,
	sumout => \Inst_ov7670_capture|Add0~61_sumout\,
	cout => \Inst_ov7670_capture|Add0~62\);

-- Location: FF_X45_Y13_N35
\Inst_ov7670_capture|address[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(11));

-- Location: LABCELL_X45_Y13_N36
\Inst_ov7670_capture|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~65_sumout\ = SUM(( \Inst_ov7670_capture|address[12]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))
-- \Inst_ov7670_capture|Add0~66\ = CARRY(( \Inst_ov7670_capture|address[12]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[12]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~62\,
	sumout => \Inst_ov7670_capture|Add0~65_sumout\,
	cout => \Inst_ov7670_capture|Add0~66\);

-- Location: FF_X45_Y13_N38
\Inst_ov7670_capture|address[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[12]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y13_N39
\Inst_ov7670_capture|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~9_sumout\ = SUM(( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))
-- \Inst_ov7670_capture|Add0~10\ = CARRY(( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~66\,
	sumout => \Inst_ov7670_capture|Add0~9_sumout\,
	cout => \Inst_ov7670_capture|Add0~10\);

-- Location: FF_X45_Y13_N40
\Inst_ov7670_capture|address[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[13]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y13_N42
\Inst_ov7670_capture|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~5_sumout\ = SUM(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))
-- \Inst_ov7670_capture|Add0~6\ = CARRY(( \Inst_ov7670_capture|address\(14) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(14),
	cin => \Inst_ov7670_capture|Add0~10\,
	sumout => \Inst_ov7670_capture|Add0~5_sumout\,
	cout => \Inst_ov7670_capture|Add0~6\);

-- Location: FF_X45_Y13_N44
\Inst_ov7670_capture|address[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(14));

-- Location: LABCELL_X45_Y13_N45
\Inst_ov7670_capture|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~1_sumout\ = SUM(( \Inst_ov7670_capture|address[15]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~6\ ))
-- \Inst_ov7670_capture|Add0~2\ = CARRY(( \Inst_ov7670_capture|address[15]~DUPLICATE_q\ ) + ( GND ) + ( \Inst_ov7670_capture|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	cin => \Inst_ov7670_capture|Add0~6\,
	sumout => \Inst_ov7670_capture|Add0~1_sumout\,
	cout => \Inst_ov7670_capture|Add0~2\);

-- Location: FF_X45_Y13_N47
\Inst_ov7670_capture|address[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[15]~DUPLICATE_q\);

-- Location: LABCELL_X45_Y13_N48
\Inst_ov7670_capture|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|Add0~13_sumout\ = SUM(( \Inst_ov7670_capture|address\(16) ) + ( GND ) + ( \Inst_ov7670_capture|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	cin => \Inst_ov7670_capture|Add0~2\,
	sumout => \Inst_ov7670_capture|Add0~13_sumout\);

-- Location: FF_X45_Y13_N50
\Inst_ov7670_capture|address[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~13_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(16));

-- Location: FF_X45_Y13_N43
\Inst_ov7670_capture|address[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~5_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[14]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y13_N9
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( !\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address[15]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: LABCELL_X51_Y15_N27
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (!\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\);

-- Location: IOIBUF_X14_Y0_N1
\ov7670_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(4),
	o => \ov7670_data[4]~input_o\);

-- Location: FF_X46_Y13_N53
\Inst_ov7670_capture|latched_d[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(4));

-- Location: FF_X46_Y13_N47
\Inst_ov7670_capture|d_latch[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(4));

-- Location: FF_X46_Y13_N44
\Inst_ov7670_capture|d_latch[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(4),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(12));

-- Location: FF_X45_Y13_N4
\Inst_ov7670_capture|address[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~21_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[1]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N10
\Inst_ov7670_capture|address[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~29_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[3]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N13
\Inst_ov7670_capture|address[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~33_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[4]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N16
\Inst_ov7670_capture|address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~37_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[5]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N19
\Inst_ov7670_capture|address[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~41_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[6]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N25
\Inst_ov7670_capture|address[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~49_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[8]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N34
\Inst_ov7670_capture|address[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~61_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[11]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N37
\Inst_ov7670_capture|address[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~65_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(12));

-- Location: FF_X52_Y15_N4
\Inst_Address_Generator|val[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Inst_Address_Generator|Add0~21_sumout\,
	sclr => \Inst_VGA|ALT_INV_Vsync~q\,
	ena => \Inst_Address_Generator|val[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_Address_Generator|val[1]~DUPLICATE_q\);

-- Location: M10K_X69_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: FF_X51_Y15_N16
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: MLABCELL_X47_Y13_N39
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( \Inst_ov7670_capture|we_reg~q\ & ( !\Inst_ov7670_capture|address[15]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & 
-- (\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: LABCELL_X51_Y15_N21
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & !\Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\);

-- Location: FF_X45_Y13_N28
\Inst_ov7670_capture|address[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~53_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[9]~DUPLICATE_q\);

-- Location: M10K_X49_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: FF_X51_Y15_N34
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Inst_Address_Generator|val\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1));

-- Location: FF_X45_Y13_N49
\Inst_ov7670_capture|address[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~13_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address[16]~DUPLICATE_q\);

-- Location: FF_X45_Y13_N46
\Inst_ov7670_capture|address[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~1_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(15));

-- Location: LABCELL_X46_Y13_N21
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( \Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & !\Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: LABCELL_X51_Y15_N36
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3) = ( !\Inst_Address_Generator|val\(15) & ( (!\Inst_Address_Generator|val\(13) & !\Inst_Address_Generator|val\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val\(14),
	dataf => \Inst_Address_Generator|ALT_INV_val\(15),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3));

-- Location: M10K_X58_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: FF_X45_Y13_N41
\Inst_ov7670_capture|address[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|Add0~9_sumout\,
	sclr => \Inst_ov7670_capture|latched_vsync~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|address\(13));

-- Location: LABCELL_X40_Y13_N30
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|address\(14) & 
-- (\Inst_ov7670_capture|we_reg~q\ & !\Inst_ov7670_capture|address\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(13),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: MLABCELL_X52_Y15_N54
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(15) & ( !\Inst_Address_Generator|val\(13) & ( \Inst_Address_Generator|val\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Address_Generator|ALT_INV_val\(14),
	datae => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\);

-- Location: M10K_X41_Y25_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y22_N18
\Inst_RGB|R[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	combout => \Inst_RGB|R[0]~2_combout\);

-- Location: LABCELL_X40_Y13_N39
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( (!\Inst_ov7670_capture|address\(14) & 
-- (\Inst_ov7670_capture|address\(13) & \Inst_ov7670_capture|we_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(14),
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: LABCELL_X51_Y15_N54
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (!\Inst_Address_Generator|val\(14) & \Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\);

-- Location: M10K_X41_Y28_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N30
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( !\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address\(15) & \Inst_ov7670_capture|address[16]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(15),
	datad => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: LABCELL_X51_Y15_N30
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(14) & ( (!\Inst_Address_Generator|val\(13) & \Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(13),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(14),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\);

-- Location: M10K_X69_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N21
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( \Inst_ov7670_capture|address\(15) & ( \Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address\(13) & \Inst_ov7670_capture|address\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(13),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	datae => \Inst_ov7670_capture|ALT_INV_address\(15),
	dataf => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: LABCELL_X51_Y15_N9
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\ = ( \Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & \Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datad => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\);

-- Location: M10K_X41_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y13_N45
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( \Inst_ov7670_capture|address[15]~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(16) & ( (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & 
-- (\Inst_ov7670_capture|we_reg~q\ & !\Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(16),
	combout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: LABCELL_X51_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\ = ( !\Inst_Address_Generator|val\(13) & ( (\Inst_Address_Generator|val\(14) & \Inst_Address_Generator|val\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Address_Generator|ALT_INV_val\(14),
	datac => \Inst_Address_Generator|ALT_INV_val\(15),
	dataf => \Inst_Address_Generator|ALT_INV_val\(13),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\);

-- Location: M10K_X58_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y22_N12
\Inst_RGB|R[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	combout => \Inst_RGB|R[0]~3_combout\);

-- Location: LABCELL_X46_Y13_N57
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3));

-- Location: M10K_X58_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N6
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & \Inst_ov7670_capture|address[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3));

-- Location: M10K_X69_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y13_N12
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3) = ( !\Inst_ov7670_capture|address[15]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(16) & ( (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & 
-- (\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & \Inst_ov7670_capture|we_reg~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(16),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3));

-- Location: M10K_X58_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N42
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (!\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & !\Inst_ov7670_capture|address[14]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3));

-- Location: M10K_X58_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y22_N24
\Inst_RGB|R[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	combout => \Inst_RGB|R[0]~1_combout\);

-- Location: LABCELL_X45_Y13_N54
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3) = ( \Inst_ov7670_capture|address[15]~DUPLICATE_q\ & ( \Inst_ov7670_capture|we_reg~q\ & ( (!\Inst_ov7670_capture|address\(13) & 
-- (!\Inst_ov7670_capture|address\(16) & !\Inst_ov7670_capture|address\(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_capture|ALT_INV_address\(13),
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_address\(14),
	datae => \Inst_ov7670_capture|ALT_INV_address[15]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3));

-- Location: M10K_X69_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N39
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( \Inst_ov7670_capture|address\(15) & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address[13]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address\(15),
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3));

-- Location: M10K_X49_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N3
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3) = ( !\Inst_ov7670_capture|address[16]~DUPLICATE_q\ & ( !\Inst_ov7670_capture|address[13]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|we_reg~q\ & 
-- (\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & \Inst_ov7670_capture|address\(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	datac => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datad => \Inst_ov7670_capture|ALT_INV_address\(15),
	datae => \Inst_ov7670_capture|ALT_INV_address[16]~DUPLICATE_q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3));

-- Location: M10K_X58_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus\);

-- Location: LABCELL_X46_Y13_N24
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3) = ( \Inst_ov7670_capture|address[13]~DUPLICATE_q\ & ( (\Inst_ov7670_capture|address\(15) & (!\Inst_ov7670_capture|address[14]~DUPLICATE_q\ & 
-- (!\Inst_ov7670_capture|address\(16) & \Inst_ov7670_capture|we_reg~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_capture|ALT_INV_address\(15),
	datab => \Inst_ov7670_capture|ALT_INV_address[14]~DUPLICATE_q\,
	datac => \Inst_ov7670_capture|ALT_INV_address\(16),
	datad => \Inst_ov7670_capture|ALT_INV_we_reg~q\,
	dataf => \Inst_ov7670_capture|ALT_INV_address[13]~DUPLICATE_q\,
	combout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3));

-- Location: M10K_X58_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y22_N54
\Inst_RGB|R[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portbdataout\,
	combout => \Inst_RGB|R[0]~0_combout\);

-- Location: LABCELL_X55_Y22_N48
\Inst_RGB|R[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[0]~28_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|R[0]~1_combout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[0]~0_combout\)))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[0]~2_combout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (((\Inst_RGB|R[0]~3_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100000001000000100001001100100011001000110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_R[0]~2_combout\,
	datad => \Inst_RGB|ALT_INV_R[0]~3_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_R[0]~1_combout\,
	datag => \Inst_RGB|ALT_INV_R[0]~0_combout\,
	combout => \Inst_RGB|R[0]~28_combout\);

-- Location: IOIBUF_X14_Y0_N18
\ov7670_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(5),
	o => \ov7670_data[5]~input_o\);

-- Location: MLABCELL_X47_Y13_N3
\Inst_ov7670_capture|latched_d[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[5]~feeder_combout\ = ( \ov7670_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[5]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[5]~feeder_combout\);

-- Location: FF_X47_Y13_N5
\Inst_ov7670_capture|latched_d[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(5));

-- Location: FF_X46_Y13_N11
\Inst_ov7670_capture|d_latch[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(5),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(5));

-- Location: FF_X46_Y13_N8
\Inst_ov7670_capture|d_latch[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(5),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(13));

-- Location: M10K_X38_Y22_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N42
\Inst_RGB|R[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	combout => \Inst_RGB|R[1]~7_combout\);

-- Location: M10K_X38_Y24_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N48
\Inst_RGB|R[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|R[1]~6_combout\);

-- Location: M10K_X49_Y30_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N6
\Inst_RGB|R[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portbdataout\,
	combout => \Inst_RGB|R[1]~5_combout\);

-- Location: M10K_X38_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N36
\Inst_RGB|R[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\ & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111110001001100011100110100001101111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portbdataout\,
	combout => \Inst_RGB|R[1]~4_combout\);

-- Location: LABCELL_X37_Y22_N54
\Inst_RGB|R[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[1]~24_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[1]~5_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[1]~4_combout\))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|R[1]~6_combout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|R[1]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000000000001101100000000101011110000000000011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datab => \Inst_RGB|ALT_INV_R[1]~7_combout\,
	datac => \Inst_RGB|ALT_INV_R[1]~6_combout\,
	datad => \Inst_VGA|ALT_INV_activeArea~q\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_R[1]~5_combout\,
	datag => \Inst_RGB|ALT_INV_R[1]~4_combout\,
	combout => \Inst_RGB|R[1]~24_combout\);

-- Location: IOIBUF_X10_Y0_N58
\ov7670_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(6),
	o => \ov7670_data[6]~input_o\);

-- Location: FF_X45_Y13_N55
\Inst_ov7670_capture|latched_d[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(6));

-- Location: FF_X46_Y13_N40
\Inst_ov7670_capture|d_latch[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(6));

-- Location: FF_X46_Y13_N38
\Inst_ov7670_capture|d_latch[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(6),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(14));

-- Location: M10K_X58_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N18
\Inst_RGB|R[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	combout => \Inst_RGB|R[2]~9_combout\);

-- Location: M10K_X41_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N24
\Inst_RGB|R[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	combout => \Inst_RGB|R[2]~10_combout\);

-- Location: M10K_X49_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X47_Y9_N36
\Inst_RGB|R[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	combout => \Inst_RGB|R[2]~11_combout\);

-- Location: M10K_X76_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N36
\Inst_RGB|R[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portbdataout\,
	combout => \Inst_RGB|R[2]~8_combout\);

-- Location: MLABCELL_X52_Y7_N30
\Inst_RGB|R[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[2]~20_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[2]~9_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[2]~8_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[2]~10_combout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_RGB|R[2]~11_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000001000111010001110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_R[2]~9_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_R[2]~10_combout\,
	datad => \Inst_RGB|ALT_INV_R[2]~11_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	datag => \Inst_RGB|ALT_INV_R[2]~8_combout\,
	combout => \Inst_RGB|R[2]~20_combout\);

-- Location: IOIBUF_X16_Y0_N52
\ov7670_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(7),
	o => \ov7670_data[7]~input_o\);

-- Location: MLABCELL_X47_Y13_N33
\Inst_ov7670_capture|latched_d[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[7]~feeder_combout\ = ( \ov7670_data[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[7]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[7]~feeder_combout\);

-- Location: FF_X47_Y13_N35
\Inst_ov7670_capture|latched_d[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(7));

-- Location: FF_X46_Y13_N59
\Inst_ov7670_capture|d_latch[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(7));

-- Location: FF_X46_Y13_N56
\Inst_ov7670_capture|d_latch[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(7),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(15));

-- Location: M10K_X41_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N3
\Inst_RGB|R[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|R[3]~15_combout\);

-- Location: M10K_X38_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y14_N12
\Inst_RGB|R[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|R[3]~14_combout\);

-- Location: M10K_X26_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N12
\Inst_RGB|R[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|R[3]~13_combout\);

-- Location: M10K_X26_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y18_N15
\Inst_RGB|R[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|R[3]~12_combout\);

-- Location: LABCELL_X37_Y12_N30
\Inst_RGB|R[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|R[3]~16_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[3]~13_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|R[3]~12_combout\))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|R[3]~14_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|R[3]~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001010101000001010000010100000101000001010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~q\,
	datab => \Inst_RGB|ALT_INV_R[3]~15_combout\,
	datac => \Inst_RGB|ALT_INV_R[3]~14_combout\,
	datad => \Inst_RGB|ALT_INV_R[3]~13_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datag => \Inst_RGB|ALT_INV_R[3]~12_combout\,
	combout => \Inst_RGB|R[3]~16_combout\);

-- Location: M10K_X58_Y23_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y20_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N48
\Inst_RGB|G[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000100011101110100111111001111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	combout => \Inst_RGB|G[0]~1_combout\);

-- Location: M10K_X41_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N18
\Inst_RGB|G[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	combout => \Inst_RGB|G[0]~2_combout\);

-- Location: M10K_X41_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N12
\Inst_RGB|G[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	combout => \Inst_RGB|G[0]~3_combout\);

-- Location: M10K_X49_Y27_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus\);

-- Location: LABCELL_X50_Y21_N51
\Inst_RGB|G[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portbdataout\,
	combout => \Inst_RGB|G[0]~0_combout\);

-- Location: LABCELL_X55_Y19_N42
\Inst_RGB|G[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[0]~28_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[0]~1_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[0]~0_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[0]~2_combout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_RGB|G[0]~3_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000110000001100000011000000110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[0]~1_combout\,
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_G[0]~2_combout\,
	datad => \Inst_RGB|ALT_INV_G[0]~3_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datag => \Inst_RGB|ALT_INV_G[0]~0_combout\,
	combout => \Inst_RGB|G[0]~28_combout\);

-- Location: IOIBUF_X40_Y0_N1
\ov7670_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(0),
	o => \ov7670_data[0]~input_o\);

-- Location: MLABCELL_X47_Y13_N18
\Inst_ov7670_capture|latched_d[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[0]~feeder_combout\ = ( \ov7670_data[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[0]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[0]~feeder_combout\);

-- Location: FF_X47_Y13_N20
\Inst_ov7670_capture|latched_d[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(0));

-- Location: FF_X46_Y13_N5
\Inst_ov7670_capture|d_latch[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(0),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(0));

-- Location: FF_X46_Y13_N2
\Inst_ov7670_capture|d_latch[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(0),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(8));

-- Location: M10K_X38_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y20_N51
\Inst_RGB|G[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	combout => \Inst_RGB|G[1]~7_combout\);

-- Location: M10K_X26_Y27_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N0
\Inst_RGB|G[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	combout => \Inst_RGB|G[1]~6_combout\);

-- Location: M10K_X38_Y29_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N30
\Inst_RGB|G[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|G[1]~5_combout\);

-- Location: M10K_X26_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y22_N12
\Inst_RGB|G[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portbdataout\,
	combout => \Inst_RGB|G[1]~4_combout\);

-- Location: LABCELL_X37_Y22_N24
\Inst_RGB|G[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[1]~24_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[1]~5_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[1]~4_combout\))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[1]~6_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|G[1]~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000110011000000110000001100000011000000110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[1]~7_combout\,
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_G[1]~6_combout\,
	datad => \Inst_RGB|ALT_INV_G[1]~5_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datag => \Inst_RGB|ALT_INV_G[1]~4_combout\,
	combout => \Inst_RGB|G[1]~24_combout\);

-- Location: IOIBUF_X20_Y0_N35
\ov7670_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(1),
	o => \ov7670_data[1]~input_o\);

-- Location: MLABCELL_X47_Y13_N48
\Inst_ov7670_capture|latched_d[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_capture|latched_d[1]~feeder_combout\ = ( \ov7670_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_ov7670_data[1]~input_o\,
	combout => \Inst_ov7670_capture|latched_d[1]~feeder_combout\);

-- Location: FF_X47_Y13_N49
\Inst_ov7670_capture|latched_d[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	d => \Inst_ov7670_capture|latched_d[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(1));

-- Location: FF_X46_Y13_N35
\Inst_ov7670_capture|d_latch[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(1));

-- Location: FF_X46_Y13_N32
\Inst_ov7670_capture|d_latch[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(1),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(9));

-- Location: M10K_X26_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y1_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N12
\Inst_RGB|G[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	combout => \Inst_RGB|G[2]~11_combout\);

-- Location: M10K_X38_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y13_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N54
\Inst_RGB|G[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\ & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)))) ) ) ) # ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	combout => \Inst_RGB|G[2]~10_combout\);

-- Location: M10K_X26_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N48
\Inst_RGB|G[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portbdataout\,
	combout => \Inst_RGB|G[2]~9_combout\);

-- Location: M10K_X38_Y13_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y15_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus\);

-- Location: LABCELL_X40_Y13_N45
\Inst_RGB|G[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portbdataout\,
	combout => \Inst_RGB|G[2]~8_combout\);

-- Location: LABCELL_X40_Y13_N24
\Inst_RGB|G[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[2]~20_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[2]~9_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[2]~8_combout\))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|G[2]~10_combout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|G[2]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000001010001000101010101000001010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~q\,
	datab => \Inst_RGB|ALT_INV_G[2]~11_combout\,
	datac => \Inst_RGB|ALT_INV_G[2]~10_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_G[2]~9_combout\,
	datag => \Inst_RGB|ALT_INV_G[2]~8_combout\,
	combout => \Inst_RGB|G[2]~20_combout\);

-- Location: IOIBUF_X40_Y0_N18
\ov7670_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(2),
	o => \ov7670_data[2]~input_o\);

-- Location: FF_X45_Y13_N58
\Inst_ov7670_capture|latched_d[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(2));

-- Location: FF_X46_Y13_N23
\Inst_ov7670_capture|d_latch[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(2));

-- Location: FF_X46_Y13_N20
\Inst_ov7670_capture|d_latch[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|d_latch\(2),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(10));

-- Location: M10K_X38_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N36
\Inst_RGB|G[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|G[3]~15_combout\);

-- Location: M10K_X41_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N18
\Inst_RGB|G[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	combout => \Inst_RGB|G[3]~14_combout\);

-- Location: M10K_X26_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N48
\Inst_RGB|G[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|G[3]~13_combout\);

-- Location: M10K_X26_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus\);

-- Location: LABCELL_X37_Y12_N54
\Inst_RGB|G[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout\ ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout\ ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|G[3]~12_combout\);

-- Location: LABCELL_X37_Y12_N24
\Inst_RGB|G[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|G[3]~16_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[3]~13_combout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|G[3]~12_combout\))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|G[3]~14_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|G[3]~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000011110011110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_G[3]~15_combout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datac => \Inst_RGB|ALT_INV_G[3]~14_combout\,
	datad => \Inst_RGB|ALT_INV_G[3]~13_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	datag => \Inst_RGB|ALT_INV_G[3]~12_combout\,
	combout => \Inst_RGB|G[3]~16_combout\);

-- Location: M10K_X69_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N18
\Inst_RGB|B[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~1_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|B[0]~1_combout\);

-- Location: M10K_X69_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N30
\Inst_RGB|B[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~3_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|B[0]~3_combout\);

-- Location: M10K_X38_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N24
\Inst_RGB|B[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~2_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ & 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portbdataout\,
	combout => \Inst_RGB|B[0]~2_combout\);

-- Location: M10K_X58_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y14_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N0
\Inst_RGB|B[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~0_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\)))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\)))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout\ & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portbdataout\,
	combout => \Inst_RGB|B[0]~0_combout\);

-- Location: LABCELL_X57_Y8_N54
\Inst_RGB|B[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[0]~28_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[0]~1_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[0]~0_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[0]~2_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|B[0]~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000001010101000011110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_B[0]~1_combout\,
	datab => \Inst_RGB|ALT_INV_B[0]~3_combout\,
	datac => \Inst_RGB|ALT_INV_B[0]~2_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	datag => \Inst_RGB|ALT_INV_B[0]~0_combout\,
	combout => \Inst_RGB|B[0]~28_combout\);

-- Location: M10K_X58_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y4_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N6
\Inst_RGB|B[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~5_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|B[1]~5_combout\);

-- Location: M10K_X58_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y12_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N48
\Inst_RGB|B[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~6_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ & 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout\ & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	combout => \Inst_RGB|B[1]~6_combout\);

-- Location: M10K_X58_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y2_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N42
\Inst_RGB|B[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~7_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout\)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout\ & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	combout => \Inst_RGB|B[1]~7_combout\);

-- Location: M10K_X58_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus\);

-- Location: LABCELL_X57_Y8_N36
\Inst_RGB|B[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~4_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portbdataout\,
	combout => \Inst_RGB|B[1]~4_combout\);

-- Location: LABCELL_X57_Y8_N12
\Inst_RGB|B[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[1]~24_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[1]~5_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (((\Inst_RGB|B[1]~4_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[1]~6_combout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_RGB|B[1]~7_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100000101000001010000000000010001000001010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_activeArea~q\,
	datab => \Inst_RGB|ALT_INV_B[1]~5_combout\,
	datac => \Inst_RGB|ALT_INV_B[1]~6_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_RGB|ALT_INV_B[1]~7_combout\,
	datag => \Inst_RGB|ALT_INV_B[1]~4_combout\,
	combout => \Inst_RGB|B[1]~24_combout\);

-- Location: IOIBUF_X20_Y0_N52
\ov7670_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ov7670_data(3),
	o => \ov7670_data[3]~input_o\);

-- Location: FF_X47_Y13_N56
\Inst_ov7670_capture|latched_d[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \ov7670_data[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|latched_d\(3));

-- Location: FF_X47_Y13_N44
\Inst_ov7670_capture|d_latch[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ov7670_pclk~inputCLKENA0_outclk\,
	asdata => \Inst_ov7670_capture|latched_d\(3),
	sload => VCC,
	ena => \Inst_ov7670_capture|latched_href~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_capture|d_latch\(3));

-- Location: M10K_X49_Y10_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N0
\Inst_RGB|B[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~11_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	combout => \Inst_RGB|B[2]~11_combout\);

-- Location: M10K_X49_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N12
\Inst_RGB|B[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~9_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	combout => \Inst_RGB|B[2]~9_combout\);

-- Location: M10K_X49_Y4_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N54
\Inst_RGB|B[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~10_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\)))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1))))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ & ( (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	combout => \Inst_RGB|B[2]~10_combout\);

-- Location: M10K_X49_Y1_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X52_Y7_N42
\Inst_RGB|B[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~8_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portbdataout\,
	combout => \Inst_RGB|B[2]~8_combout\);

-- Location: MLABCELL_X52_Y7_N48
\Inst_RGB|B[2]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[2]~20_combout\ = ( !\Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[2]~9_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[2]~8_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[2]~10_combout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- (\Inst_RGB|B[2]~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000110011000011110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_B[2]~11_combout\,
	datab => \Inst_RGB|ALT_INV_B[2]~9_combout\,
	datac => \Inst_RGB|ALT_INV_B[2]~10_combout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_VGA|ALT_INV_activeArea~q\,
	datag => \Inst_RGB|ALT_INV_B[2]~8_combout\,
	combout => \Inst_RGB|B[2]~20_combout\);

-- Location: M10K_X58_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N0
\Inst_RGB|B[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~13_combout\ = ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datae => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|B[3]~13_combout\);

-- Location: M10K_X69_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode926w\(3),
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N33
\Inst_RGB|B[3]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~14_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout\) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	combout => \Inst_RGB|B[3]~14_combout\);

-- Location: M10K_X41_Y23_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N39
\Inst_RGB|B[3]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~15_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1)) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0))))) ) ) ) # ( !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout\ & ( (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout\))) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	datac => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datad => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	combout => \Inst_RGB|B[3]~15_combout\);

-- Location: M10K_X76_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_2pv3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	portbre => VCC,
	clk0 => \ov7670_pclk~inputCLKENA0_outclk\,
	clk1 => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w\(3),
	ena1 => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout\,
	portadatain => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	portbaddr => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus\);

-- Location: LABCELL_X55_Y19_N54
\Inst_RGB|B[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~12_combout\ = ( \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0)) # (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))) ) ) ) # ( 
-- \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout\) ) ) ) # ( 
-- !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(1) & ( !\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout\ & ( 
-- (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(0) & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portbdataout\,
	datab => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(0),
	datac => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portbdataout\,
	datad => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portbdataout\,
	datae => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(1),
	dataf => \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portbdataout\,
	combout => \Inst_RGB|B[3]~12_combout\);

-- Location: LABCELL_X55_Y19_N24
\Inst_RGB|B[3]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_RGB|B[3]~16_combout\ = ( !\Inst_Address_Generator|val\(16) & ( (\Inst_VGA|activeArea~q\ & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[3]~13_combout\)) # 
-- (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & ((\Inst_RGB|B[3]~12_combout\)))))) ) ) # ( \Inst_Address_Generator|val\(16) & ( ((\Inst_VGA|activeArea~q\ & 
-- ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & (\Inst_RGB|B[3]~14_combout\)) # (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b\(2) & 
-- ((\Inst_RGB|B[3]~15_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001000000110000001100000011000000110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_RGB|ALT_INV_B[3]~13_combout\,
	datab => \Inst_VGA|ALT_INV_activeArea~q\,
	datac => \Inst_RGB|ALT_INV_B[3]~14_combout\,
	datad => \Inst_RGB|ALT_INV_B[3]~15_combout\,
	datae => \Inst_Address_Generator|ALT_INV_val\(16),
	dataf => \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ALT_INV_address_reg_b\(2),
	datag => \Inst_RGB|ALT_INV_B[3]~12_combout\,
	combout => \Inst_RGB|B[3]~16_combout\);

-- Location: LABCELL_X64_Y3_N18
\Inst_VGA|Nblank~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_VGA|Nblank~0_combout\ = ( !\Inst_VGA|Hcnt\(7) & ( \Inst_VGA|Hcnt\(9) & ( (!\Inst_VGA|Hcnt\(8) & (\Inst_VGA|Vcnt[9]~DUPLICATE_q\ & !\Inst_VGA|process_2~0_combout\)) ) ) ) # ( \Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) & ( 
-- (\Inst_VGA|Vcnt[9]~DUPLICATE_q\ & !\Inst_VGA|process_2~0_combout\) ) ) ) # ( !\Inst_VGA|Hcnt\(7) & ( !\Inst_VGA|Hcnt\(9) & ( (\Inst_VGA|Vcnt[9]~DUPLICATE_q\ & !\Inst_VGA|process_2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_VGA|ALT_INV_Hcnt\(8),
	datab => \Inst_VGA|ALT_INV_Vcnt[9]~DUPLICATE_q\,
	datac => \Inst_VGA|ALT_INV_process_2~0_combout\,
	datae => \Inst_VGA|ALT_INV_Hcnt\(7),
	dataf => \Inst_VGA|ALT_INV_Hcnt\(9),
	combout => \Inst_VGA|Nblank~0_combout\);

-- Location: LABCELL_X16_Y1_N12
\Inst_ov7670_controller|sys_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|sys_clk~0_combout\ = ( !\Inst_ov7670_controller|sys_clk~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Inst_ov7670_controller|ALT_INV_sys_clk~q\,
	combout => \Inst_ov7670_controller|sys_clk~0_combout\);

-- Location: FF_X16_Y1_N14
\Inst_ov7670_controller|sys_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|sys_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|sys_clk~q\);

-- Location: LABCELL_X11_Y4_N36
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\);

-- Location: LABCELL_X11_Y4_N21
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ( (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\);

-- Location: LABCELL_X11_Y4_N0
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\ = ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29)))) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & 
-- (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29) & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7))))) ) ) ) # ( \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( !\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) ) ) ) # ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(1) & ( 
-- !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(2) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(30) & !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)))) # (\Inst_ov7670_controller|Inst_i2c_sender|divider\(6) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7)) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011101100110011001100110011001100110011000000110011001101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(30),
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(29),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(1),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(2),
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\);

-- Location: LABCELL_X11_Y4_N48
\Inst_ov7670_controller|Inst_i2c_sender|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\ = ( !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ 
-- (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))))) # (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~1_combout\))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31) & ((((\Inst_ov7670_controller|Inst_i2c_sender|Mux2~2_combout\))))) ) ) # ( 
-- \Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(0) & ( ((!\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6)))))) # 
-- (\Inst_ov7670_controller|Inst_i2c_sender|Mux2~0_combout\ & ((!\Inst_ov7670_controller|Inst_i2c_sender|divider\(7) $ (!\Inst_ov7670_controller|Inst_i2c_sender|divider\(6))) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr\(31))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111011100001111001100110011111111011101000011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~1_combout\,
	datab => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(7),
	datac => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~0_combout\,
	datad => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	datae => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(0),
	dataf => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_divider\(6),
	datag => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_Mux2~2_combout\,
	combout => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\);

-- Location: FF_X11_Y4_N49
\Inst_ov7670_controller|Inst_i2c_sender|sioc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_vga_pll|my_altpll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \Inst_ov7670_controller|Inst_i2c_sender|Mux2~3_combout\,
	asdata => VCC,
	sload => \Inst_ov7670_controller|Inst_i2c_sender|ALT_INV_busy_sr\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_ov7670_controller|Inst_i2c_sender|sioc~q\);

-- Location: IOIBUF_X10_Y0_N92
\ov7670_siod~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ov7670_siod,
	o => \ov7670_siod~input_o\);

-- Location: LABCELL_X10_Y36_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


