# AHB2 UVM Testbench - Tamamen Ã–ÄŸrenme KÄ±lavuzu

## Ä°Ã§erik Tablosu
1. [Mimari Genel BakÄ±ÅŸ](#mimari-genel-bakÄ±ÅŸ)
2. [Dosya YapÄ±sÄ±](#dosya-yapÄ±sÄ±)
3. [BileÅŸen DetaylarÄ±](#bileÅŸen-detaylarÄ±)
4. [Ã‡alÄ±ÅŸtÄ±rma AkÄ±ÅŸÄ±](#Ã§alÄ±ÅŸtÄ±rma-akÄ±ÅŸÄ±)
5. [Ã–rnek Senaryolar](#Ã¶rnek-senaryolar)

---

## Mimari Genel BakÄ±ÅŸ

Bu testbench **AHB (Advanced High-performance Bus)** protokolÃ¼nÃ¼ test etmek iÃ§in Master-Slave mimarisi kullanÄ±r.

### Ãœst Seviye Mimari

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TOP MODULE                            â”‚
â”‚  â€¢ Saat Sinyali Ãœretir (HCLK)                          â”‚
â”‚  â€¢ Interface'i Instantiate Eder                          â”‚
â”‚  â€¢ UVM Test'i Ã‡alÄ±ÅŸtÄ±rÄ±r                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                            â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    AHB INTERFACE                         â”‚
â”‚  â€¢ Master Clocking Block (mdrv_cb, mmon_cb)            â”‚
â”‚  â€¢ Slave Clocking Block (sdrv_cb, smon_cb)             â”‚
â”‚  â€¢ Protokol Sinyalleri                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                            â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TEST HIERARCHY                        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚  BASE_TEST                                       â”‚  â”‚
â”‚  â”‚  â””â”€ ENV (Environment)                           â”‚  â”‚
â”‚  â”‚     â”œâ”€ RESET_AGENT                              â”‚  â”‚
â”‚  â”‚     â”œâ”€ MASTER_AGENT (AHB Master UVC)            â”‚  â”‚
â”‚  â”‚     â”‚  â”œâ”€ Driver                                â”‚  â”‚
â”‚  â”‚     â”‚  â”œâ”€ Monitor                               â”‚  â”‚
â”‚  â”‚     â”‚  â””â”€ Sequencer                             â”‚  â”‚
â”‚  â”‚     â”œâ”€ SLAVE_AGENT (AHB Slave UVC)             â”‚  â”‚
â”‚  â”‚     â”‚  â”œâ”€ Driver                                â”‚  â”‚
â”‚  â”‚     â”‚  â”œâ”€ Monitor                               â”‚  â”‚
â”‚  â”‚     â”‚  â””â”€ Sequencer                             â”‚  â”‚
â”‚  â”‚     â”œâ”€ VIRTUAL_SEQUENCER                        â”‚  â”‚
â”‚  â”‚     â””â”€ COVERAGE                                 â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â”‚                                                          â”‚
â”‚  â””â”€ VIRTUAL_SEQUENCES (Koordine testler)              â”‚
â”‚     â”œâ”€ Reset Sequence                                 â”‚
â”‚     â”œâ”€ Increment Burst Sequence                       â”‚
â”‚     â”œâ”€ Wrap Sequence                                  â”‚
â”‚     â””â”€ Error Response Sequence                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Dosya YapÄ±sÄ±

### 1. **rtl/** - Hardware Interface

```
rtl/ahb_intf.sv
â”œâ”€ AHB Protokol Sinyalleri
â”œâ”€ Master Clocking Block (mdrv_cb, mmon_cb)
â”œâ”€ Slave Clocking Block (sdrv_cb, smon_cb)
â””â”€ Reset Sinyali (HRESETn)
```

**Temel Sinyaller:**
- `HCLK`: Saat
- `HRESETn`: Reset (aktif dÃ¼ÅŸÃ¼k)
- `HADDR[31:0]`: Adres
- `HWRITE`: Okuma/Yazma kontrol
- `HTRANS[1:0]`: Transfer tipi (IDLE=00, BUSY=01, NONSEQ=10, SEQ=11)
- `HBURST[2:0]`: Burst modu (Single=0, INCR=1, WRAP=2-7)
- `HSIZE[2:0]`: Transfer boyutu
- `HWDATA[31:0]`: Master yazma verisi
- `HRDATA[31:0]`: Slave okuma verisi
- `HREADY`: Slave hazÄ±r sinyali
- `HRESP[1:0]`: Slave cevap (OK=00, ERROR=01)

---

### 2. **ahb_master_agent/** - Master UVC (Universal Verification Component)

#### **ahb_mxtn.svh** - Master Transaction SÄ±nÄ±fÄ±
```
Ä°Ã§erik:
â”œâ”€ rand bit reset           â†’ Reset iÅŸlemi
â”œâ”€ rand transfer_t trans_type[]    â†’ Transfer tipleri dizisi
â”œâ”€ rand bit [31:0] address[]       â†’ Adres dizisi
â”œâ”€ rand burst_t burst_mode         â†’ Burst modu
â”œâ”€ rand rw_t read_write           â†’ R/W kontrol
â”œâ”€ rand bit [31:0] write_data[]   â†’ Yazma verisi dizisi
â”œâ”€ resp_t response                â†’ Slave cevabÄ±
â”œâ”€ bit [31:0] read_data           â†’ Okuma verisi
â””â”€ rand bit busy[]                â†’ Busy durumlarÄ±
```

**Constraints (KÄ±sÄ±tlamalar):**
- Burst modu ve boyuta gÃ¶re adres sÄ±nÄ±rlarÄ± belirlenir
- Word boundary gereksinimleri uygulanÄ±r
- 1KB sÄ±nÄ±rÄ± kontrolÃ¼ yapÄ±lÄ±r

#### **ahb_mdriver.svh** - Master Driver
```
GÃ¶rev:
â”œâ”€ Sequencer'dan transaction alÄ±r
â”œâ”€ AHB protokol sinyallerine dÃ¶nÃ¼ÅŸtÃ¼rÃ¼r
â”œâ”€ Interface clocking block (mdrv_cb) Ã¼zerinden sÃ¼rÃ¼cÃ¼
â””â”€ RESET, ERROR RESPONSE gibi Ã¶zel durumlarÄ± iÅŸler
```

**Ana GÃ¶revler:**
- `run_phase()`: ÃœÃ§ ana fork'a sahip
  1. Reset Monitoring
  2. Error Response Detection
  3. Transaction Drive

#### **ahb_mmonitor.svh** - Master Monitor
```
GÃ¶rev:
â”œâ”€ AHB sinyallerini gÃ¶zlemler
â”œâ”€ Transaction'larÄ± yakalamak iÃ§in reconstruct eder
â”œâ”€ GÃ¶zlemlenen transaction'larÄ± analysis port Ã¼zerinden yayÄ±nlar
â””â”€ Reset ve IDLE transaction'larÄ± iÅŸler
```

#### **ahb_mseqr.svh** - Master Sequencer
```
Standart UVM Sequencer
â”œâ”€ Master Driver'a transaction gÃ¶nderir
â””â”€ Virtual Sequencer tarafÄ±ndan kontrol edilir
```

#### **ahb_magent_config.svh** - Master Agent KonfigÃ¼rasyonu
```
KonfigÃ¼rasyon Parametreleri:
â”œâ”€ virtual ahb_intf vif      â†’ Interface referansÄ±
â”œâ”€ is_active                 â†’ UVM_ACTIVE / UVM_PASSIVE
â””â”€ Agent davranÄ±ÅŸÄ±nÄ± kontrol eder
```

#### **ahb_magent.svh** - Master Agent
```
Agent BileÅŸenleri:
â”œâ”€ ahb_mdriver mdriver_h
â”œâ”€ ahb_mmonitor mmonitor_h
â”œâ”€ ahb_mseqr mseqr_h
â”œâ”€ uvm_analysis_port agent_ap
â””â”€ TÃ¼m bileÅŸenleri connect eder
```

#### **ahb_mseqs.svh** - Master Sequence KÃ¼tÃ¼phanesi
```
Sequence TÃ¼rleri:
â”œâ”€ ahb_idle_mseq      â†’ IDLE transaction
â”œâ”€ ahb_incrx_mseq     â†’ Increment burst
â”œâ”€ ahb_wrapx_mseq     â†’ Wrap burst
â”œâ”€ ahb_crt_mseq       â†’ Constantly repeat
â””â”€ ahb_incrbusy_mseq  â†’ Busy duration test
```

---

### 3. **ahb_slave_agent/** - Slave UVC

#### **ahb_sxtn.svh** - Slave Transaction

**Slave Transaction Ã–zellikleri:**
- Master transaction'Ä±n cevabÄ±
- Response Ã§eÅŸitleri (OK, ERROR, SPLIT, RETRY)
- Okuma/yazma verisi
- Timing kontrol

#### **ahb_sdriver.svh** - Slave Driver
```
GÃ¶revler:
â”œâ”€ HREADY sinyalini kontrol eder
â”œâ”€ HRESP sinyalini kontrol eder
â”œâ”€ HRDATA sinyalini kontrol eder (okuma iÃ§in)
â””â”€ Protocol timing'ini saÄŸlar
```

#### **ahb_smonitor.svh** - Slave Monitor
```
GÃ¶zlem:
â”œâ”€ Slave sinyallerini izler
â”œâ”€ Response'u kaydeder
â””â”€ Data transfer'Ä± izler
```

#### **ahb_sagent.svh** - Slave Agent
```
Slave Agent mimarisi Master Agent ile aynÄ±
â”œâ”€ Slave Driver
â”œâ”€ Slave Monitor
â””â”€ Slave Sequencer
```

---

### 4. **reset_agent/** - Reset Agent

```
Basit Agent:
â”œâ”€ Reset Seqencer'dan sequence alÄ±r
â”œâ”€ HRESETn sinyalini kontrol eder
â””â”€ Reset Event'ini yaratÄ±r
```

**Reset SekanslarÄ±:**
- Assert Reset
- De-assert Reset
- Reset Pulse

---

### 5. **ahb_env/** - Environment ve Test KonfigÃ¼rasyonu

#### **env_config.svh** - Environment KonfigÃ¼rasyonu
```
KonfigÃ¼rasyon:
â”œâ”€ Master Agent config
â”œâ”€ Slave Agent config
â”œâ”€ is_active flags
â””â”€ Virtual interface
```

#### **ahb_env.svh** - AHB Environment
```
Build Phase:
â”œâ”€ Configuration database'den config alÄ±r
â”œâ”€ Sub-agent'lar iÃ§in config'i set eder
â”œâ”€ TÃ¼m agent'larÄ± create eder
â””â”€ Coverage collector'Ä± create eder

Connect Phase:
â”œâ”€ Agents'Ä± connect eder
â”œâ”€ Virtual sequencer'a sequencer'larÄ± link eder
â””â”€ Analysis port'larÄ± connect eder
```

#### **ahb_vseqr.svh** - Virtual Sequencer
```
Koordinasyon:
â”œâ”€ reset_seqr_h      â†’ Reset sequencer
â”œâ”€ mseqr_h           â†’ Master sequencer
â””â”€ sseqr_h           â†’ Slave sequencer

Master ve Slave'i koordine eder
```

#### **ahb_vseqs.svh** - Virtual Sequences
```
Synchronize Sekanslar:
â”œâ”€ ahb_reset_vseq        â†’ Reset yapÄ±p bekleme
â”œâ”€ ahb_idle_vseq         â†’ Idle
â”œâ”€ ahb_incrx_vseq        â†’ Master increment gÃ¶nder, Slave cevap ver
â”œâ”€ ahb_wrapx_vseq        â†’ Master wrap gÃ¶nder, Slave cevap ver
â”œâ”€ ahb_crt_vseq          â†’ Constantly repeat transfer
â”œâ”€ ahb_incrbusy_vseq     â†’ BUSY signalling ile increment
â”œâ”€ ahb_ready_vseq        â†’ Ready signalÄ±
â””â”€ ahb_err_vseq          â†’ Error response
```

#### **ahb_coverage.svh** - Coverage Collector
```
GÃ¶zlem NoktalarÄ±:
â”œâ”€ Master signals coverage
â”œâ”€ Slave signals coverage
â”œâ”€ Cross coverage
â””â”€ Interface coverage
```

#### **top.sv** - Top Module
```
GÃ¶revler:
â”œâ”€ HCLK saat sinyali Ã¼retir
â”œâ”€ ahb_intf'i instantiate eder
â”œâ”€ VIF'i config_db'ye yazar
â””â”€ UVM test'i Ã§alÄ±ÅŸtÄ±rÄ±r
```

---

### 6. **ahb_test/** - Test SÄ±nÄ±flarÄ±

#### **ahb_test_pkg.sv** - Test Package
```
Include sÄ±rasÄ±:
â”œâ”€ tb_defs.svh        â†’ Enum ve define'ler
â”œâ”€ Transaction classes
â”œâ”€ Config classes
â”œâ”€ Driver/Monitor classes
â”œâ”€ Agent classes
â”œâ”€ Environment class
â”œâ”€ Sequencer ve Sequences
â”œâ”€ Coverage class
â”œâ”€ Test class
â””â”€ TÃ¼m import'lar
```

#### **tb_defs.svh** - TanÄ±mlamalar
```systemverilog
// Transfer Types
typedef enum bit [1:0] {
    IDLE   = 2'b00,
    BUSY   = 2'b01,
    NONSEQ = 2'b10,
    SEQ    = 2'b11
} transfer_t;

// Burst Modes
typedef enum bit [2:0] {
    SINGLE = 3'b000,
    INCR   = 3'b001,
    WRAP4  = 3'b010,
    ...
} burst_t;

// R/W
typedef enum bit {
    READ  = 1'b0,
    WRITE = 1'b1
} rw_t;

// Response Types
typedef enum bit [1:0] {
    OKAY  = 2'b00,
    ERROR = 2'b01,
    SPLIT = 2'b11,
    RETRY = 2'b10
} resp_t;

// Size Types
typedef enum bit [2:0] {
    BYTE    = 3'b000,
    HALFWORD = 3'b001,
    WORD    = 3'b010,
    ...
} size_t;
```

#### **ahb_base_test.svh** - Base Test SÄ±nÄ±fÄ±
```
Build Phase:
â”œâ”€ env_config create ve konfigure
â”œâ”€ VIF'i config_db'den alÄ±r
â”œâ”€ Master/Slave active flags set eder
â””â”€ env_config'i config_db'ye yazar

Environment create
```

#### **ahb_incrx_test.svh** - Increment Test
```
Test Senaryosu:
â”œâ”€ Reset apply
â””â”€ Master increment sequence, Slave response
```

#### **ahb_wrapx_test.svh** - Wrap Test
```
Test Senaryosu:
â”œâ”€ Reset apply
â””â”€ Master wrap sequence, Slave response
```

#### **ahb_crt_test.svh** - Constantly Repeat Test
```
Test Senaryosu:
â”œâ”€ Reset apply
â””â”€ Master repeatedly sends transactions
```

#### **ahb_incrbusy_test.svh** - Busy Test
```
Test Senaryosu:
â”œâ”€ Reset apply
â””â”€ Master increment with BUSY phase insertion
```

#### **ahb_err_test.svh** - Error Response Test
```
Test Senaryosu:
â”œâ”€ Reset apply
â””â”€ Master request gÃ¶nder, Slave error response ver
```

#### **ahb_reset_test.svh** - Reset Test
```
Test Senaryosu:
â”œâ”€ Normal transaction
â”œâ”€ Reset apply â†’ Transfer iptal
â””â”€ Reset release ve yeni transfer
```

---

## BileÅŸen DetaylarÄ±

### UVM BileÅŸen HiyerarÅŸisi

```
test
â”œâ”€ env
â”‚  â”œâ”€ reset_agent (UVM_ACTIVE)
â”‚  â”‚  â”œâ”€ reset_driver
â”‚  â”‚  â””â”€ reset_sequencer
â”‚  â”‚
â”‚  â”œâ”€ master_agent (UVM_ACTIVE)
â”‚  â”‚  â”œâ”€ ahb_mdriver
â”‚  â”‚  â”œâ”€ ahb_mmonitor â†’ monitor_ap
â”‚  â”‚  â”œâ”€ ahb_mseqr
â”‚  â”‚  â””â”€ agent_ap
â”‚  â”‚
â”‚  â”œâ”€ slave_agent (UVM_ACTIVE)
â”‚  â”‚  â”œâ”€ ahb_sdriver
â”‚  â”‚  â”œâ”€ ahb_smonitor â†’ monitor_ap
â”‚  â”‚  â”œâ”€ ahb_sseqr
â”‚  â”‚  â””â”€ agent_ap
â”‚  â”‚
â”‚  â”œâ”€ ahb_vseqr (Virtual Sequencer)
â”‚  â”‚  â”œâ”€ reset_seqr_h
â”‚  â”‚  â”œâ”€ mseqr_h
â”‚  â”‚  â””â”€ sseqr_h
â”‚  â”‚
â”‚  â”œâ”€ ahb_coverage
â”‚  â”‚  â””â”€ analysis_export
â”‚  â”‚
â”‚  â”œâ”€ ahb_master_ap
â”‚  â””â”€ ahb_slave_ap
â”‚
â””â”€ Sequences
   â”œâ”€ reset_vseq
   â”œâ”€ incrx_vseq
   â”œâ”€ wrapx_vseq
   â””â”€ err_vseq
```

### UVM Phases (AÅŸamalar)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  build_phase                             â”‚
â”‚  â”œâ”€ Component'ler create edilir         â”‚
â”‚  â””â”€ Config database set edilir          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  connect_phase                           â”‚
â”‚  â”œâ”€ Component'ler connect edilir        â”‚
â”‚  â””â”€ Port'lar baÄŸlanÄ±r                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  end_of_elaboration_phase               â”‚
â”‚  â”œâ”€ Hierarchy print edilir              â”‚
â”‚  â””â”€ Setup completion check              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  start_of_simulation_phase              â”‚
â”‚  â”œâ”€ Simulation baÅŸÄ± iÅŸlemleri           â”‚
â”‚  â””â”€ Saat enable                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  run_phase                               â”‚
â”‚  â”œâ”€ Aktif simÃ¼lasyon                    â”‚
â”‚  â”œâ”€ Sequence'ler Ã§alÄ±ÅŸÄ±r                â”‚
â”‚  â””â”€ Transaction'lar transfer edilir     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  post_shutdown_phase                    â”‚
â”‚  â”œâ”€ Son iÅŸlemler                        â”‚
â”‚  â””â”€ Temizlik                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Sequencer - Driver - Monitor AkÄ±ÅŸÄ±

```
SEQUENCER                 DRIVER              INTERFACE
   â”‚                        â”‚                     â”‚
   â”œâ”€ req create â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚                     â”‚
   â”‚                        â”œâ”€ Drive Signals â”€â”€â”€â”€â†’ HADDR
   â”‚                        â”‚                     HWRITE
   â”‚                        â”‚                     HTRANS
   â”‚                        â”‚                     ...
   â”‚                        â”‚
   â”‚                        â”œâ”€â”€â”€â”€ @(posedge HCLK)
   â”‚                        â”‚
   â”‚ â†â”€â”€â”€ item_done â”€â”€â”€â”€â”€â”€â”€â”€â”‚
   â”‚                        â”‚
   â””â”€ req delete

MONITOR
   â”‚
   â”œâ”€ GÃ¶zlem @ clocking block
   â”œâ”€ Transaction reconstruct
   â”œâ”€ XTN create ve doldurma
   â””â”€ monitor_ap.write(xtn)
        â”‚
        â†“
   COVERAGE / SCOREBOARD
   â”œâ”€ Coverage update
   â””â”€ Transaction logging
```

---

## Ã‡alÄ±ÅŸtÄ±rma AkÄ±ÅŸÄ±

### 1. **Simulasyon BaÅŸlangÄ±cÄ±**

```
Top Module BaÅŸlatÄ±lÄ±r
    â†“
HCLK saat Ã¼retilir
    â†“
ahb_intf instantiate edilir
    â†“
VIF config_db'ye yazÄ±lÄ±r
    â†“
run_test() Ã§aÄŸrÄ±lÄ±r
    â†“
UVM Factory oluÅŸturulur
    â†“
Test create edilir
```

### 2. **Build Phase**

```
test::build_phase()
    â”œâ”€ env_config::create() â†’ env_cfg
    â”œâ”€ env_cfg.vif = config_db'den alÄ±nan vif
    â”œâ”€ uvm_config_db::set("env_config", env_cfg)
    â””â”€ ahb_env::create("env", this)
        â”‚
        â””â”€ ahb_env::build_phase()
            â”œâ”€ env_cfg alÄ±nÄ±r config_db'den
            â”œâ”€ master_agent config set edilir
            â”œâ”€ slave_agent config set edilir
            â”œâ”€ reset_agent::create()
            â”œâ”€ ahb_magent::create()
            â”œâ”€ ahb_sagent::create()
            â”œâ”€ ahb_vseqr::create()
            â””â”€ ahb_coverage::create()
                â”‚
                â””â”€ ahb_magent::build_phase()
                    â”œâ”€ config alÄ±nÄ±r
                    â”œâ”€ ahb_mmonitor::create()
                    â”œâ”€ IF is_active: ahb_mdriver::create()
                    â””â”€ IF is_active: ahb_mseqr::create()
```

### 3. **Connect Phase**

```
ahb_env::connect_phase()
â”œâ”€ master_agent.agent_ap â†’ ahb_coverage.analysis_export
â”œâ”€ master_agent.agent_ap â†’ ahb_master_ap
â”œâ”€ slave_agent.agent_ap â†’ ahb_slave_ap
â”œâ”€ vseqr.reset_seqr_h = reset_agent.reset_seqr_h
â”œâ”€ vseqr.mseqr_h = master_agent.mseqr_h (IF ACTIVE)
â””â”€ vseqr.sseqr_h = slave_agent.sseqr_h (IF ACTIVE)
    â”‚
    â””â”€ ahb_magent::connect_phase()
        â”œâ”€ ahb_mmonitor.monitor_ap â†’ agent_ap
        â””â”€ IF is_active:
            ahb_mdriver.seq_item_port â†’ ahb_mseqr.seq_item_export
```

### 4. **Run Phase**

```
test spawn'lar virtual sequence
    â†“
vseq::body()
    â”œâ”€ reset_vseq baÅŸlatÄ±lÄ±r
    â”‚  â”œâ”€ reset_agent sequencer'a eriÅŸir
    â”‚  â”œâ”€ reset seqÃ¼ansÄ± Ã§alÄ±ÅŸtÄ±rÄ±lÄ±r
    â”‚  â””â”€ HRESETn assert/de-assert edilir
    â”‚
    â”œâ”€ master_vseq baÅŸlatÄ±lÄ±r (parallel)
    â”‚  â”œâ”€ ahb_mseqr'e eriÅŸir
    â”‚  â”œâ”€ master sequence create edilir
    â”‚  â”œâ”€ sequence::start(sequencer)
    â”‚  â”‚  â”œâ”€ sequencer.randomize()
    â”‚  â”‚  â””â”€ sequencer'a send edilir
    â”‚  â”‚
    â”‚  â””â”€ driver::run_phase()
    â”‚     â”œâ”€ seq_item_port.get_next_item(req) â€” transaction alÄ±nÄ±r
    â”‚     â”œâ”€ drive() task â†’ interface sinyallere dÃ¶nÃ¼ÅŸtÃ¼rÃ¼lÃ¼r
    â”‚     â”œâ”€ @(clocking_block) â€” timing kontrol
    â”‚     â””â”€ seq_item_port.item_done(req)
    â”‚
    â”œâ”€ slave_vseq baÅŸlatÄ±lÄ±r (parallel)
    â”‚  â”œâ”€ ahb_sseqr'e eriÅŸir
    â”‚  â”œâ”€ slave sequence create edilir
    â”‚  â”œâ”€ sequence::start(sequencer)
    â”‚  â”‚
    â”‚  â””â”€ slave_driver::run_phase()
    â”‚     â”œâ”€ slave seqÃ¼ansÄ±ndan req alÄ±nÄ±r
    â”‚     â”œâ”€ HREADY, HRESP, HRDATA sinyallerini kontrol eder
    â”‚     â””â”€ Timing ile response verir
    â”‚
    â””â”€ monitor'lar Ã§alÄ±ÅŸÄ±r (parallel)
       â”œâ”€ master_monitor::run_phase()
       â”‚  â”œâ”€ Interface sinyalleri gÃ¶zlemler
       â”‚  â”œâ”€ Transaction reconstruct eder
       â”‚  â”œâ”€ monitor_ap.write(xtn)
       â”‚  â””â”€ Coverage ve Scoreboard'a ulaÅŸÄ±r
       â”‚
       â””â”€ slave_monitor::run_phase()
          â”œâ”€ Interface sinyalleri gÃ¶zlemler
          â””â”€ Response transaction'Ä± yakalamÄ±ÅŸ olur
```

### 5. **Transaction Flow (DetaylÄ±)**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ MASTER SIDE - WRITE TRANSACTION                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

T0: ahb_incrx_mseq::body()
    req = ahb_mxtn::type_id::create()
    req.randomize() with {
        burst_mode == INCR;
        read_write == WRITE;
        address[0] == 32'h1000;
        write_data = {32'h11223344, 32'h55667788, ...}
    }
    start_item(req)
        â”‚
        â””â”€ sequencer'dan master_driver'a iletilir

T1: master_driver::drive()
    â€¢ First beat:
      HADDR â† 32'h1000
      HWRITE â† WRITE
      HTRANS â† NONSEQ
      HBURST â† INCR
      HSIZE â† WORD
    
    â€¢ Wait for HREADY
    
    â€¢ Subsequent beats:
      HADDR â† 32'h1004, 32'h1008, ...
      HTRANS â† SEQ
      HWDATA â† yazma verisi

T2: master_monitor::run_phase()
    @posedge HCLK: HTRANS gÃ¶zlenir
    
    IF NONSEQ:
        burst_mode, size, r/w, address kaydedilir
    
    IF SEQ:
        address update edilir
        data captured edilir
    
    IF IDLE:
        transaction bitir, monitor_ap.write() yap

T3: COVERAGE
    master_monitor'un monitor_ap'Ä± coverage'a baÄŸlÄ±
    coverage::analysis_imp_write()
        cross_coverage.sample() ile coverage update edilir

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ SLAVE SIDE - RESPONSE                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

T1: slave_driver
    HREADY kontrol eder
    â€¢ Default: HREADY = 1 (slave ready)
    â€¢ Insert wait: HREADY = 0 (slave busy)
    â€¢ After N cycles: HREADY = 1 (data ready)

T2: slave_driver (READ case)
    HRDATA â† okuma verisi
    HRESP â† OKAY (2'b00) veya ERROR (2'b01)

T3: slave_monitor
    HRDATA ve HRESP gÃ¶zlemler
    Slave transaction'Ä± reconstruct eder
    slave_agent_ap.write() ile yayÄ±nlar
```

---

## Ã–rnek Senaryolar

### Senaryo 1: Basit WRITE Transaction (INCR, Single Beat)

```systemverilog
// Virtual Sequence (Koordine)
class ahb_simple_write_vseq extends uvm_sequence;
    task body();
        // 1. Master tarafÄ±: WRITE komutu gÃ¶nder
        ahb_simple_mseq mseq = ahb_simple_mseq::type_id::create();
        mseq.start(vseqr.mseqr_h);  // Master sequencer'a baÅŸlat
        
        // 2. Slave tarafÄ±: Response ver
        ahb_simple_sseq sseq = ahb_simple_sseq::type_id::create();
        sseq.start(vseqr.sseqr_h);  // Slave sequencer'a baÅŸlat
    endtask
endclass

// Master Sequence
class ahb_simple_mseq extends uvm_sequence#(ahb_mxtn);
    task body();
        req = ahb_mxtn::type_id::create("req");
        start_item(req);
        
        // WRITE transaction oluÅŸtur
        assert(req.randomize() with {
            read_write == WRITE;      // Write operation
            burst_mode == INCR;       // Increment mode
            address[0] == 32'h1000;   // Sabit adres
            write_data[0] == 32'hDEADBEEF;
            trans_type[0] == NONSEQ;  // Non-sequential transfer
        });
        
        finish_item(req);
    endtask
endclass

// Slave Sequence
class ahb_simple_sseq extends uvm_sequence#(ahb_sxtn);
    task body();
        req = ahb_sxtn::type_id::create("req");
        start_item(req);
        
        // WRITE response
        assert(req.randomize() with {
            response == OKAY;    // Success response
            ready_delay == 0;    // No wait
        });
        
        finish_item(req);
    endtask
endclass

// Timeline
Saat    Master                   Slave           Interface
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0      NONSEQ, W, INCR,         Wait for req    HADDR=1000
        addr=1000,                               HWRITE=1
        size=WORD                                HTRANS=10
                                                 HBURST=001
        
T1      SEQ, IDLE               Ready, OK        HREADY=1
        addr=1004,                               HRESP=00
        Write data ready                         HWDATA=DEADBEEF

T2      -                        -                Transaction
                                                 complete
```

### Senaryo 2: INCR Burst ile READ (4-beat)

```
Timeline:
Clock  HADDR       HTRANS  HBURST  HWDATA    HREADY  HRDATA
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0     0x1000      NONSEQ  INCR    ----      1       ----
T1     0x1004      SEQ     INCR    ----      1       data0 (from T0)
T2     0x1008      SEQ     INCR    ----      1       data1 (from T1)
T3     0x100C      SEQ     INCR    ----      1       data2 (from T2)
T4     0x1010      IDLE    0       ----      1       data3 (from T3)
```

### Senaryo 3: BUSY Insertions

```
Clock  HTRANS  HADDR   Ready  Event
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0     NONSEQ  0x1000  0      Slave baÅŸta hazÄ±r deÄŸil
T1     BUSY    0x1000  0      Master bekleme inserti
T2     NONSEQ  0x1004  1      Slave ready, yeni adres
T3     SEQ     0x1008  1      Devam
T4     IDLE    -       1      Son
```

### Senaryo 4: ERROR Response

```
Clock  HTRANS  HADDR   Data    HREADY  HRESP   Event
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0     NONSEQ  0x1000  ----    1       OK      Request
T1     SEQ     0x1004  ----    1       OK      Devam
T2     SEQ     0x1008  ----    0       ERROR   Error! Slave tutuklandÄ±
T3     IDLE    -       ----    1       OK      Master IDLE gÃ¶nder
```

### Senaryo 5: WRAP Burst

```
BaÅŸlangÄ±Ã§ Adresi: 0x1008, Burst Mode: WRAP4, Size: WORD
Adresler wrap around yapacak.

Clock  HADDR       Event
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0     0x1008      Start
T1     0x100C      +4
T2     0x1000      Wrap! (4 beat sÄ±nÄ±rÄ±nda)
T3     0x1004      Devam
T4     0x1008      Tekrar wrap
```

---

## Kod Okuma Rehberi

### 1. Test Ã‡alÄ±ÅŸtÄ±rÄ±rken Ne Olur?

```
$ make test_incrx

1. Makefile compile.f dosyasÄ±ndan tÃ¼m .sv ve .svh dosyalarÄ± compile eder
2. Simulasyon baÅŸlatÄ±lÄ±r (Vivado Simulator)
3. top.sv module'u load edilir
4. UVM components build edilir
5. Connections yapÄ±lÄ±r
6. Virtual sequence baÅŸlat
7. Transactions flow'u
8. SimÃ¼lasyon bitiÅŸ
9. Coverage report generate
10. Waveform file (.vcd) kaydedilir
```

### 2. Test Package Compilation Order

```systemverilog
// ahb_test_pkg.sv iÃ§inde include sÄ±rasÄ± Ã‡OOOOK Ã¶nemli!

`include "tb_defs.svh"              // Enum tanÄ±mlarÄ±
`include "ahb_mxtn.svh"             // Master XTN
`include "ahb_sxtn.svh"             // Slave XTN
`include "ahb_magent_config.svh"    // Master config
`include "ahb_sagent_config.svh"    // Slave config
`include "env_config.svh"           // Env config

`include "ahb_mdriver.svh"          // Master driver
`include "ahb_mmonitor.svh"         // Master monitor
`include "ahb_mseqr.svh"            // Master sequencer
`include "ahb_mseqs.svh"            // Master sequences
`include "ahb_magent.svh"           // Master agent

`include "ahb_sdriver.svh"          // Slave driver
`include "ahb_smonitor.svh"         // Slave monitor
`include "ahb_sseqr.svh"            // Slave sequencer
`include "ahb_sseqs.svh"            // Slave sequences
`include "ahb_sagent.svh"           // Slave agent

`include "reset_seqs.svh"           // Reset sequences
`include "reset_driver.svh"         // Reset driver
`include "reset_seqr.svh"           // Reset sequencer
`include "reset_agent.svh"          // Reset agent

`include "ahb_vseqr.svh"            // Virtual sequencer
`include "ahb_vseqs.svh"            // Virtual sequences
`include "ahb_coverage.svh"         // Coverage

`include "ahb_env.svh"              // Environment
`include "ahb_base_test.svh"        // Base test
`include "ahb_incrx_test.svh"       // Specific tests
// ... diÄŸer test'ler
```

### 3. Debuglama Ä°Ã§in Ä°puÃ§larÄ±

```systemverilog
// UVM messaging levels
`uvm_info(...)      // Normal bilgi (UVM_MEDIUM)
`uvm_warning(...)   // UyarÄ±
`uvm_error(...)     // Hata (test baÅŸarÄ±sÄ±z olmaz)
`uvm_fatal(...)     // Kritik hata (test immediate fails)

// Debugging aktif hale getir
+UVM_VERBOSITY=UVM_FULL

// Transaction print
req.print()         // Transaction'Ä± ekrana yaz

// Hierarchy print
test.print()        // Component hiyerarÅŸisini yaz

// Clocking block debugging
$timeformat(-9, 2, " ns")
$display("@%t: HADDR=%h, HWRITE=%b", $time, vif.HADDR, vif.HWRITE);
```

---

## Ã–zet

Bu AHB2 testbench ÅŸunlarÄ± gÃ¶sterir:

âœ… **Master-Slave Protocol Testing**
- Master transactions gÃ¶nderir
- Slave responses verir
- Full-duplex communication

âœ… **UVM Best Practices**
- Configuration-driven test setup
- Reusable agent architecture
- Virtual sequencing for test coordination
- Analysis port usage for coverage

âœ… **Protocol Specifics**
- Burst modes (INCR, WRAP)
- HREADY (slave ready) signaling
- HRESP (error responses)
- Address alignment constraints

âœ… **Test Scenarios**
- Normal operations
- Error conditions
- Busy insertions
- Reset scenarios

---

## Ä°leri Ã–ÄŸrenme KaynaklarÄ±

1. **UVM User Guide** - UVM specification
2. **AHB Protocol Documentation** - ARM AMBA specs
3. **SystemVerilog LRM** - Language specification
4. Bu projedeki her dosyayÄ± satÄ±r satÄ±r oku
5. Waveform'u Vivado Wave Viewer'da aÃ§ ve gÃ¶zlemle

BaÅŸarÄ±lar! ğŸš€
