// Seed: 2799598628
module module_0 (
    output uwire id_0
    , id_14,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    output wand id_4,
    input wire id_5,
    output tri id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wor id_12
);
  assign id_8 = id_11;
  always_latch if (1) #0 #1 id_0 = id_14;
  assign id_0 = 1 + id_5;
  wire id_15;
  tri1 id_16, id_17 = id_2;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output logic id_2,
    input supply0 id_3,
    output wor id_4
);
  always begin
    id_2 <= 1;
    if ("");
    else id_2 = 1;
    $display(1'b0);
  end
  wire id_6;
  module_0(
      id_1, id_0, id_0, id_3, id_1, id_3, id_4, id_3, id_1, id_3, id_3, id_0, id_3
  );
endmodule
