vendor_name = ModelSim
source_file = 1, C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab5/Lab5-1/Parity_Check.v
source_file = 1, C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab5/Lab5-1/db/Parity_Check.cbx.xml
design_name = Parity_Check
instance = comp, \Qout~output , Qout~output, Parity_Check, 1
instance = comp, \clk~input , clk~input, Parity_Check, 1
instance = comp, \Din~input , Din~input, Parity_Check, 1
instance = comp, \CS~0 , CS~0, Parity_Check, 1
instance = comp, \rst~input , rst~input, Parity_Check, 1
