# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../baud_rate_generator.srcs/sources_1/new/baud_rate_generator.vhd" \

# Do not sort compile order
nosort
