#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 10 07:21:16 2021
# Process ID: 10344
# Current directory: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9136 C:\Users\u2012758\OneDrive - University of Warwick\Work\es2e3\coursework\vga_output\vga_output.xpr
# Log file: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vivado.log
# Journal file: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output'
INFO: [Project 1-313] Project file moved from 'H:/Documents/coursework/vga_output' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.656 ; gain = 209.012
update_compile_order -fileset sources_1
reset_run synth_1
reset_run charis_rom_synth_1
reset_run banner_rom_synth_1
reset_run wall_rom_synth_1
reset_run target_rom_synth_1
reset_run cannon_45_rom_synth_1
reset_run cannon_30_rom_synth_1
reset_run cannon_60_rom_synth_1
reset_run cannonball_rom_synth_1
reset_run pwr_rom_synth_1
reset_run start_rom_synth_1
reset_run end_rom_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timer_rom'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP timer_rom, cache-ID = 69260e19bc1cf556; cache size = 12.176 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'timerframe_rom'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP timerframe_rom, cache-ID = 9c0384e418b7c2ad; cache size = 12.176 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'charis_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'banner_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wall_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'target_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cannon_45_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cannon_30_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cannon_60_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cannonball_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pwr_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'start_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'end_rom'...
[Fri Dec 10 07:22:49 2021] Launched charis_rom_synth_1, banner_rom_synth_1, wall_rom_synth_1, target_rom_synth_1, cannon_45_rom_synth_1, cannon_30_rom_synth_1, cannon_60_rom_synth_1, cannonball_rom_synth_1, pwr_rom_synth_1, start_rom_synth_1, end_rom_synth_1, synth_1...
Run output will be captured here:
charis_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/charis_rom_synth_1/runme.log
banner_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/banner_rom_synth_1/runme.log
wall_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/wall_rom_synth_1/runme.log
target_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/target_rom_synth_1/runme.log
cannon_45_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/cannon_45_rom_synth_1/runme.log
cannon_30_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/cannon_30_rom_synth_1/runme.log
cannon_60_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/cannon_60_rom_synth_1/runme.log
cannonball_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/cannonball_rom_synth_1/runme.log
pwr_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/pwr_rom_synth_1/runme.log
start_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/start_rom_synth_1/runme.log
end_rom_synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/end_rom_synth_1/runme.log
synth_1: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 07:22:51 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1085.723 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0EE24A
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 07:41:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 07:41:48 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 07:46:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 07:46:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 07:59:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:02:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:03:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:05:52 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:09:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 08:09:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/sprites/cannonball.coe' provided. It will be converted relative to IP Instance files '../../../../../sprites/cannonball.coe'
set_property -dict [list CONFIG.Coe_File {c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/sprites/cannonball.coe}] [get_ips cannonball_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/sprites/cannonball.coe' provided. It will be converted relative to IP Instance files '../../../../../sprites/cannonball.coe'
generate_target all [get_files  {{C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannonball_rom/cannonball_rom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cannonball_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cannonball_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cannonball_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'cannonball_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cannonball_rom'...
catch { config_ip_cache -export [get_ips -all cannonball_rom] }
export_ip_user_files -of_objects [get_files {{C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannonball_rom/cannonball_rom.xci}}] -no_script -sync -force -quiet
reset_run cannonball_rom_synth_1
launch_runs -jobs 8 cannonball_rom_synth_1
[Fri Dec 10 08:13:14 2021] Launched cannonball_rom_synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/cannonball_rom_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/cannonball_rom/cannonball_rom.xci}}] -directory {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.ip_user_files} -ipstatic_source_dir {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.cache/compile_simlib/modelsim} {questa=C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.cache/compile_simlib/questa} {riviera=C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.cache/compile_simlib/riviera} {activehdl=C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:16:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 08:16:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timer_rom/timer_rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.srcs/sources_1/ip/timerframe_rom/timerframe_rom.xci' is already up-to-date
[Fri Dec 10 08:22:56 2021] Launched synth_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/synth_1/runme.log
[Fri Dec 10 08:22:56 2021] Launched impl_1...
Run output will be captured here: C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/u2012758/OneDrive - University of Warwick/Work/es2e3/coursework/vga_output/vga_output.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 08:52:28 2021...
