LIBRARY ieee;
USE ieee.STD_LOGIC_1164.all;
USE ieee.std_logic_signed.all;

ENTITY exh_reg_vhdl IS
	PORT(Input			:IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		  Clock			:IN STD_LOGIC;
		  Output			:OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
	 End exh_reg_vhdl;