// Seed: 2027829636
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    input uwire id_3,
    input uwire void id_4#(
        .id_27(1),
        .id_28(1),
        .sum  (1),
        .id_29(1),
        .id_30(-1)
    ),
    input wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    output wor id_11,
    output supply1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input supply0 id_15
    , id_31,
    input supply1 id_16,
    input uwire id_17,
    input supply0 id_18,
    input wire id_19,
    output supply0 id_20,
    output tri0 id_21,
    output tri1 id_22,
    output wand id_23,
    input tri id_24,
    output supply0 id_25
);
  assign id_9 = ~1 == -1 ^ 1;
  logic id_32;
  module_0 modCall_1 ();
  tri id_33 = -1;
  nand primCall (
      id_1,
      id_10,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_24,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_4,
      id_5,
      id_6
  );
  logic id_34;
  ;
endmodule
