\section{Problems}

\subsection{Loading the design on to the FPGA}
\label{subsec:uploadproblems}

As we were about to test our design on the FPGA, some problems arised. We were
unable to generate a functional .bit file, as whenever we tried to upload it to
the FPGA, 
