--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26469509134 paths analyzed, 30246 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.992ns.
--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[13].div_pipe_instance/newY_t_32 (SLICE_X39Y44.CIN), 60039672 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[12].div_pipe_instance/newX_2 (FF)
  Destination:          frac/gen_loop[13].div_pipe_instance/newY_t_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.996ns (Levels of Logic = 10)
  Clock Path Skew:      0.039ns (1.153 - 1.114)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[12].div_pipe_instance/newX_2 to frac/gen_loop[13].div_pipe_instance/newY_t_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.AMUX    Tshcko                0.463   frac/stage_x<13><7>
                                                       frac/gen_loop[12].div_pipe_instance/newX_2
    SLICE_X27Y43.B5      net (fanout=19)       1.930   frac/stage_x<13><2>
    SLICE_X27Y43.CMUX    Topbc                 0.662   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_lut<4>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
    SLICE_X31Y43.B6      net (fanout=1)        0.418   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_85
    SLICE_X31Y43.DMUX    Topbd                 0.711   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_lut<5>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
    SLICE_X33Y43.B1      net (fanout=1)        0.587   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_109
    SLICE_X33Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_lut<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.BMUX    Tcinb                 0.358   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
    SLICE_X36Y41.B1      net (fanout=2)        0.746   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1412
    SLICE_X36Y41.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_lut<14>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.BMUX    Tcinb                 0.358   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
    SLICE_X37Y42.B2      net (fanout=2)        0.618   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1814
    SLICE_X37Y42.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_lut<18>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.DMUX    Tcind                 0.371   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
    SLICE_X39Y43.B1      net (fanout=2)        0.614   frac/gen_loop[13].div_pipe_instance/n0061<24>
    SLICE_X39Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_lut<26>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CLK     Tcinck                0.124   frac/gen_loop[13].div_pipe_instance/newY_t<32>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_xor<31>
                                                       frac/gen_loop[13].div_pipe_instance/newY_t_32
    -------------------------------------------------  ---------------------------
    Total                                      9.996ns (5.083ns logic, 4.913ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[12].div_pipe_instance/newX_2 (FF)
  Destination:          frac/gen_loop[13].div_pipe_instance/newY_t_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.979ns (Levels of Logic = 10)
  Clock Path Skew:      0.039ns (1.153 - 1.114)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[12].div_pipe_instance/newX_2 to frac/gen_loop[13].div_pipe_instance/newY_t_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.AMUX    Tshcko                0.463   frac/stage_x<13><7>
                                                       frac/gen_loop[12].div_pipe_instance/newX_2
    SLICE_X27Y43.B5      net (fanout=19)       1.930   frac/stage_x<13><2>
    SLICE_X27Y43.CMUX    Topbc                 0.662   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_lut<4>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
    SLICE_X31Y43.B6      net (fanout=1)        0.418   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_85
    SLICE_X31Y43.DMUX    Topbd                 0.711   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_lut<5>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
    SLICE_X33Y43.B1      net (fanout=1)        0.587   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_109
    SLICE_X33Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_lut<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.AMUX    Tcina                 0.286   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
    SLICE_X36Y41.A2      net (fanout=2)        0.818   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1312
    SLICE_X36Y41.COUT    Topcya                0.492   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_lut<13>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.BMUX    Tcinb                 0.358   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
    SLICE_X37Y42.B2      net (fanout=2)        0.618   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1814
    SLICE_X37Y42.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_lut<18>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.DMUX    Tcind                 0.371   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
    SLICE_X39Y43.B1      net (fanout=2)        0.614   frac/gen_loop[13].div_pipe_instance/n0061<24>
    SLICE_X39Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_lut<26>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CLK     Tcinck                0.124   frac/gen_loop[13].div_pipe_instance/newY_t<32>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_xor<31>
                                                       frac/gen_loop[13].div_pipe_instance/newY_t_32
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (4.994ns logic, 4.985ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frac/gen_loop[12].div_pipe_instance/newX_2 (FF)
  Destination:          frac/gen_loop[13].div_pipe_instance/newY_t_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.946ns (Levels of Logic = 10)
  Clock Path Skew:      0.039ns (1.153 - 1.114)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frac/gen_loop[12].div_pipe_instance/newX_2 to frac/gen_loop[13].div_pipe_instance/newY_t_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.AMUX    Tshcko                0.463   frac/stage_x<13><7>
                                                       frac/gen_loop[12].div_pipe_instance/newX_2
    SLICE_X27Y43.B5      net (fanout=19)       1.930   frac/stage_x<13><2>
    SLICE_X27Y43.DMUX    Topbd                 0.711   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_lut<4>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd5_cy<6>
    SLICE_X31Y43.C4      net (fanout=1)        0.529   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_95
    SLICE_X31Y43.DMUX    Topcd                 0.501   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_lut<6>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd9_cy<7>
    SLICE_X33Y43.B1      net (fanout=1)        0.587   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_109
    SLICE_X33Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_lut<7>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<9>
    SLICE_X33Y44.BMUX    Tcinb                 0.358   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd12_cy<13>
    SLICE_X36Y41.B1      net (fanout=2)        0.746   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1412
    SLICE_X36Y41.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_lut<14>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<16>
    SLICE_X36Y42.BMUX    Tcinb                 0.358   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd14_cy<20>
    SLICE_X37Y42.B2      net (fanout=2)        0.618   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd_1814
    SLICE_X37Y42.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_lut<18>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<20>
    SLICE_X37Y43.DMUX    Tcind                 0.371   frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
                                                       frac/gen_loop[13].div_pipe_instance/Mmult_n0061_Madd15_cy<24>
    SLICE_X39Y43.B1      net (fanout=2)        0.614   frac/gen_loop[13].div_pipe_instance/n0061<24>
    SLICE_X39Y43.COUT    Topcyb                0.509   frac/gen_loop[13].div_pipe_instance/newY_t<29>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_lut<26>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CIN     net (fanout=1)        0.000   frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_cy<28>
    SLICE_X39Y44.CLK     Tcinck                0.124   frac/gen_loop[13].div_pipe_instance/newY_t<32>
                                                       frac/gen_loop[13].div_pipe_instance/Madd_n0069_Madd_xor<31>
                                                       frac/gen_loop[13].div_pipe_instance/newY_t_32
    -------------------------------------------------  ---------------------------
    Total                                      9.946ns (4.922ns logic, 5.024ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X0Y16.ADDRBWRADDRL14), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (1.184 - 1.205)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_7 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y126.DQ            Tcko                  0.341   vga_sync_unit/v_count_reg<7>
                                                              vga_sync_unit/v_count_reg_7
    DSP48_X1Y50.A7              net (fanout=4)        0.424   vga_sync_unit/v_count_reg<7>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRL14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKL     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.931ns (4.602ns logic, 5.329ns route)
                                                              (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_8 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (1.184 - 1.207)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_8 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y127.AQ            Tcko                  0.341   vga_sync_unit/v_count_reg<9>
                                                              vga_sync_unit/v_count_reg_8
    DSP48_X1Y50.A8              net (fanout=4)        0.419   vga_sync_unit/v_count_reg<8>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRL14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKL     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.926ns (4.602ns logic, 5.324ns route)
                                                              (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (1.184 - 1.204)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_3 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y125.DQ            Tcko                  0.341   vga_sync_unit/v_count_reg<3>
                                                              vga_sync_unit/v_count_reg_3
    DSP48_X1Y50.A3              net (fanout=4)        0.411   vga_sync_unit/v_count_reg<3>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRL14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKL     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.918ns (4.602ns logic, 5.316ns route)
                                                              (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X0Y16.ADDRBWRADDRU14), 155 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (1.184 - 1.205)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_7 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y126.DQ            Tcko                  0.341   vga_sync_unit/v_count_reg<7>
                                                              vga_sync_unit/v_count_reg_7
    DSP48_X1Y50.A7              net (fanout=4)        0.424   vga_sync_unit/v_count_reg<7>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRU14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKU     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.931ns (4.602ns logic, 5.329ns route)
                                                              (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_8 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (1.184 - 1.207)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_8 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y127.AQ            Tcko                  0.341   vga_sync_unit/v_count_reg<9>
                                                              vga_sync_unit/v_count_reg_8
    DSP48_X1Y50.A8              net (fanout=4)        0.419   vga_sync_unit/v_count_reg<8>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRU14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKU     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.926ns (4.602ns logic, 5.324ns route)
                                                              (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (1.184 - 1.204)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_sync_unit/v_count_reg_3 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X61Y125.DQ            Tcko                  0.341   vga_sync_unit/v_count_reg<3>
                                                              vga_sync_unit/v_count_reg_3
    DSP48_X1Y50.A3              net (fanout=4)        0.411   vga_sync_unit/v_count_reg<3>
    DSP48_X1Y50.P0              Tdspdo_A_P_MULT       2.823   bitmap/Maddsub_n0015
                                                              bitmap/Maddsub_n0015
    SLICE_X52Y126.A2            net (fanout=1)        0.828   bitmap/Maddsub_n0015_0
    SLICE_X52Y126.COUT          Topcya                0.492   bitmap/Maddsub_n0015_Madd_cy<3>
                                                              bitmap/Maddsub_n0015_Madd_lut<0>
                                                              bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<3>
    SLICE_X52Y127.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<7>
                                                              bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<7>
    SLICE_X52Y128.COUT          Tbyp                  0.089   bitmap/Maddsub_n0015_Madd_cy<11>
                                                              bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CIN           net (fanout=1)        0.000   bitmap/Maddsub_n0015_Madd_cy<11>
    SLICE_X52Y129.CMUX          Tcinc                 0.326   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                              bitmap/Maddsub_n0015_Madd_cy<15>
    RAMB36_X0Y16.ADDRBWRADDRU14 net (fanout=110)      4.077   bitmap/addr_r<14>
    RAMB36_X0Y16.CLKBWRCLKU     Trcck_ADDRB           0.442   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                              bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    --------------------------------------------------------  ---------------------------
    Total                                             9.918ns (4.602ns logic, 5.316ns route)
                                                              (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y24.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[62].div_pipe_instance/newDiv_5 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.798 - 0.499)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[62].div_pipe_instance/newDiv_5 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y122.BQ        Tcko                  0.164   n0011<5>
                                                          frac/gen_loop[62].div_pipe_instance/newDiv_5
    RAMB36_X1Y24.DIADI0     net (fanout=19)       0.433   n0011<5>
    RAMB36_X1Y24.CLKARDCLKL Trckd_DIA   (-Th)     0.296   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         0.301ns (-0.132ns logic, 0.433ns route)
                                                          (-43.9% logic, 143.9% route)

--------------------------------------------------------------------------------

Paths for end point bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAMB36_X1Y24.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[62].div_pipe_instance/newDiv_5 (FF)
  Destination:          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.798 - 0.499)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[62].div_pipe_instance/newDiv_5 to bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y122.BQ        Tcko                  0.164   n0011<5>
                                                          frac/gen_loop[62].div_pipe_instance/newDiv_5
    RAMB36_X1Y24.DIADI1     net (fanout=19)       0.433   n0011<5>
    RAMB36_X1Y24.CLKARDCLKU Trckd_DIA   (-Th)     0.296   bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
                                                          bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
    ----------------------------------------------------  ---------------------------
    Total                                         0.301ns (-0.132ns logic, 0.433ns route)
                                                          (-43.9% logic, 143.9% route)

--------------------------------------------------------------------------------

Paths for end point frac/gen_loop[3].div_pipe_instance/newX_4 (SLICE_X13Y150.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frac/gen_loop[3].div_pipe_instance/Maddsub_x_sqr (DSP)
  Destination:          frac/gen_loop[3].div_pipe_instance/newX_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.276ns (0.872 - 0.596)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frac/gen_loop[3].div_pipe_instance/Maddsub_x_sqr to frac/gen_loop[3].div_pipe_instance/newX_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y59.P16      Tdspcko_P_PREG        0.126   frac/gen_loop[3].div_pipe_instance/Maddsub_x_sqr
                                                       frac/gen_loop[3].div_pipe_instance/Maddsub_x_sqr
    SLICE_X13Y150.B5     net (fanout=1)        0.214   frac/gen_loop[3].div_pipe_instance/newX_t<4>
    SLICE_X13Y150.CLK    Tah         (-Th)     0.058   frac/stage_x<4><7>
                                                       frac/gen_loop[3].div_pipe_instance/newX_t[33]_newX_t[27]_wide_mux_18_OUT<16>1
                                                       frac/gen_loop[3].div_pipe_instance/newX_4
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.068ns logic, 0.214ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKA)
  Physical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Logical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Logical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.859ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.141ns (467.071MHz) (Trper_CLKB)
  Physical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Logical resource: bitmap/mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    9.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 26469509134 paths, 0 nets, and 137694 connections

Design statistics:
   Minimum period:   9.992ns{1}   (Maximum frequency: 100.080MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 16:07:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1484 MB



