
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086184                       # Number of seconds simulated
sim_ticks                                 86184202500                       # Number of ticks simulated
final_tick                                86184202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111919                       # Simulator instruction rate (inst/s)
host_op_rate                                   129758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48636293                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669284                       # Number of bytes of host memory used
host_seconds                                  1772.01                       # Real time elapsed on the host
sim_insts                                   198322171                       # Number of instructions simulated
sim_ops                                     229933525                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          272128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          345280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       846720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1464128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       272128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        272128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3157516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4006303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       9824538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16988357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3157516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3157516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           98765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                98765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           98765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3157516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4006303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      9824538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17087122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        133                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1461760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1464128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   86184089000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  133                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.654624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.635681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.124927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3128     54.07%     54.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1205     20.83%     74.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          294      5.08%     79.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          130      2.25%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119      2.06%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           81      1.40%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           46      0.80%     86.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      0.86%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          732     12.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3716.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    670.280820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6357.975320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511             3     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     66.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1771533484                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2199783484                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     77562.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96312.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        16.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17087                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      60                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3745505.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23469180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12466575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91299180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 516780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2754201840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            635425170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            174087840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5627651610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4299732000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15315906075                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28935232680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            335.737082                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          84336311414                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    357379000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1172962000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  60797776750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11197264046                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     317495836                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12341324868                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17892840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9487500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71778420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                   5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1828554000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            426545820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            114241920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3828110310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2832805440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      17072590530                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            26202332400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            304.027091                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          84950168997                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    232560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     778642000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  69178489500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7377106935                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     222482253                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8394921812                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                50169635                       # Number of BP lookups
system.cpu.branchPred.condPredicted          28741650                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3341010                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             28198359                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22903766                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.223755                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7854278                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             327061                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2417009                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2214399                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           202610                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       228400                       # Number of mispredicted indirect branches.
system.cpu.branchPred.allExpertsWrong          830742                       # Number of times all experts voted incorrectly.
system.cpu.branchPred.allExpertsRight        22700233                       # Number of times all experts voted correctly.
system.cpu.branchPred.lowWeightExpertsWon       176369                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu.branchPred.oneCorrectExpert        1320852                       # Number of times when there is a single correct expert on a mispredict.
system.cpu.branchPred.twoCorrectExpert         695026                       # Number of times when there are two correct experts on a mispredict.
system.cpu.branchPred.threeCorrectExpert            1                       # Number of times when there are three correct experts on a mispredict.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        172368406                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4718292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      285024156                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    50169635                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           32972443                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     163665056                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6705414                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1002                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         9826                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  98074621                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 53998                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          171751195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925145                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.043640                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13654599      7.95%      7.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 59480003     34.63%     42.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 24683897     14.37%     56.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 73932696     43.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            171751195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.291061                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.653575                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12104903                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16885399                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 133996729                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5475284                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                3288880                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             21054861                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 67161                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              299920441                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              13823434                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                3288880                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24198864                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9677525                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         504966                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 127100953                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6980007                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              286198628                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               6695266                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1879613                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1714528                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 217776                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1391860                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           382181707                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1348546358                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        377017683                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305749025                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 76432682                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9503                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6457                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10274389                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33220004                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            25291746                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1195572                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6160652                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  279668185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 253268598                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3404264                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        49746865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    149546015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            691                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     171751195                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.474625                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.047343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            41123485     23.94%     23.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            38189411     22.24%     46.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63694866     37.09%     83.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27284824     15.89%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1458062      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 547      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       171751195                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36734169     73.31%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1737      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8705158     17.37%     90.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4668264      9.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             196393644     77.54%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1830451      0.72%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31746864     12.53%     90.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23294667      9.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              253268598                       # Type of FU issued
system.cpu.iq.rate                           1.469345                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50109344                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.197851                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          731801951                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         329439956                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    245782424                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              303377910                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           753472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      7608832                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21107                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12868                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3490473                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1043989                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         63486                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                3288880                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 4023716                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                101940                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           279680470                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33220004                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             25291746                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6455                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19624                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 65506                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12868                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2108636                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1381931                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3490567                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             248391712                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30093184                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4876886                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            79                       # number of nop insts executed
system.cpu.iew.exec_refs                     52805282                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36929881                       # Number of branches executed
system.cpu.iew.exec_stores                   22712098                       # Number of stores executed
system.cpu.iew.exec_rate                     1.441051                       # Inst execution rate
system.cpu.iew.wb_sent                      246007695                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     245782440                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156722135                       # num instructions producing a value
system.cpu.iew.wb_consumers                 360330246                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.425914                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.434940                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        43254988                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3277183                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    164795242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.395268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.753432                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     60595627     36.77%     36.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50958494     30.92%     67.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25643739     15.56%     83.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9928643      6.02%     89.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6596143      4.00%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3549519      2.15%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2534389      1.54%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1346381      0.82%     97.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3642307      2.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    164795242                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322171                       # Number of instructions committed
system.cpu.commit.committedOps              229933525                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412445                       # Number of memory references committed
system.cpu.commit.loads                      25611172                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643039                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035150                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279491                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897122     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611172     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801257      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933525                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3642307                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    434340486                       # The number of ROB reads
system.cpu.rob.rob_writes                   553343810                       # The number of ROB writes
system.cpu.timesIdled                           12824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          617211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322171                       # Number of Instructions Simulated
system.cpu.committedOps                     229933525                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.869133                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.869133                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.150571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.150571                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                306358664                       # number of integer regfile reads
system.cpu.int_regfile_writes               175613209                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 847442018                       # number of cc regfile reads
system.cpu.cc_regfile_writes                146866181                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49719084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            692224                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.348161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47615047                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            693248                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.684002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          77381500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.348161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          575                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98722096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98722096                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26893158                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26893158                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20709967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20709967                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         6196                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6196                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      47603125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47603125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     47603125                       # number of overall hits
system.cpu.dcache.overall_hits::total        47603125                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       696944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        696944                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       702326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       702326                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          144                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1399270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1399270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1399270                       # number of overall misses
system.cpu.dcache.overall_misses::total       1399270                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7087170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7087170000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6258827083                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6258827083                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13345997083                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13345997083                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13345997083                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13345997083                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27590102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27590102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49002395                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49002395                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49002395                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49002395                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025261                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032800                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.022713                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022713                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10168.923185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10168.923185                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8911.569674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8911.569674                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  4687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  4687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9537.828355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9537.828355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9537.828355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9537.828355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       447386                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55676                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.085308                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.035527                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       692224                       # number of writebacks
system.cpu.dcache.writebacks::total            692224                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       189732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       189732                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       516274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       516274                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          144                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       706006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       706006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       706006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       706006                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       507212                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       507212                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186052                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       693264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       693264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       693264                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5089053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5089053500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1782240229                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1782240229                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6871293729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6871293729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6871293729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6871293729                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014148                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014148                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10033.385448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10033.385448                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9579.258643                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9579.258643                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9911.510953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9911.510953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9911.510953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9911.510953                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            123066                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.670685                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            97942502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            123578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            792.556135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1057546500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.670685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196272708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196272708                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     97942502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        97942502                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      97942502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         97942502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     97942502                       # number of overall hits
system.cpu.icache.overall_hits::total        97942502                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       132055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        132055                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       132055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         132055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       132055                       # number of overall misses
system.cpu.icache.overall_misses::total        132055                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1586087194                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1586087194                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1586087194                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1586087194                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1586087194                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1586087194                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     98074557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     98074557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     98074557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     98074557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     98074557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     98074557                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001346                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001346                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001346                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12010.807573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12010.807573                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12010.807573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12010.807573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12010.807573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12010.807573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       177679                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              8957                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.836887                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       123066                       # number of writebacks
system.cpu.icache.writebacks::total            123066                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8460                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8460                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8460                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       123595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       123595                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       123595                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       123595                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       123595                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       123595                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1397008707                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1397008707                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1397008707                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1397008707                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1397008707                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1397008707                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001260                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001260                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001260                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001260                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001260                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11303.116688                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11303.116688                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11303.116688                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11303.116688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11303.116688                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11303.116688                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1436167                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1436692                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  456                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                176100                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       203                       # number of replacements
system.l2.tags.tagsinuse                 14531.444398                       # Cycle average of tags in use
system.l2.tags.total_refs                      730415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.338819                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14093.778340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   437.666058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.430108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.443464                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           489                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014923                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531464                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13856191                       # Number of tag accesses
system.l2.tags.data_accesses                 13856191                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       679887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679887                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132137                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             182576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182576                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          119320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             119320                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         504049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            504049                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                119320                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                686625                       # number of demand (read+write) hits
system.l2.demand_hits::total                   805945                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               119320                       # number of overall hits
system.l2.overall_hits::cpu.data               686625                       # number of overall hits
system.l2.overall_hits::total                  805945                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3482                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4259                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3141                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4259                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6623                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10882                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4259                       # number of overall misses
system.l2.overall_misses::cpu.data               6623                       # number of overall misses
system.l2.overall_misses::total                 10882                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    288666500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     288666500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    490166000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    490166000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1029059000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1029059000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     490166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1317725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1807891500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    490166000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1317725500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1807891500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       679887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132137                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       123579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       507190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        507190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            123579                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            693248                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               816827                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           123579                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           693248                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              816827                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018715                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.034464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034464                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006193                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.034464                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013322                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.034464                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013322                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82902.498564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82902.498564                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 115089.457619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115089.457619                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 327621.458134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 327621.458134                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 115089.457619                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 198962.026272                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166135.958464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 115089.457619                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 198962.026272                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166135.958464                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         3                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  133                       # number of writebacks
system.l2.writebacks::total                       133                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1200                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1236                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1236                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       198265                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         198265                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2282                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4252                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4252                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3112                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       198265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207911                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1264157706                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1264157706                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       245500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    238849500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238849500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    463968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    463968000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1008135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1008135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    463968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1246985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1710953000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    463968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1246985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1264157706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2975110706                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.034407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006136                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006136                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.034407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011809                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.034407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.254535                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6376.101208                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6376.101208                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15343.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15343.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 104666.739702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104666.739702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 109117.591722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109117.591722                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 323950.996144                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 323950.996144                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 109117.591722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 231180.014831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 177374.352063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 109117.591722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 231180.014831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6376.101208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14309.539688                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20594                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2283                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2283                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20594                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1472640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1472640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22893                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33424632                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120148335                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1632149                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       815318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185035                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  86184202500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            630784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       680020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       135403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              70                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           201309                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186058                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123595                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       507190                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       370239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2078752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2448991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     15785216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88670208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              104455424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201528                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1018371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185226                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 829742     81.48%     81.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 188629     18.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1018371                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1631364500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         185459363                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1039979301                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
