/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:25:35 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 8

#Path 1
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[180].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2227_li2227.in[1] (.names)                                                                                                                                                          0.664     1.609
$abc$1057796$abc$738720$li2227_li2227.out[0] (.names)                                                                                                                                                         0.135     1.745
a3.out_1[180].D[0] (dffre)                                                                                                                                                                                    1.721     3.466
data arrival time                                                                                                                                                                                                       3.466

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[180].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.466
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                       -0.103


#Path 2
Startpoint: r11.state_out[61].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r11.state_out[61].C[0] (dffre)                                              0.894     0.894
r11.state_out[61].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n14169__.in[0] (.names)                                1.198     2.246
$abc$1636041$new_new_n14169__.out[0] (.names)                               0.054     2.300
$abc$1057796$abc$738720$li7132_li7132.in[5] (.names)                        1.140     3.440
$abc$1057796$abc$738720$li7132_li7132.out[0] (.names)                       0.025     3.465
rf.S4_3.S_0.out[4].D[0] (dffre)                                             0.000     3.465
data arrival time                                                                     3.465

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
rf.S4_3.S_0.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.465
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.103


#Path 3
Startpoint: r7.state_out[59].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[59].C[0] (dffre)                                               0.894     0.894
r7.state_out[59].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12290__.in[3] (.names)                                0.902     1.951
$abc$1636041$new_new_n12290__.out[0] (.names)                               0.173     2.123
$abc$1057796$abc$738720$li6682_li6682.in[5] (.names)                        1.082     3.205
$abc$1057796$abc$738720$li6682_li6682.out[0] (.names)                       0.173     3.378
r8.t2.t0.s0.out[6].D[0] (dffre)                                             0.000     3.378
data arrival time                                                                     3.378

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t2.t0.s0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.378
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.015


#Path 4
Startpoint: r7.state_out[56].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[56].C[0] (dffre)                                               0.894     0.894
r7.state_out[56].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12275__.in[5] (.names)                                0.963     2.012
$abc$1636041$new_new_n12275__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li6681_li6681.in[5] (.names)                        1.021     3.184
$abc$1057796$abc$738720$li6681_li6681.out[0] (.names)                       0.173     3.357
r8.t2.t0.s0.out[4].D[0] (dffre)                                             0.000     3.357
data arrival time                                                                     3.357

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t2.t0.s0.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.357
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.006


#Path 5
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[166].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li3365_li3365.in[1] (.names)                                                                                                                                                          0.664     1.609
$abc$1057796$abc$738720$li3365_li3365.out[0] (.names)                                                                                                                                                         0.135     1.745
a6.out_1[166].D[0] (dffre)                                                                                                                                                                                    1.587     3.332
data arrival time                                                                                                                                                                                                       3.332

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a6.out_1[166].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.332
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.031


#Path 6
Startpoint: r6.state_out[85].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t1.s4.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[85].C[0] (dffre)                                               0.894     0.894
r6.state_out[85].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15551__.in[3] (.names)                                1.198     2.246
$abc$1636041$new_new_n15551__.out[0] (.names)                               0.152     2.398
$abc$1057796$abc$738720$li6340_li6340.in[3] (.names)                        0.841     3.239
$abc$1057796$abc$738720$li6340_li6340.out[0] (.names)                       0.090     3.330
r7.t1.t1.s4.out[1].D[0] (dffre)                                             0.000     3.330
data arrival time                                                                     3.330

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t1.s4.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.330
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.033


#Path 7
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[167].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names)                                                                                                                                                          1.143     2.088
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names)                                                                                                                                                         0.197     2.285
a3.out_1[167].D[0] (dffre)                                                                                                                                                                                    1.038     3.323
data arrival time                                                                                                                                                                                                       3.323

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[167].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.323
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.040


#Path 8
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[39].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names)                                                                                                                                                          1.143     2.088
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names)                                                                                                                                                         0.197     2.285
$abc$1057796$abc$738720$li5279_li5279.in[0] (.names)                                                                                                                                                          0.902     3.187
$abc$1057796$abc$738720$li5279_li5279.out[0] (.names)                                                                                                                                                         0.136     3.323
r4.state_out[39].D[0] (dffre)                                                                                                                                                                                 0.000     3.323
data arrival time                                                                                                                                                                                                       3.323

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r4.state_out[39].C[0] (dffre)                                                                                                                                                                                 0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.323
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.040


#Path 9
Startpoint: r6.state_out[77].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[77].C[0] (dffre)                                               0.894     0.894
r6.state_out[77].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15512__.in[3] (.names)                                1.387     2.435
$abc$1636041$new_new_n15512__.out[0] (.names)                               0.173     2.608
$abc$1057796$abc$738720$li6346_li6346.in[4] (.names)                        0.546     3.153
$abc$1057796$abc$738720$li6346_li6346.out[0] (.names)                       0.152     3.305
r7.t1.t2.s0.out[0].D[0] (dffre)                                             0.000     3.305
data arrival time                                                                     3.305

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t2.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.305
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.058


#Path 10
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[135].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2182_li2182.in[1] (.names)                                                                                                                                                          0.844     1.789
$abc$1057796$abc$738720$li2182_li2182.out[0] (.names)                                                                                                                                                         0.148     1.937
a3.out_1[135].D[0] (dffre)                                                                                                                                                                                    1.364     3.301
data arrival time                                                                                                                                                                                                       3.301

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[135].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.061


#Path 11
Startpoint: r6.state_out[77].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[77].C[0] (dffre)                                               0.894     0.894
r6.state_out[77].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15522__.in[0] (.names)                                1.027     2.076
$abc$1636041$new_new_n15522__.out[0] (.names)                               0.103     2.178
$abc$1057796$abc$738720$li6348_li6348.in[4] (.names)                        0.963     3.141
$abc$1057796$abc$738720$li6348_li6348.out[0] (.names)                       0.152     3.293
r7.t1.t2.s0.out[3].D[0] (dffre)                                             0.000     3.293
data arrival time                                                                     3.293

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t2.s0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.293
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.070


#Path 12
Startpoint: a0.in[124].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.k2a[28].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a0.in[124].C[0] (dffre)                                          0.894     0.894
a0.in[124].Q[0] (dffre) [clock-to-output]                        0.154     1.048
a0.k2a[28].D[0] (dffre)                                          2.239     3.288
data arrival time                                                          3.288

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a0.k2a[28].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.288
--------------------------------------------------------------------------------
slack (MET)                                                                0.075


#Path 13
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[102].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li1765_li1765.in[1] (.names)                                                                                                                                                          0.844     1.789
$abc$1057796$abc$738720$li1765_li1765.out[0] (.names)                                                                                                                                                         0.099     1.889
a2.out_1[102].D[0] (dffre)                                                                                                                                                                                    1.397     3.286
data arrival time                                                                                                                                                                                                       3.286

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a2.out_1[102].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.286
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.077


#Path 14
Startpoint: r8.state_out[4].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r8.state_out[4].C[0] (dffre)                                                0.894     0.894
r8.state_out[4].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n13784__.in[0] (.names)                                0.902     1.951
$abc$1636041$new_new_n13784__.out[0] (.names)                               0.090     2.041
$abc$1057796$abc$738720$li7057_li7057.in[5] (.names)                        1.082     3.123
$abc$1057796$abc$738720$li7057_li7057.out[0] (.names)                       0.152     3.275
r9.t3.t3.s0.out[6].D[0] (dffre)                                             0.000     3.275
data arrival time                                                                     3.275

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r9.t3.t3.s0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.275
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.088


#Path 15
Startpoint: a5.k1a[26].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[90].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
a5.k1a[26].C[0] (dffre)                                                     0.894     0.894
a5.k1a[26].Q[0] (dffre) [clock-to-output]                                   0.154     1.048
$abc$1057796$abc$738720$li2969_li2969.in[0] (.names)                        1.323     2.371
$abc$1057796$abc$738720$li2969_li2969.out[0] (.names)                       0.148     2.519
$abc$1057796$abc$738720$li5938_li5938.in[0] (.names)                        0.664     3.184
$abc$1057796$abc$738720$li5938_li5938.out[0] (.names)                       0.090     3.274
r6.state_out[90].D[0] (dffre)                                               0.000     3.274
data arrival time                                                                     3.274

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r6.state_out[90].C[0] (dffre)                                               0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.274
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.089


#Path 16
Startpoint: a2.out_1[62].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[30].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a2.out_1[62].C[0] (dffre)                                        0.894     0.894
a2.out_1[62].Q[0] (dffre) [clock-to-output]                      0.154     1.048
a3.S4_0.S_3.in[6].in[2] (.names)                                 0.841     1.890
a3.S4_0.S_3.in[6].out[0] (.names)                                0.197     2.087
a3.k5a[30].D[0] (dffre)                                          1.181     3.268
data arrival time                                                          3.268

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a3.k5a[30].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.268
--------------------------------------------------------------------------------
slack (MET)                                                                0.095


#Path 17
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[158].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li2205_li2205.in[1] (.names)                                                                                                                                                          0.902     2.089
$abc$1057796$abc$738720$li2205_li2205.out[0] (.names)                                                                                                                                                         0.197     2.286
a3.out_1[158].D[0] (dffre)                                                                                                                                                                                    0.980     3.266
data arrival time                                                                                                                                                                                                       3.266

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[158].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.266
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.096


#Path 18
Startpoint: r6.state_out[77].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[77].C[0] (dffre)                                               0.894     0.894
r6.state_out[77].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15478__.in[0] (.names)                                0.963     2.012
$abc$1636041$new_new_n15478__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li6355_li6355.in[5] (.names)                        0.905     3.069
$abc$1057796$abc$738720$li6355_li6355.out[0] (.names)                       0.173     3.241
r7.t1.t2.s0.out[5].D[0] (dffre)                                             0.000     3.241
data arrival time                                                                     3.241

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t2.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.241
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.122


#Path 19
Startpoint: r4.state_out[40].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[40].C[0] (dffre)                                               0.894     0.894
r4.state_out[40].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n17490__.in[4] (.names)                                1.085     2.133
$abc$1636041$new_new_n17490__.out[0] (.names)                               0.173     2.306
$abc$1057796$abc$738720$li5787_li5787.in[4] (.names)                        0.783     3.089
$abc$1057796$abc$738720$li5787_li5787.out[0] (.names)                       0.152     3.241
r5.t2.t2.s0.out[5].D[0] (dffre)                                             0.000     3.241
data arrival time                                                                     3.241

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t2.t2.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.241
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.122


#Path 20
Startpoint: a0.out_1[98].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k3a[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
a0.out_1[98].C[0] (dffre)                                                   0.894     0.894
a0.out_1[98].Q[0] (dffre) [clock-to-output]                                 0.154     1.048
$abc$1057796$abc$738720$li0641_li0641.in[2] (.names)                        2.039     3.088
$abc$1057796$abc$738720$li0641_li0641.out[0] (.names)                       0.148     3.235
a1.k3a[2].D[0] (dffre)                                                      0.000     3.235
data arrival time                                                                     3.235

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
a1.k3a[2].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.235
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.127


#Path 21
Startpoint: r8.state_out[8].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t2.s0.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r8.state_out[8].C[0] (dffre)                                                0.894     0.894
r8.state_out[8].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n13723__.in[1] (.names)                                0.841     1.890
$abc$1636041$new_new_n13723__.out[0] (.names)                               0.173     2.062
$abc$1057796$abc$738720$li7047_li7047.in[4] (.names)                        1.140     3.202
$abc$1057796$abc$738720$li7047_li7047.out[0] (.names)                       0.025     3.227
r9.t3.t2.s0.out[1].D[0] (dffre)                                             0.000     3.227
data arrival time                                                                     3.227

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r9.t3.t2.s0.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.227
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.135


#Path 22
Startpoint: a0.k2a[7].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[103].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a0.k2a[7].C[0] (dffre)                                           0.894     0.894
a0.k2a[7].Q[0] (dffre) [clock-to-output]                         0.154     1.048
a0.out_1[103].D[0] (dffre)                                       2.178     3.226
data arrival time                                                          3.226

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a0.out_1[103].C[0] (dffre)                                       0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.226
--------------------------------------------------------------------------------
slack (MET)                                                                0.137


#Path 23
Startpoint: a2.out_1[34].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a2.out_1[34].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a2.out_1[34].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a3.S4_0.S_2.in[2].in[2] (.names)                                                                                                                                                                             0.905     1.954
a3.S4_0.S_2.in[2].out[0] (.names)                                                                                                                                                                            0.148     2.101
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K)                       0.939     3.040
data arrival time                                                                                                                                                                                                      3.040

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.212     3.182
data required time                                                                                                                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.182
data arrival time                                                                                                                                                                                                     -3.040
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.142


#Path 24
Startpoint: r7.state_out[13].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s4.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[13].C[0] (dffre)                                               0.894     0.894
r7.state_out[13].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12604__.in[5] (.names)                                1.323     2.371
$abc$1636041$new_new_n12604__.out[0] (.names)                               0.090     2.462
$abc$1057796$abc$738720$li6745_li6745.in[4] (.names)                        0.607     3.068
$abc$1057796$abc$738720$li6745_li6745.out[0] (.names)                       0.152     3.220
r8.t3.t2.s4.out[1].D[0] (dffre)                                             0.000     3.220
data arrival time                                                                     3.220

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t3.t2.s4.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.220
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.143


#Path 25
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[73].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li2952_li2952.in[1] (.names)                                                                                                                                                          0.664     1.851
$abc$1057796$abc$738720$li2952_li2952.out[0] (.names)                                                                                                                                                         0.218     2.070
$abc$1057796$abc$738720$li5921_li5921.in[0] (.names)                                                                                                                                                          1.085     3.155
$abc$1057796$abc$738720$li5921_li5921.out[0] (.names)                                                                                                                                                         0.054     3.209
r6.state_out[73].D[0] (dffre)                                                                                                                                                                                 0.000     3.209
data arrival time                                                                                                                                                                                                       3.209

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
r6.state_out[73].C[0] (dffre)                                                                                                                                                                                 0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.209
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.154


#Path 26
Startpoint: r6.state_out[40].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t2.s0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[40].C[0] (dffre)                                               0.894     0.894
r6.state_out[40].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15278__.in[0] (.names)                                1.082     2.130
$abc$1636041$new_new_n15278__.out[0] (.names)                               0.173     2.303
$abc$1057796$abc$738720$li6393_li6393.in[5] (.names)                        0.725     3.028
$abc$1057796$abc$738720$li6393_li6393.out[0] (.names)                       0.173     3.201
r7.t2.t2.s0.out[3].D[0] (dffre)                                             0.000     3.201
data arrival time                                                                     3.201

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t2.t2.s0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.201
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.162


#Path 27
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[162].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2209_li2209.in[1] (.names)                                                                                                                                                          0.603     1.549
$abc$1057796$abc$738720$li2209_li2209.out[0] (.names)                                                                                                                                                         0.099     1.648
a3.out_1[162].D[0] (dffre)                                                                                                                                                                                    1.541     3.189
data arrival time                                                                                                                                                                                                       3.189

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[162].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.189
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.174


#Path 28
Startpoint: a0.out_1[98].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k2a[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
a0.out_1[98].C[0] (dffre)                                                   0.894     0.894
a0.out_1[98].Q[0] (dffre) [clock-to-output]                                 0.154     1.048
$abc$1057796$abc$738720$li0609_li0609.in[1] (.names)                        2.039     3.088
$abc$1057796$abc$738720$li0609_li0609.out[0] (.names)                       0.099     3.187
a1.k2a[2].D[0] (dffre)                                                      0.000     3.187
data arrival time                                                                     3.187

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
a1.k2a[2].C[0] (dffre)                                                      0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.187
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.176


#Path 29
Startpoint: a7.out_1[43].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a8.k4a[11].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a7.out_1[43].C[0] (dffre)                                        0.894     0.894
a7.out_1[43].Q[0] (dffre) [clock-to-output]                      0.154     1.048
a8.k4a[11].D[0] (dffre)                                          2.136     3.184
data arrival time                                                          3.184

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a8.k4a[11].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.184
--------------------------------------------------------------------------------
slack (MET)                                                                0.179


#Path 30
Startpoint: r4.state_out[104].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s4.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[104].C[0] (dffre)                                              0.894     0.894
r4.state_out[104].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n17920__.in[2] (.names)                                1.262     2.310
$abc$1636041$new_new_n17920__.out[0] (.names)                               0.173     2.483
$abc$1057796$abc$738720$li5704_li5704.in[4] (.names)                        0.549     3.031
$abc$1057796$abc$738720$li5704_li5704.out[0] (.names)                       0.152     3.183
r5.t0.t2.s4.out[4].D[0] (dffre)                                             0.000     3.183
data arrival time                                                                     3.183

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t0.t2.s4.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.183
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.180


#Path 31
Startpoint: r1.state_out[91].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[91].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[91].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K)                       1.954     3.003
data arrival time                                                                                                                                                                                                        3.003

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -3.003
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.180


#Path 32
Startpoint: r3.state_out[80].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[80].C[0] (dffre)                                               0.894     0.894
r3.state_out[80].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18791__.in[1] (.names)                                1.143     2.191
$abc$1636041$new_new_n18791__.out[0] (.names)                               0.173     2.364
$abc$1057796$abc$738720$li5427_li5427.in[2] (.names)                        0.664     3.028
$abc$1057796$abc$738720$li5427_li5427.out[0] (.names)                       0.152     3.180
r4.t1.t1.s0.out[4].D[0] (dffre)                                             0.000     3.180
data arrival time                                                                     3.180

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t1.t1.s0.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.180
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.183


#Path 33
Startpoint: r1.state_out[92].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[92].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[92].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K)                       1.951     3.000
data arrival time                                                                                                                                                                                                        3.000

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -3.000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.183


#Path 34
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[136].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li0487_li0487.in[1] (.names)                                                                                                                                                          0.543     1.730
$abc$1057796$abc$738720$li0487_li0487.out[0] (.names)                                                                                                                                                         0.099     1.829
a0.out_1[136].D[0] (dffre)                                                                                                                                                                                    1.349     3.178
data arrival time                                                                                                                                                                                                       3.178

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a0.out_1[136].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.178
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.185


#Path 35
Startpoint: r6.state_out[69].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t3.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[69].C[0] (dffre)                                               0.894     0.894
r6.state_out[69].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15447__.in[3] (.names)                                1.259     2.307
$abc$1636041$new_new_n15447__.out[0] (.names)                               0.173     2.480
$abc$1057796$abc$738720$li6359_li6359.in[4] (.names)                        0.546     3.025
$abc$1057796$abc$738720$li6359_li6359.out[0] (.names)                       0.152     3.177
r7.t1.t3.s0.out[2].D[0] (dffre)                                             0.000     3.177
data arrival time                                                                     3.177

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t3.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.177
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.186


#Path 36
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[136].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li3335_li3335.in[1] (.names)                                                                                                                                                          0.607     1.794
$abc$1057796$abc$738720$li3335_li3335.out[0] (.names)                                                                                                                                                         0.218     2.012
a6.out_1[136].D[0] (dffre)                                                                                                                                                                                    1.160     3.172
data arrival time                                                                                                                                                                                                       3.172

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a6.out_1[136].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.172
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.191


#Path 37
Startpoint: a2.out_1[21].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a2.out_1[21].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a2.out_1[21].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a3.S4_0.S_0.in[5].in[0] (.names)                                                                                                                                                                             0.844     1.893
a3.S4_0.S_0.in[5].out[0] (.names)                                                                                                                                                                            0.218     2.111
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K)                       0.878     2.989
data arrival time                                                                                                                                                                                                      2.989

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.212     3.182
data required time                                                                                                                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.182
data arrival time                                                                                                                                                                                                     -2.989
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.194


#Path 38
Startpoint: r3.state_out[20].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[20].C[0] (dffre)                                               0.894     0.894
r3.state_out[20].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18364__.in[4] (.names)                                0.902     1.951
$abc$1636041$new_new_n18364__.out[0] (.names)                               0.090     2.041
$abc$1057796$abc$738720$li5511_li5511.in[5] (.names)                        1.024     3.065
$abc$1057796$abc$738720$li5511_li5511.out[0] (.names)                       0.103     3.168
r4.t3.t1.s0.out[0].D[0] (dffre)                                             0.000     3.168
data arrival time                                                                     3.168

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t3.t1.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.168
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.195


#Path 39
Startpoint: r3.state_out[96].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[96].C[0] (dffre)                                               0.894     0.894
r3.state_out[96].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18897__.in[1] (.names)                                1.082     2.130
$abc$1636041$new_new_n18897__.out[0] (.names)                               0.152     2.282
$abc$1057796$abc$738720$li5406_li5406.in[3] (.names)                        0.786     3.069
$abc$1057796$abc$738720$li5406_li5406.out[0] (.names)                       0.090     3.159
r4.t0.t3.s0.out[5].D[0] (dffre)                                             0.000     3.159
data arrival time                                                                     3.159

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t0.t3.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.159
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.204


#Path 40
Startpoint: r4.state_out[104].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[104].C[0] (dffre)                                              0.894     0.894
r4.state_out[104].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n17965__.in[4] (.names)                                1.320     2.368
$abc$1636041$new_new_n17965__.out[0] (.names)                               0.152     2.520
$abc$1057796$abc$738720$li5699_li5699.in[4] (.names)                        0.485     3.005
$abc$1057796$abc$738720$li5699_li5699.out[0] (.names)                       0.152     3.156
r5.t0.t2.s0.out[5].D[0] (dffre)                                             0.000     3.156
data arrival time                                                                     3.156

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t0.t2.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.156
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.207


#Path 41
Startpoint: r4.state_out[43].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[43].C[0] (dffre)                                               0.894     0.894
r4.state_out[43].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n17495__.in[5] (.names)                                1.082     2.130
$abc$1636041$new_new_n17495__.out[0] (.names)                               0.090     2.221
$abc$1057796$abc$738720$li5786_li5786.in[4] (.names)                        0.783     3.004
$abc$1057796$abc$738720$li5786_li5786.out[0] (.names)                       0.152     3.156
r5.t2.t2.s0.out[4].D[0] (dffre)                                             0.000     3.156
data arrival time                                                                     3.156

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t2.t2.s0.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.156
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.207


#Path 42
Startpoint: r7.state_out[13].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[13].C[0] (dffre)                                               0.894     0.894
r7.state_out[13].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12629__.in[0] (.names)                                1.323     2.371
$abc$1636041$new_new_n12629__.out[0] (.names)                               0.025     2.396
$abc$1057796$abc$738720$li6748_li6748.in[4] (.names)                        0.607     3.003
$abc$1057796$abc$738720$li6748_li6748.out[0] (.names)                       0.152     3.155
r8.t3.t2.s0.out[6].D[0] (dffre)                                             0.000     3.155
data arrival time                                                                     3.155

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t3.t2.s0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.155
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.208


#Path 43
Startpoint: a2.out_1[22].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a2.out_1[22].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a2.out_1[22].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a3.S4_0.S_0.in[6].in[0] (.names)                                                                                                                                                                             0.308     1.356
a3.S4_0.S_0.in[6].out[0] (.names)                                                                                                                                                                            0.197     1.553
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K)                       1.415     2.968
data arrival time                                                                                                                                                                                                      2.968

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.212     3.182
data required time                                                                                                                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.182
data arrival time                                                                                                                                                                                                     -2.968
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.215


#Path 44
Startpoint: r6.state_out[21].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[21].C[0] (dffre)                                               0.894     0.894
r6.state_out[21].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15128__.in[0] (.names)                                1.085     2.133
$abc$1636041$new_new_n15128__.out[0] (.names)                               0.173     2.306
$abc$1057796$abc$738720$li6425_li6425.in[5] (.names)                        0.725     3.031
$abc$1057796$abc$738720$li6425_li6425.out[0] (.names)                       0.103     3.134
r7.t3.t1.s0.out[2].D[0] (dffre)                                             0.000     3.134
data arrival time                                                                     3.134

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t3.t1.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.134
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.229


#Path 45
Startpoint: r6.state_out[77].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[77].C[0] (dffre)                                               0.894     0.894
r6.state_out[77].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15508__.in[2] (.names)                                1.143     2.191
$abc$1636041$new_new_n15508__.out[0] (.names)                               0.173     2.364
$abc$1057796$abc$738720$li6347_li6347.in[5] (.names)                        0.667     3.031
$abc$1057796$abc$738720$li6347_li6347.out[0] (.names)                       0.103     3.134
r7.t1.t2.s0.out[2].D[0] (dffre)                                             0.000     3.134
data arrival time                                                                     3.134

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t2.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.134
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.229


#Path 46
Startpoint: r3.state_out[80].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[80].C[0] (dffre)                                               0.894     0.894
r3.state_out[80].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18814__.in[0] (.names)                                1.143     2.191
$abc$1636041$new_new_n18814__.out[0] (.names)                               0.173     2.364
$abc$1057796$abc$738720$li5423_li5423.in[5] (.names)                        0.664     3.028
$abc$1057796$abc$738720$li5423_li5423.out[0] (.names)                       0.103     3.131
r4.t1.t1.s0.out[0].D[0] (dffre)                                             0.000     3.131
data arrival time                                                                     3.131

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t1.t1.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.131
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.232


#Path 47
Startpoint: a4.out_1[174].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.k0a[14].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a4.out_1[174].C[0] (dffre)                                       0.894     0.894
a4.out_1[174].Q[0] (dffre) [clock-to-output]                     0.154     1.048
a5.k0a[14].D[0] (dffre)                                          2.081     3.129
data arrival time                                                          3.129

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a5.k0a[14].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.129
--------------------------------------------------------------------------------
slack (MET)                                                                0.234


#Path 48
Startpoint: r1.state_out[90].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[90].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[90].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K)                       1.896     2.945
data arrival time                                                                                                                                                                                                        2.945

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -2.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.238


#Path 49
Startpoint: a2.out_1[62].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a2.out_1[62].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a2.out_1[62].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a3.S4_0.S_3.in[6].in[2] (.names)                                                                                                                                                                             0.841     1.890
a3.S4_0.S_3.in[6].out[0] (.names)                                                                                                                                                                            0.197     2.087
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K)                       0.939     3.026
data arrival time                                                                                                                                                                                                      3.026

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.125     3.269
data required time                                                                                                                                                                                                     3.269
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.269
data arrival time                                                                                                                                                                                                     -3.026
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.243


#Path 50
Startpoint: r3.state_out[18].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[18].C[0] (dffre)                                               0.894     0.894
r3.state_out[18].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18368__.in[3] (.names)                                0.844     1.893
$abc$1636041$new_new_n18368__.out[0] (.names)                               0.173     2.065
$abc$1057796$abc$738720$li5514_li5514.in[4] (.names)                        0.902     2.967
$abc$1057796$abc$738720$li5514_li5514.out[0] (.names)                       0.152     3.119
r4.t3.t1.s0.out[3].D[0] (dffre)                                             0.000     3.119
data arrival time                                                                     3.119

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t3.t1.s0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.119
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.244


#Path 51
Startpoint: r5.state_out[121].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r5.state_out[121].C[0] (dffre)                                              0.894     0.894
r5.state_out[121].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n16889__.in[5] (.names)                                1.021     2.069
$abc$1636041$new_new_n16889__.out[0] (.names)                               0.090     2.160
$abc$1057796$abc$738720$li5981_li5981.in[3] (.names)                        0.783     2.943
$abc$1057796$abc$738720$li5981_li5981.out[0] (.names)                       0.173     3.116
r6.t0.t0.s0.out[5].D[0] (dffre)                                             0.000     3.116
data arrival time                                                                     3.116

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r6.t0.t0.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.116
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.247


#Path 52
Startpoint: r6.state_out[34].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t3.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[34].C[0] (dffre)                                               0.894     0.894
r6.state_out[34].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15242__.in[1] (.names)                                0.963     2.012
$abc$1636041$new_new_n15242__.out[0] (.names)                               0.103     2.114
$abc$1057796$abc$738720$li6402_li6402.in[4] (.names)                        0.847     2.961
$abc$1057796$abc$738720$li6402_li6402.out[0] (.names)                       0.152     3.113
r7.t2.t3.s0.out[2].D[0] (dffre)                                             0.000     3.113
data arrival time                                                                     3.113

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t2.t3.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.113
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.250


#Path 53
Startpoint: r4.state_out[12].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t3.t2.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[12].C[0] (dffre)                                               0.894     0.894
r4.state_out[12].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n17311__.in[4] (.names)                                1.143     2.191
$abc$1636041$new_new_n17311__.out[0] (.names)                               0.025     2.217
$abc$1057796$abc$738720$li5826_li5826.in[5] (.names)                        0.722     2.939
$abc$1057796$abc$738720$li5826_li5826.out[0] (.names)                       0.173     3.111
r5.t3.t2.s0.out[0].D[0] (dffre)                                             0.000     3.111
data arrival time                                                                     3.111

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t3.t2.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.111
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.251


#Path 54
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[104].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li1767_li1767.in[1] (.names)                                                                                                                                                          0.905     2.092
$abc$1057796$abc$738720$li1767_li1767.out[0] (.names)                                                                                                                                                         0.099     2.191
a2.out_1[104].D[0] (dffre)                                                                                                                                                                                    0.919     3.111
data arrival time                                                                                                                                                                                                       3.111

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a2.out_1[104].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.111
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.252


#Path 55
Startpoint: r3.state_out[27].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t0.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[27].C[0] (dffre)                                               0.894     0.894
r3.state_out[27].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18419__.in[5] (.names)                                0.963     2.012
$abc$1636041$new_new_n18419__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li5500_li5500.in[5] (.names)                        0.844     3.008
$abc$1057796$abc$738720$li5500_li5500.out[0] (.names)                       0.103     3.110
r4.t3.t0.s0.out[0].D[0] (dffre)                                             0.000     3.110
data arrival time                                                                     3.110

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t3.t0.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.110
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.253


#Path 56
Startpoint: r3.state_out[85].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[85].C[0] (dffre)                                               0.894     0.894
r3.state_out[85].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18803__.in[3] (.names)                                1.143     2.191
$abc$1636041$new_new_n18803__.out[0] (.names)                               0.103     2.294
$abc$1057796$abc$738720$li5425_li5425.in[4] (.names)                        0.664     2.958
$abc$1057796$abc$738720$li5425_li5425.out[0] (.names)                       0.152     3.110
r4.t1.t1.s0.out[2].D[0] (dffre)                                             0.000     3.110
data arrival time                                                                     3.110

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t1.t1.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.110
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.253


#Path 57
Startpoint: r8.state_out[1].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s0.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r8.state_out[1].C[0] (dffre)                                                0.894     0.894
r8.state_out[1].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n13809__.in[2] (.names)                                0.963     2.012
$abc$1636041$new_new_n13809__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li7060_li7060.in[5] (.names)                        0.844     3.008
$abc$1057796$abc$738720$li7060_li7060.out[0] (.names)                       0.103     3.110
r9.t3.t3.s0.out[1].D[0] (dffre)                                             0.000     3.110
data arrival time                                                                     3.110

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r9.t3.t3.s0.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.110
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.253


#Path 58
Startpoint: a2.out_1[17].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a2.out_1[17].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a2.out_1[17].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a3.S4_0.S_0.in[1].in[0] (.names)                                                                                                                                                                             0.661     1.710
a3.S4_0.S_0.in[1].out[0] (.names)                                                                                                                                                                            0.218     1.928
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K)                       0.997     2.925
data arrival time                                                                                                                                                                                                      2.925

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.212     3.182
data required time                                                                                                                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.182
data arrival time                                                                                                                                                                                                     -2.925
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.258


#Path 59
Startpoint: a5.out_1[38].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a5.out_1[38].C[0] (dffre)                                        0.894     0.894
a5.out_1[38].Q[0] (dffre) [clock-to-output]                      0.154     1.048
a6.S4_0.S_2.in[6].in[2] (.names)                                 1.085     2.133
a6.S4_0.S_2.in[6].out[0] (.names)                                0.148     2.281
a6.k5a[6].D[0] (dffre)                                           0.822     3.103
data arrival time                                                          3.103

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a6.k5a[6].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.103
--------------------------------------------------------------------------------
slack (MET)                                                                0.260


#Path 60
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[139].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li3338_li3338.in[1] (.names)                                                                                                                                                          0.485     1.672
$abc$1057796$abc$738720$li3338_li3338.out[0] (.names)                                                                                                                                                         0.148     1.819
a6.out_1[139].D[0] (dffre)                                                                                                                                                                                    1.282     3.101
data arrival time                                                                                                                                                                                                       3.101

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a6.out_1[139].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.101
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.261


#Path 61
Startpoint: r6.state_out[45].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t2.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[45].C[0] (dffre)                                               0.894     0.894
r6.state_out[45].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15302__.in[3] (.names)                                1.143     2.191
$abc$1636041$new_new_n15302__.out[0] (.names)                               0.152     2.343
$abc$1057796$abc$738720$li6390_li6390.in[4] (.names)                        0.607     2.950
$abc$1057796$abc$738720$li6390_li6390.out[0] (.names)                       0.152     3.101
r7.t2.t2.s0.out[0].D[0] (dffre)                                             0.000     3.101
data arrival time                                                                     3.101

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t2.t2.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.101
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.261


#Path 62
Startpoint: a5.out_1[3].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a5.out_1[3].C[0] (dffre)                                         0.894     0.894
a5.out_1[3].Q[0] (dffre) [clock-to-output]                       0.154     1.048
a6.S4_0.S_2.in[3].in[0] (.names)                                 0.844     1.893
a6.S4_0.S_2.in[3].out[0] (.names)                                0.148     2.040
a6.k5a[3].D[0] (dffre)                                           1.059     3.100
data arrival time                                                          3.100

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a6.k5a[3].C[0] (dffre)                                           0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.100
--------------------------------------------------------------------------------
slack (MET)                                                                0.263


#Path 63
Startpoint: r3.state_out[27].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t0.s0.out[5].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[27].C[0] (dffre)                                               0.894     0.894
r3.state_out[27].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18403__.in[3] (.names)                                0.963     2.012
$abc$1636041$new_new_n18403__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li5505_li5505.in[4] (.names)                        0.783     2.947
$abc$1057796$abc$738720$li5505_li5505.out[0] (.names)                       0.152     3.098
r4.t3.t0.s0.out[5].D[0] (dffre)                                             0.000     3.098
data arrival time                                                                     3.098

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t3.t0.s0.out[5].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.098
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.264


#Path 64
Startpoint: r4.state_out[85].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t1.s4.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[85].C[0] (dffre)                                               0.894     0.894
r4.state_out[85].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n17760__.in[0] (.names)                                0.963     2.012
$abc$1636041$new_new_n17760__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li5736_li5736.in[4] (.names)                        0.783     2.947
$abc$1057796$abc$738720$li5736_li5736.out[0] (.names)                       0.152     3.098
r5.t1.t1.s4.out[3].D[0] (dffre)                                             0.000     3.098
data arrival time                                                                     3.098

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t1.t1.s4.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.098
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.264


#Path 65
Startpoint: r8.state_out[1].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s4.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r8.state_out[1].C[0] (dffre)                                                0.894     0.894
r8.state_out[1].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n13818__.in[4] (.names)                                0.963     2.012
$abc$1636041$new_new_n13818__.out[0] (.names)                               0.152     2.163
$abc$1057796$abc$738720$li7062_li7062.in[4] (.names)                        0.783     2.947
$abc$1057796$abc$738720$li7062_li7062.out[0] (.names)                       0.152     3.098
r9.t3.t3.s4.out[4].D[0] (dffre)                                             0.000     3.098
data arrival time                                                                     3.098

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r9.t3.t3.s4.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.098
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.264


#Path 66
Startpoint: r7.state_out[13].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s4.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[13].C[0] (dffre)                                               0.894     0.894
r7.state_out[13].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12623__.in[3] (.names)                                1.323     2.371
$abc$1636041$new_new_n12623__.out[0] (.names)                               0.090     2.462
$abc$1057796$abc$738720$li6747_li6747.in[3] (.names)                        0.546     3.007
$abc$1057796$abc$738720$li6747_li6747.out[0] (.names)                       0.090     3.097
r8.t3.t2.s4.out[4].D[0] (dffre)                                             0.000     3.097
data arrival time                                                                     3.097

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t3.t2.s4.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.097
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.265


#Path 67
Startpoint: r1.state_out[91].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[91].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[91].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K)                       1.954     3.003
data arrival time                                                                                                                                                                                                        3.003

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.125     3.269
data required time                                                                                                                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.269
data arrival time                                                                                                                                                                                                       -3.003
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.266


#Path 68
Startpoint: r3.state_out[20].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[2].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[20].C[0] (dffre)                                               0.894     0.894
r3.state_out[20].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18373__.in[1] (.names)                                0.902     1.951
$abc$1636041$new_new_n18373__.out[0] (.names)                               0.090     2.041
$abc$1057796$abc$738720$li5513_li5513.in[4] (.names)                        0.902     2.943
$abc$1057796$abc$738720$li5513_li5513.out[0] (.names)                       0.152     3.095
r4.t3.t1.s0.out[2].D[0] (dffre)                                             0.000     3.095
data arrival time                                                                     3.095

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t3.t1.s0.out[2].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.095
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.268


#Path 69
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[96].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li1759_li1759.in[1] (.names)                                                                                                                                                          1.024     1.969
$abc$1057796$abc$738720$li1759_li1759.out[0] (.names)                                                                                                                                                         0.148     2.117
a2.out_1[96].D[0] (dffre)                                                                                                                                                                                     0.977     3.094
data arrival time                                                                                                                                                                                                       3.094

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a2.out_1[96].C[0] (dffre)                                                                                                                                                                                     0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.094
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.269


#Path 70
Startpoint: r1.state_out[92].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[7] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[92].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[92].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[7] (RS_TDP36K)                       1.951     3.000
data arrival time                                                                                                                                                                                                        3.000

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.125     3.269
data required time                                                                                                                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.269
data arrival time                                                                                                                                                                                                       -3.000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.269


#Path 71
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[110].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li1773_li1773.in[1] (.names)                                                                                                                                                          0.722     1.909
$abc$1057796$abc$738720$li1773_li1773.out[0] (.names)                                                                                                                                                         0.136     2.045
a2.out_1[110].D[0] (dffre)                                                                                                                                                                                    1.041     3.086
data arrival time                                                                                                                                                                                                       3.086

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a2.out_1[110].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.086
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.277


#Path 72
Startpoint: r4.state_out[107].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s0.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[107].C[0] (dffre)                                              0.894     0.894
r4.state_out[107].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n17956__.in[0] (.names)                                0.722     1.771
$abc$1636041$new_new_n17956__.out[0] (.names)                               0.172     1.943
$abc$1057796$abc$738720$li5695_li5695.in[5] (.names)                        0.963     2.906
$abc$1057796$abc$738720$li5695_li5695.out[0] (.names)                       0.173     3.079
r5.t0.t2.s0.out[1].D[0] (dffre)                                             0.000     3.079
data arrival time                                                                     3.079

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t0.t2.s0.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.079
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.284


#Path 73
Startpoint: r11.state_out[57].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r11.state_out[57].C[0] (dffre)                                              0.894     0.894
r11.state_out[57].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n14189__.in[2] (.names)                                0.902     1.951
$abc$1636041$new_new_n14189__.out[0] (.names)                               0.173     2.123
$abc$1057796$abc$738720$li7134_li7134.in[5] (.names)                        0.783     2.906
$abc$1057796$abc$738720$li7134_li7134.out[0] (.names)                       0.173     3.079
rf.S4_3.S_0.out[6].D[0] (dffre)                                             0.000     3.079
data arrival time                                                                     3.079

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
rf.S4_3.S_0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.079
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.284


#Path 74
Startpoint: a5.k0a[20].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[116].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
a5.k0a[20].C[0] (dffre)                                                     0.894     0.894
a5.k0a[20].Q[0] (dffre) [clock-to-output]                                   0.154     1.048
$abc$1057796$abc$738720$li2995_li2995.in[0] (.names)                        0.780     1.829
$abc$1057796$abc$738720$li2995_li2995.out[0] (.names)                       0.197     2.026
$abc$1057796$abc$738720$li5964_li5964.in[0] (.names)                        0.960     2.986
$abc$1057796$abc$738720$li5964_li5964.out[0] (.names)                       0.090     3.076
r6.state_out[116].D[0] (dffre)                                              0.000     3.076
data arrival time                                                                     3.076

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r6.state_out[116].C[0] (dffre)                                              0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.076
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.287


#Path 75
Startpoint: r3.state_out[98].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s0.out[4].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[98].C[0] (dffre)                                               0.894     0.894
r3.state_out[98].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18903__.in[1] (.names)                                1.198     2.246
$abc$1636041$new_new_n18903__.out[0] (.names)                               0.173     2.419
$abc$1057796$abc$738720$li5405_li5405.in[4] (.names)                        0.485     2.903
$abc$1057796$abc$738720$li5405_li5405.out[0] (.names)                       0.173     3.076
r4.t0.t3.s0.out[4].D[0] (dffre)                                             0.000     3.076
data arrival time                                                                     3.076

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t0.t3.s0.out[4].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.076
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.287


#Path 76
Startpoint: r6.state_out[21].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[21].C[0] (dffre)                                               0.894     0.894
r6.state_out[21].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15133__.in[4] (.names)                                1.085     2.133
$abc$1636041$new_new_n15133__.out[0] (.names)                               0.173     2.306
$abc$1057796$abc$738720$li6424_li6424.in[5] (.names)                        0.664     2.970
$abc$1057796$abc$738720$li6424_li6424.out[0] (.names)                       0.103     3.073
r7.t3.t1.s0.out[1].D[0] (dffre)                                             0.000     3.073
data arrival time                                                                     3.073

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t3.t1.s0.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.073
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.290


#Path 77
Startpoint: r8.state_out[124].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t0.t0.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r8.state_out[124].C[0] (dffre)                                              0.894     0.894
r8.state_out[124].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n12989__.in[0] (.names)                                1.024     2.073
$abc$1636041$new_new_n12989__.out[0] (.names)                               0.173     2.245
$abc$1057796$abc$738720$li6894_li6894.in[5] (.names)                        0.725     2.970
$abc$1057796$abc$738720$li6894_li6894.out[0] (.names)                       0.103     3.073
r9.t0.t0.s0.out[7].D[0] (dffre)                                             0.000     3.073
data arrival time                                                                     3.073

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r9.t0.t0.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.073
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.290


#Path 78
Startpoint: a2.out_1[22].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[22].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a2.out_1[22].C[0] (dffre)                                        0.894     0.894
a2.out_1[22].Q[0] (dffre) [clock-to-output]                      0.154     1.048
a3.S4_0.S_0.in[6].in[0] (.names)                                 0.308     1.356
a3.S4_0.S_0.in[6].out[0] (.names)                                0.197     1.553
a3.k5a[22].D[0] (dffre)                                          1.520     3.073
data arrival time                                                          3.073

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a3.k5a[22].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.073
--------------------------------------------------------------------------------
slack (MET)                                                                0.290


#Path 79
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.out_1[108].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li2923_li2923.in[1] (.names)                                                                                                                                                          0.305     1.492
$abc$1057796$abc$738720$li2923_li2923.out[0] (.names)                                                                                                                                                         0.218     1.710
a5.out_1[108].D[0] (dffre)                                                                                                                                                                                    1.361     3.071
data arrival time                                                                                                                                                                                                       3.071

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a5.out_1[108].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.071
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.292


#Path 80
Startpoint: r7.state_out[117].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t1.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[117].C[0] (dffre)                                              0.894     0.894
r7.state_out[117].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n14868__.in[3] (.names)                                1.201     2.249
$abc$1636041$new_new_n14868__.out[0] (.names)                               0.173     2.422
$abc$1057796$abc$738720$li6599_li6599.in[5] (.names)                        0.546     2.967
$abc$1057796$abc$738720$li6599_li6599.out[0] (.names)                       0.103     3.070
r8.t0.t1.s0.out[7].D[0] (dffre)                                             0.000     3.070
data arrival time                                                                     3.070

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t0.t1.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.070
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.293


#Path 81
Startpoint: r5.state_out[2].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t3.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r5.state_out[2].C[0] (dffre)                                                0.894     0.894
r5.state_out[2].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n16105__.in[2] (.names)                                0.841     1.890
$abc$1636041$new_new_n16105__.out[0] (.names)                               0.103     1.992
$abc$1057796$abc$738720$li6144_li6144.in[4] (.names)                        0.905     2.898
$abc$1057796$abc$738720$li6144_li6144.out[0] (.names)                       0.173     3.070
r6.t3.t3.s0.out[7].D[0] (dffre)                                             0.000     3.070
data arrival time                                                                     3.070

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r6.t3.t3.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.070
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.293


#Path 82
Startpoint: r3.state_out[98].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s4.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[98].C[0] (dffre)                                               0.894     0.894
r3.state_out[98].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n18866__.in[1] (.names)                                1.198     2.246
$abc$1636041$new_new_n18866__.out[0] (.names)                               0.173     2.419
$abc$1057796$abc$738720$li5410_li5410.in[2] (.names)                        0.549     2.967
$abc$1057796$abc$738720$li5410_li5410.out[0] (.names)                       0.103     3.070
r4.t0.t3.s4.out[3].D[0] (dffre)                                             0.000     3.070
data arrival time                                                                     3.070

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t0.t3.s4.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.070
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.293


#Path 83
Startpoint: r6.state_out[59].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t0.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[59].C[0] (dffre)                                               0.894     0.894
r6.state_out[59].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15383__.in[2] (.names)                                1.079     2.127
$abc$1636041$new_new_n15383__.out[0] (.names)                               0.054     2.181
$abc$1057796$abc$738720$li6374_li6374.in[5] (.names)                        0.783     2.965
$abc$1057796$abc$738720$li6374_li6374.out[0] (.names)                       0.103     3.067
r7.t2.t0.s0.out[7].D[0] (dffre)                                             0.000     3.067
data arrival time                                                                     3.067

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t2.t0.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.067
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.295


#Path 84
Startpoint: a5.out_1[59].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[27].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     0.000
a5.out_1[59].C[0] (dffre)                                        0.894     0.894
a5.out_1[59].Q[0] (dffre) [clock-to-output]                      0.154     1.048
a6.S4_0.S_3.in[3].in[2] (.names)                                 0.783     1.832
a6.S4_0.S_3.in[3].out[0] (.names)                                0.136     1.967
a6.k5a[27].D[0] (dffre)                                          1.099     3.066
data arrival time                                                          3.066

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                0.000     2.500
a6.k5a[27].C[0] (dffre)                                          0.894     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.066
--------------------------------------------------------------------------------
slack (MET)                                                                0.296


#Path 85
Startpoint: r6.state_out[77].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s4.out[1].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[77].C[0] (dffre)                                               0.894     0.894
r6.state_out[77].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15502__.in[5] (.names)                                1.027     2.076
$abc$1636041$new_new_n15502__.out[0] (.names)                               0.173     2.248
$abc$1057796$abc$738720$li6350_li6350.in[4] (.names)                        0.664     2.912
$abc$1057796$abc$738720$li6350_li6350.out[0] (.names)                       0.152     3.064
r7.t1.t2.s4.out[1].D[0] (dffre)                                             0.000     3.064
data arrival time                                                                     3.064

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t1.t2.s4.out[1].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.064
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.299


#Path 86
Startpoint: r2.state_out[125].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r2.state_out[125].C[0] (dffre)                                                                                                                                                                                 0.894     0.894
r2.state_out[125].Q[0] (dffre) [clock-to-output]                                                                                                                                                               0.154     1.048
$techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K)                       1.835     2.884
data arrival time                                                                                                                                                                                                        2.884

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -2.884
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.299


#Path 87
Startpoint: r1.state_out[125].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[125].C[0] (dffre)                                                                                                                                                                                 0.894     0.894
r1.state_out[125].Q[0] (dffre) [clock-to-output]                                                                                                                                                               0.154     1.048
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K)                       1.835     2.884
data arrival time                                                                                                                                                                                                        2.884

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -2.884
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.299


#Path 88
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[152].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.187
$abc$1057796$abc$738720$li2199_li2199.in[1] (.names)                                                                                                                                                          0.905     2.092
$abc$1057796$abc$738720$li2199_li2199.out[0] (.names)                                                                                                                                                         0.148     2.240
a3.out_1[152].D[0] (dffre)                                                                                                                                                                                    0.822     3.062
data arrival time                                                                                                                                                                                                       3.062

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[152].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.062
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.301


#Path 89
Startpoint: r6.state_out[17].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r6.state_out[17].C[0] (dffre)                                               0.894     0.894
r6.state_out[17].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n15122__.in[5] (.names)                                0.963     2.012
$abc$1636041$new_new_n15122__.out[0] (.names)                               0.173     2.184
$abc$1057796$abc$738720$li6429_li6429.in[4] (.names)                        0.725     2.909
$abc$1057796$abc$738720$li6429_li6429.out[0] (.names)                       0.152     3.061
r7.t3.t1.s0.out[6].D[0] (dffre)                                             0.000     3.061
data arrival time                                                                     3.061

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r7.t3.t1.s0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.061
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.302


#Path 90
Startpoint: r4.state_out[4].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t3.t3.s0.out[0].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r4.state_out[4].C[0] (dffre)                                                0.894     0.894
r4.state_out[4].Q[0] (dffre) [clock-to-output]                              0.154     1.048
$abc$1636041$new_new_n17270__.in[1] (.names)                                1.082     2.130
$abc$1636041$new_new_n17270__.out[0] (.names)                               0.173     2.303
$abc$1057796$abc$738720$li5837_li5837.in[4] (.names)                        0.607     2.909
$abc$1057796$abc$738720$li5837_li5837.out[0] (.names)                       0.152     3.061
r5.t3.t3.s0.out[0].D[0] (dffre)                                             0.000     3.061
data arrival time                                                                     3.061

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r5.t3.t3.s0.out[0].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.061
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.302


#Path 91
Startpoint: r3.state_out[121].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t0.s0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[121].C[0] (dffre)                                              0.894     0.894
r3.state_out[121].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n19078__.in[4] (.names)                                0.783     1.832
$abc$1636041$new_new_n19078__.out[0] (.names)                               0.173     2.004
$abc$1057796$abc$738720$li5370_li5370.in[4] (.names)                        0.905     2.909
$abc$1057796$abc$738720$li5370_li5370.out[0] (.names)                       0.152     3.061
r4.t0.t0.s0.out[3].D[0] (dffre)                                             0.000     3.061
data arrival time                                                                     3.061

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t0.t0.s0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.061
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.302


#Path 92
Startpoint: r5.state_out[122].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r5.state_out[122].C[0] (dffre)                                              0.894     0.894
r5.state_out[122].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n16911__.in[5] (.names)                                1.082     2.130
$abc$1636041$new_new_n16911__.out[0] (.names)                               0.152     2.282
$abc$1057796$abc$738720$li5983_li5983.in[5] (.names)                        0.603     2.886
$abc$1057796$abc$738720$li5983_li5983.out[0] (.names)                       0.173     3.058
r6.t0.t0.s0.out[7].D[0] (dffre)                                             0.000     3.058
data arrival time                                                                     3.058

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r6.t0.t0.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.058
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.305


#Path 93
Startpoint: r1.state_out[123].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[123].C[0] (dffre)                                                                                                                                                                                 0.894     0.894
r1.state_out[123].Q[0] (dffre) [clock-to-output]                                                                                                                                                               0.154     1.048
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K)                       1.829     2.878
data arrival time                                                                                                                                                                                                        2.878

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.212     3.182
data required time                                                                                                                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.182
data arrival time                                                                                                                                                                                                       -2.878
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.305


#Path 94
Startpoint: r11.state_out[61].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r11.state_out[61].C[0] (dffre)                                              0.894     0.894
r11.state_out[61].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n14163__.in[0] (.names)                                1.021     2.069
$abc$1636041$new_new_n14163__.out[0] (.names)                               0.025     2.095
$abc$1057796$abc$738720$li7131_li7131.in[4] (.names)                        0.783     2.878
$abc$1057796$abc$738720$li7131_li7131.out[0] (.names)                       0.173     3.050
rf.S4_3.S_0.out[3].D[0] (dffre)                                             0.000     3.050
data arrival time                                                                     3.050

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
rf.S4_3.S_0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.050
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.312


#Path 95
Startpoint: r3.state_out[122].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t0.s0.out[7].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r3.state_out[122].C[0] (dffre)                                              0.894     0.894
r3.state_out[122].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n19066__.in[3] (.names)                                1.143     2.191
$abc$1636041$new_new_n19066__.out[0] (.names)                               0.152     2.343
$abc$1057796$abc$738720$li5372_li5372.in[2] (.names)                        0.603     2.947
$abc$1057796$abc$738720$li5372_li5372.out[0] (.names)                       0.103     3.049
r4.t0.t0.s0.out[7].D[0] (dffre)                                             0.000     3.049
data arrival time                                                                     3.049

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r4.t0.t0.s0.out[7].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.049
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.314


#Path 96
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[134].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                                          0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     0.000
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                         0.894     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K) [clock-to-output]     0.051     0.945
$abc$1057796$abc$738720$li2181_li2181.in[1] (.names)                                                                                                                                                          0.603     1.549
$abc$1057796$abc$738720$li2181_li2181.out[0] (.names)                                                                                                                                                         0.218     1.767
a3.out_1[134].D[0] (dffre)                                                                                                                                                                                    1.282     3.049
data arrival time                                                                                                                                                                                                       3.049

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                             2.500     2.500
clock source latency                                                                                                                                                                                          0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                             0.000     2.500
a3.out_1[134].C[0] (dffre)                                                                                                                                                                                    0.894     3.394
clock uncertainty                                                                                                                                                                                             0.000     3.394
cell setup time                                                                                                                                                                                              -0.032     3.363
data required time                                                                                                                                                                                                      3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                      3.363
data arrival time                                                                                                                                                                                                      -3.049
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                             0.314


#Path 97
Startpoint: a5.out_1[38].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                         0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     0.000
a5.out_1[38].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
a5.out_1[38].Q[0] (dffre) [clock-to-output]                                                                                                                                                                  0.154     1.048
a6.S4_0.S_2.in[6].in[2] (.names)                                                                                                                                                                             1.085     2.133
a6.S4_0.S_2.in[6].out[0] (.names)                                                                                                                                                                            0.148     2.281
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K)                       0.579     2.861
data arrival time                                                                                                                                                                                                      2.861

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                         0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                            0.000     2.500
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                            0.000     3.394
cell setup time                                                                                                                                                                                             -0.212     3.182
data required time                                                                                                                                                                                                     3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                     3.182
data arrival time                                                                                                                                                                                                     -2.861
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                            0.322


#Path 98
Startpoint: r7.state_out[13].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s0.out[3].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[13].C[0] (dffre)                                               0.894     0.894
r7.state_out[13].Q[0] (dffre) [clock-to-output]                             0.154     1.048
$abc$1636041$new_new_n12584__.in[0] (.names)                                1.323     2.371
$abc$1636041$new_new_n12584__.out[0] (.names)                               0.152     2.523
$abc$1057796$abc$738720$li6741_li6741.in[4] (.names)                        0.366     2.889
$abc$1057796$abc$738720$li6741_li6741.out[0] (.names)                       0.152     3.040
r8.t3.t2.s0.out[3].D[0] (dffre)                                             0.000     3.040
data arrival time                                                                     3.040

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t3.t2.s0.out[3].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.040
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.322


#Path 99
Startpoint: r7.state_out[115].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t1.s0.out[6].D[0] (dffre clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                           0.000     0.000
clock source latency                                                        0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     0.000
r7.state_out[115].C[0] (dffre)                                              0.894     0.894
r7.state_out[115].Q[0] (dffre) [clock-to-output]                            0.154     1.048
$abc$1636041$new_new_n14877__.in[4] (.names)                                1.082     2.130
$abc$1636041$new_new_n14877__.out[0] (.names)                               0.090     2.221
$abc$1057796$abc$738720$li6605_li6605.in[4] (.names)                        0.667     2.888
$abc$1057796$abc$738720$li6605_li6605.out[0] (.names)                       0.152     3.040
r8.t0.t1.s0.out[6].D[0] (dffre)                                             0.000     3.040
data arrival time                                                                     3.040

clock a0.S4_0.S_0.clk (rise edge)                                           2.500     2.500
clock source latency                                                        0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                           0.000     2.500
r8.t0.t1.s0.out[6].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                           0.000     3.394
cell setup time                                                            -0.032     3.363
data required time                                                                    3.363
-------------------------------------------------------------------------------------------
data required time                                                                    3.363
data arrival time                                                                    -3.040
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.323


#Path 100
Startpoint: r1.state_out[90].Q[0] (dffre clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     0.000
r1.state_out[90].C[0] (dffre)                                                                                                                                                                                  0.894     0.894
r1.state_out[90].Q[0] (dffre) [clock-to-output]                                                                                                                                                                0.154     1.048
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K)                       1.896     2.945
data arrival time                                                                                                                                                                                                        2.945

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                           0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input)                                                                                                                                                                              0.000     2.500
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                               -0.125     3.269
data required time                                                                                                                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       3.269
data arrival time                                                                                                                                                                                                       -2.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              0.324


#End of timing report
