// Seed: 4074156741
module module_0;
  wire id_1;
  tri0 id_2 = (1) - {1{1}}, id_3;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  logic [7:0] id_4;
  uwire id_5 = 1;
  module_0(); id_6(
      .id_0(1),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_4),
      .id_4(1),
      .id_5(id_0),
      .id_6(id_2),
      .id_7(id_2),
      .id_8(id_2 & 1),
      .id_9(1),
      .id_10(id_4[1'h0 : {1{1}}]),
      .id_11(id_0),
      .id_12(id_4),
      .id_13(1)
  );
endmodule
