// Seed: 1147674857
module module_0;
  always @(negedge id_1[1 : 1]) begin : LABEL_0
    id_1 = id_1;
  end
  assign id_2 = id_2;
  assign module_1.id_4 = 0;
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wand id_2,
    input  tri  id_3,
    input  wand id_4
);
  string id_6;
  module_0 modCall_1 ();
  assign id_0 = 1;
  assign id_6 = "";
  wire id_7;
  id_8(
      .id_0(id_7), .id_1(1), .id_2(1)
  );
endmodule
