[Part Management]
Configuration File=D:\Cadence\Cadence\Cadence_SPB_17.2-2016\tools\Capture\Samples\BENCHACC.DBC
DemoConfiguration File=D:\Cadence\Cadence\Cadence_SPB_17.2-2016\tools\Capture\Samples\DemoBENCHACC.DBC
Connect=9A8D8C85869EA89286AEDAD8D2B0ABCDCFDFEDAB6F70697286ACDCDCCACADBDFA988859DA6ABCCD0DAD8CFC8A6ABCCD0DAD8CFC8A6ABCCD0DAD8CFCBB9AA99A8976F6C67666669686E99D7EAE5E2E6D6C6CBD8EBF0EEDEC8B6BBD5E4E3D8DFD6A58E9A98927D798D8495CEE0DCB898A08D747295D3EED8BAC9DACFDBD5A57F90C4CAB3AD92747296C4DDD9DBEBF0B87F95C2DEE8EDC9B6D5D9DFB774728EC2E4DCBCB6D5D9DFB7747290C4B9BCDECDDCB8747290C4CDA192909A9675738898A5CFECE7E6E8EDB874728CC0EBEEE7D6D4C0C3DAD0A97F919B99979A9474728EC2D7CCB0C4F3B87F84B2D7B7BEE9B874728C958EB9E4EBBA747292AEA28844
[Part Selector Configured Libraries]
Number of Configured Libraries=5
Library2=D:\CADENCE\CADENCE\CADENCE_SPB_17.2-2016\TOOLS\CAPTURE\LIBRARY\TRANSISTOR.OLB
Library3=D:\CADENCE\CADENCE\CADENCE_SPB_17.2-2016\TOOLS\CAPTURE\LIBRARY\CONNECTOR.OLB
Library0=D:\CADENCE\CADENCE\CADENCE_SPB_17.2-2016\TOOLS\CAPTURE\LIBRARY\FPGA.OLB
Library1=D:\CADENCE\CADENCE\CADENCE_SPB_17.2-2016\TOOLS\CAPTURE\LIBRARY\DISCRETE.OLB
Library4=D:\CADENCE\CADENCE\CADENCE_SPB_17.2-2016\TOOLS\CAPTURE\LIBRARY\REGULATOR.OLB
[Symbol Selector Configured Libraries]
Number of Configured Libraries=3
Library2=D:\四轴学习相关文件\PCB库文件和PCB板\SCH\LIBRARY1.OLB
Library0=D:\Cadence\Cadence\Cadence_SPB_17.2-2016\tools\Capture\Library\PSpice\source.olb
Library1=D:\Cadence\Cadence\Cadence_SPB_17.2-2016\tools\capture\LIBRARY\CAPSYM.OLB
[Footprint Viewer Type]
Type=Allegro
[Allegro Footprints]
Dir0=D:\Cadence\Cadence\Cadence_SPB_17.2-2016\share\pcb\pcb_lib\symbols
