0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/ZLL/Desktop/fpga-24su/divider/divider.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v,1752817288,verilog,,,,divider_tb,,,,,,,,
C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd,1752816358,vhdl,,,,div_gen_0,,,,,,,,
