

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_1u_relu_config21_s'
================================================================
* Date:           Sat Apr  2 23:58:28 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.206 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028| 5.140 us | 5.140 us |  1028|  1028|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     1026|     1026|         4|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     87|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     178|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     178|    194|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_78_p2                        |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_88_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln60_fu_72_p2                |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |out_data_data_V_fu_93_p3          |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  87|          62|          52|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_V_blk_n      |   9|          2|    1|          2|
    |i_0_reg_61               |   9|          2|   11|         22|
    |res_V_data_V_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16|   17|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_61               |  11|   0|   11|          0|
    |icmp_ln60_reg_104        |   1|   0|    1|          0|
    |out_data_data_V_reg_123  |  31|   0|   31|          0|
    |tmp_data_0_V_reg_113     |  32|   0|   32|          0|
    |trunc_ln1494_reg_118     |  31|   0|   31|          0|
    |icmp_ln60_reg_104        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 178|  32|  115|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_done                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,1u>,relu_config21> | return value |
|data_V_data_V_dout     |  in |   32|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|res_V_data_V_din       | out |   32|   ap_fifo  |                 res_V_data_V                 |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                 res_V_data_V                 |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                 res_V_data_V                 |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

