# Verilog-Based-RAM-and-ROM-Memory-Design
This project implements basic RAM and ROM memory modules using Verilog. It includes the simulation and verification of memory read and write operations for RAM and the preloaded data functionality for ROM.
