irq_set_chip_and_handler	,	F_37
num_crtcs	,	V_21
MDP5_IRQ_INTF2_UNDER_RUN	,	V_12
hwirq	,	V_26
MDSS_HW_INTR_STATUS_INTR_MDP	,	V_25
irq_set_chip_data	,	F_38
REG_MDP5_MDP_INTR_CLEAR	,	F_10
drm_device	,	V_14
dev	,	V_15
mdp5_irq_domain_fini	,	F_43
mdp5_irq_error_handler	,	F_5
irq_domain	,	V_35
id	,	V_19
mdp5_enable	,	F_9
MDP5_IRQ_INTF1_UNDER_RUN	,	V_11
mdp_update_vblank_mask	,	F_27
mdp5_kms	,	V_8
IRQ_HANDLED	,	V_29
crtc	,	V_31
irqmask	,	V_2
mdp5_disable	,	F_11
VERB	,	F_18
domain	,	V_28
mdp5_crtc_vblank	,	F_20
of_node	,	V_44
device	,	V_43
irq_data	,	V_32
status	,	V_20
mdp5_irq	,	F_22
EPERM	,	V_39
REG_MDP5_MDP_INTR_EN	,	F_4
handle_level_irq	,	V_41
kms	,	V_7
intr	,	V_23
"intr=%08x"	,	L_3
irq_hw_number_t	,	T_3
drm_handle_vblank	,	F_21
irq_data_get_irq_chip_data	,	F_30
drm_crtc	,	V_30
mdp5_disable_vblank	,	F_28
IRQF_VALID	,	V_42
REG_MDP5_MDP_INTR_STATUS	,	F_17
clear_bit	,	F_32
enabled_mask	,	V_34
mdp5_hw_mask_irq	,	F_29
d	,	V_36
uint32_t	,	T_1
irq	,	V_4
mdp5_hw_irqdomain_ops	,	V_45
fls	,	F_23
MDP5_IRQ_INTF3_UNDER_RUN	,	V_13
smp_mb__before_atomic	,	F_31
mdp5_write	,	F_2
mdp5_irq_postinstall	,	F_12
irq_domain_remove	,	F_44
MDP5_IRQ_INTF0_UNDER_RUN	,	V_10
VALID_IRQS	,	V_38
"errors: %08x\n"	,	L_1
to_mdp_kms	,	F_8
mdp5_hw_irqdomain_map	,	F_36
mdp5_irq_mdp	,	F_15
to_mdp5_kms	,	F_3
priv	,	V_17
irqstatus	,	V_5
mdp5_enable_vblank	,	F_26
irq_domain_add_linear	,	F_41
mdp5_hw_irq_chip	,	V_40
mdp5_irq_uninstall	,	F_14
DRM_ERROR	,	F_6
mdp_irq_register	,	F_13
generic_handle_irq	,	F_24
crtcs	,	V_22
error_handler	,	V_9
ENXIO	,	V_46
smp_mb__after_atomic	,	F_33
mdp_kms	,	V_1
mdp_dispatch_irqs	,	F_19
irqd	,	V_33
irqcontroller	,	V_27
"mdp5 irq domain add failed\n"	,	L_4
dev_err	,	F_42
irq_find_mapping	,	F_25
host_data	,	V_37
mdp5_set_irqmask	,	F_1
REG_MDSS_HW_INTR_STATUS	,	V_24
mdp_irq	,	V_3
mdp5_irq_preinstall	,	F_7
set_bit	,	F_35
irqreturn_t	,	T_2
msm_kms	,	V_6
mdp5_hw_unmask_irq	,	F_34
msm_drm_private	,	V_16
mdp5_read	,	F_16
set_irq_flags	,	F_39
dev_private	,	V_18
"status=%08x"	,	L_2
mdp5_irq_domain_init	,	F_40
