{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715849111921 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "speed_module EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"speed_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715849111976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715849111993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715849111994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715849112119 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715849112127 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715849112528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715849112528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715849112528 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 18402 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715849112543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 18403 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715849112543 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 18404 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715849112543 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715849112543 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1715849113335 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "speed_module.sdc " "Synopsys Design Constraints File file not found: 'speed_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715849113349 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715849113349 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715849113453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""}  } { { "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/studyprogram/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/top.v" 6 0 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715849113919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:lcd\|state_c.IDLE  " "Automatically promoted node lcd:lcd\|state_c.IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[0\] " "Destination node lcd:lcd\|cnt_15ms\[0\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[1\] " "Destination node lcd:lcd\|cnt_15ms\[1\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[2\] " "Destination node lcd:lcd\|cnt_15ms\[2\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[3\] " "Destination node lcd:lcd\|cnt_15ms\[3\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[4\] " "Destination node lcd:lcd\|cnt_15ms\[4\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[5\] " "Destination node lcd:lcd\|cnt_15ms\[5\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[6\] " "Destination node lcd:lcd\|cnt_15ms\[6\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[7\] " "Destination node lcd:lcd\|cnt_15ms\[7\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[8\] " "Destination node lcd:lcd\|cnt_15ms\[8\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|cnt_15ms\[9\] " "Destination node lcd:lcd\|cnt_15ms\[9\]" {  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 141 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|cnt_15ms[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715849113919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1715849113919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715849113919 ""}  } { { "lcd.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/Speed_module/lcd.v" 17 -1 0 } } { "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/studyprogram/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd:lcd|state_c.IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715849113919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715849114693 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715849114702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715849114703 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715849114712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715849114725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715849114734 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715849114734 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715849114741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715849115161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715849115172 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715849115172 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[0\] " "Node \"i_rdaddr_speed\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[1\] " "Node \"i_rdaddr_speed\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[2\] " "Node \"i_rdaddr_speed\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[3\] " "Node \"i_rdaddr_speed\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[4\] " "Node \"i_rdaddr_speed\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[5\] " "Node \"i_rdaddr_speed\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[6\] " "Node \"i_rdaddr_speed\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_rdaddr_speed\[7\] " "Node \"i_rdaddr_speed\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/studyprogram/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rdaddr_speed\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1715849115279 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715849115279 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715849115280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715849116252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715849118724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715849118790 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715849135056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715849135057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715849136155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "D:/Study/UIT/DA/DA1/verilog/Speed_module/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715849145338 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715849145338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715849161988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1715849161993 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715849161993 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.56 " "Total time spent on timing analysis during the Fitter is 5.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715849162274 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715849162292 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1715849162452 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1715849162452 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715849163027 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715849163509 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715849164226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715849164764 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715849165049 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1715849165051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/UIT/DA/DA1/verilog/Speed_module/output_files/speed_module.fit.smsg " "Generated suppressed messages file D:/Study/UIT/DA/DA1/verilog/Speed_module/output_files/speed_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715849165760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5936 " "Peak virtual memory: 5936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715849167446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 15:46:07 2024 " "Processing ended: Thu May 16 15:46:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715849167446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715849167446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715849167446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715849167446 ""}
