<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 28 16:25:49 2025" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="finn_design" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="ap_clk2x"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="ap_clk2x"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="ap_clk"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="ap_clk2x"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="ap_clk"/>
        <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="ap_clk2x"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="ap_rst_n"/>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="in0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="in0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="in0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="out0_V_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="out0_V_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="out0_V_TREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="s_axis_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_6_out0_V" NAME="m_axis_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2114323584" FULLNAME="/MVAU_hls_0/MVAU_hls_0" HWVERSION="1.0" INSTANCE="MVAU_hls_0_MVAU_hls_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_0" VLNV="xilinx.com:hls:MVAU_hls_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="66"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_0" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in1_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in1_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1279" NAME="in1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_0_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_0_MVAU_hls_0_wstrm_m_axis_0" NAME="in1_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="160"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_0_MVAU_hls_0_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MVAU_hls_0/MVAU_hls_0_wstrm" HWVERSION="1.0" INSTANCE="MVAU_hls_0_MVAU_hls_0_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_0_memstream_wrapper" VLNV="xilinx.com:module_ref:MVAU_hls_0_memstream_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SETS" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="60"/>
        <PARAMETER NAME="WIDTH" VALUE="1280"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_0_98l6xjgz/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="PUMPED_MEMORY" VALUE="0"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="14"/>
        <PARAMETER NAME="SET_BITS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_0_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk2x" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axilite_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="s_axilite_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_WREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_WVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axilite_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axilite_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_BREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_BVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="13" NAME="s_axilite_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_RREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_RVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axilite_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1279" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_0_MVAU_hls_0_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="160"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="14"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114323584" FULLNAME="/MVAU_hls_1/MVAU_hls_1" HWVERSION="1.0" INSTANCE="MVAU_hls_1_MVAU_hls_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_1" VLNV="xilinx.com:hls:MVAU_hls_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_1_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="73"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in1_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in1_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_2_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_1_MVAU_hls_1_wstrm_m_axis_0" NAME="in1_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_1_MVAU_hls_1_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MVAU_hls_1/MVAU_hls_1_wstrm" HWVERSION="1.0" INSTANCE="MVAU_hls_1_MVAU_hls_1_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_1_memstream_wrapper" VLNV="xilinx.com:module_ref:MVAU_hls_1_memstream_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SETS" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="64"/>
        <PARAMETER NAME="WIDTH" VALUE="128"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_1_fbvlgfw2/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="PUMPED_MEMORY" VALUE="0"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="SET_BITS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_1_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk2x" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axilite_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="s_axilite_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_WREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_WVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axilite_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axilite_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_BREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_BVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="s_axilite_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_RREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_RVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axilite_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_1_MVAU_hls_1_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114323584" FULLNAME="/MVAU_hls_2/MVAU_hls_2" HWVERSION="1.0" INSTANCE="MVAU_hls_2_MVAU_hls_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_2" VLNV="xilinx.com:hls:MVAU_hls_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_2_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="72"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in1_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in1_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_4_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_2_MVAU_hls_2_wstrm_m_axis_0" NAME="in1_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_2_MVAU_hls_2_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MVAU_hls_2/MVAU_hls_2_wstrm" HWVERSION="1.0" INSTANCE="MVAU_hls_2_MVAU_hls_2_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_2_memstream_wrapper" VLNV="xilinx.com:module_ref:MVAU_hls_2_memstream_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SETS" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="64"/>
        <PARAMETER NAME="WIDTH" VALUE="128"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_2_ydwodgk1/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="PUMPED_MEMORY" VALUE="0"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="SET_BITS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_2_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk2x" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axilite_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="s_axilite_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_WREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_WVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axilite_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axilite_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_BREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_BVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="9" NAME="s_axilite_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_RREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_RVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axilite_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_2_MVAU_hls_2_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="10"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="2114323584" FULLNAME="/MVAU_hls_3/MVAU_hls_3" HWVERSION="1.0" INSTANCE="MVAU_hls_3_MVAU_hls_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_3" VLNV="xilinx.com:hls:MVAU_hls_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_3_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="67"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_5" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in1_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in1_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in1_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_6" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_5_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_3_MVAU_hls_3_wstrm_m_axis_0" NAME="in1_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in1_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in1_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in1_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="MVAU_hls_3_MVAU_hls_3_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MVAU_hls_3/MVAU_hls_3_wstrm" HWVERSION="1.0" INSTANCE="MVAU_hls_3_MVAU_hls_3_wstrm" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MVAU_hls_3_memstream_wrapper" VLNV="xilinx.com:module_ref:MVAU_hls_3_memstream_wrapper:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="SETS" VALUE="1"/>
        <PARAMETER NAME="DEPTH" VALUE="64"/>
        <PARAMETER NAME="WIDTH" VALUE="8"/>
        <PARAMETER NAME="INIT_FILE" VALUE="/tmp/finn_dev_changhong/code_gen_ipgen_MVAU_hls_3_6vw2rhtv/memblock.dat"/>
        <PARAMETER NAME="RAM_STYLE" VALUE="auto"/>
        <PARAMETER NAME="PUMPED_MEMORY" VALUE="0"/>
        <PARAMETER NAME="AXILITE_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="SET_BITS" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_MVAU_hls_3_wstrm_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk2x" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axilite_AWREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_AWVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_AWPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axilite_AWADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_WREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_WVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axilite_WDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axilite_WSTRB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_BREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_BVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_BRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_ARREADY" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_ARVALID" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axilite_ARPROT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axilite_ARADDR" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axilite_RREADY" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axilite_RVALID" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axilite_RRESP" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axilite_RDATA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in1_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in1_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in1_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in1_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_3_MVAU_hls_3_wstrm_m_axis_0" NAME="m_axis_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="s_axis_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" DATAWIDTH="32" NAME="s_axilite" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="8"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axilite_AWADDR"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axilite_AWPROT"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axilite_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axilite_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axilite_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axilite_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axilite_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axilite_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axilite_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axilite_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axilite_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axilite_ARADDR"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axilite_ARPROT"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axilite_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axilite_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axilite_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axilite_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axilite_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axilite_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_0" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_0" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="32"/>
        <PARAMETER NAME="OBITS" VALUE="128"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="32"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_1" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_1_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_0_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingDataWidthConverter_rtl_1" HWVERSION="1.0" INSTANCE="StreamingDataWidthConverter_rtl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingDataWidthConverter_rtl_1" VLNV="xilinx.com:module_ref:StreamingDataWidthConverter_rtl_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IBITS" VALUE="2"/>
        <PARAMETER NAME="OBITS" VALUE="128"/>
        <PARAMETER NAME="AXI_IBITS" VALUE="8"/>
        <PARAMETER NAME="AXI_OBITS" VALUE="128"/>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingDataWidthConverter_rtl_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_3" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingFIFO_rtl_4" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_3_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_1_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_0" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_0" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="s_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="39" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_0" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_0_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_1" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_1" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_0_MVAU_hls_0_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_0_MVAU_hls_0" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_0_MVAU_hls_0_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_1_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_2" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_2" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_0_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_0" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_0_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_2_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_3" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_3" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_1_MVAU_hls_1_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_1_MVAU_hls_1" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_1_MVAU_hls_1_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_3_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_4" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_4" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_4:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="127" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingDataWidthConverter_rtl_1_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StreamingDataWidthConverter_rtl_1" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="127" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="StreamingDataWidthConverter_rtl_1_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_4_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_5" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_5" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_5:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_2_MVAU_hls_2_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_2_MVAU_hls_2" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_in0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="in0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_2_MVAU_hls_2_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_5_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StreamingFIFO_rtl_6" HWVERSION="1.0" INSTANCE="StreamingFIFO_rtl_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StreamingFIFO_rtl_6" VLNV="xilinx.com:module_ref:StreamingFIFO_rtl_6:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="finn_design_StreamingFIFO_rtl_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="maxcount" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="in0_V_TREADY" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="out0_V_TREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="in0_V_TVALID" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="out0_V_TVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="in0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="MVAU_hls_3_MVAU_hls_3_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MVAU_hls_3_MVAU_hls_3" PORT="out0_V_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="out0_V_TREADY" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="out0_V_TVALID" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out0_V_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="StreamingFIFO_rtl_6_out0_V_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="finn_design_imp" PORT="m_axis_0_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="MVAU_hls_3_MVAU_hls_3_out0_V" NAME="in0_V" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="in0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="in0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="in0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="StreamingFIFO_rtl_6_out0_V" NAME="out0_V" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="finn_design_ap_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="out0_V_TDATA"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="out0_V_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="out0_V_TREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
