{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640240119544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640240119545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 23 15:15:19 2021 " "Processing started: Thu Dec 23 15:15:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640240119545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240119545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240119545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640240120087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640240120087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_3 " "Found entity 1: week3_3" {  } { { "week3_3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/week3_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_change.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player_change.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 player_change " "Found entity 1: player_change" {  } { { "player_change.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/player_change.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128195 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../sym/Decimal_to_Binary_nine.bdf " "Can't analyze file -- file ../sym/Decimal_to_Binary_nine.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640240128198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd2_ledcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd2_ledcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd2_ledcontrol " "Found entity 1: rnd2_ledcontrol" {  } { { "rnd2_ledcontrol.v" "" { Text "C:/intelFPGA_lite/20.1/project1/rnd2_ledcontrol.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128202 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../term/eq.bdf " "Can't analyze file -- file ../term/eq.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1640240128205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "before_game.v 1 1 " "Found 1 design units, including 1 entities, in source file before_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 before_game " "Found entity 1: before_game" {  } { { "before_game.v" "" { Text "C:/intelFPGA_lite/20.1/project1/before_game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb.v 1 1 " "Found 1 design units, including 1 entities, in source file sb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB " "Found entity 1: SB" {  } { { "SB.v" "" { Text "C:/intelFPGA_lite/20.1/project1/SB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register_v3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register_v3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Register_v3 " "Found entity 1: Four_bit_Register_v3" {  } { { "Four_bit_Register_v3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/Four_bit_Register_v3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_1_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_1_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_1_4 " "Found entity 1: week3_1_4" {  } { { "week3_1_4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/week3_1_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week3_1_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file week3_1_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 week3_1_3 " "Found entity 1: week3_1_3" {  } { { "week3_1_3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/week3_1_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rnd2 " "Found entity 1: rnd2" {  } { { "rnd2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bw.v 1 1 " "Found 1 design units, including 1 entities, in source file bw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BW " "Found entity 1: BW" {  } { { "BW.v" "" { Text "C:/intelFPGA_lite/20.1/project1/BW.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_b_or_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file add_b_or_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_b_or_zero " "Found entity 1: add_b_or_zero" {  } { { "add_b_or_zero.v" "" { Text "C:/intelFPGA_lite/20.1/project1/add_b_or_zero.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register_v4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register_v4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_Register_v4 " "Found entity 1: four_bit_Register_v4" {  } { { "four_bit_Register_v4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_Register_v4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_ripple_carry_adder_v4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_ripple_carry_adder_v4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_ripple_carry_adder_v4 " "Found entity 1: four_bit_ripple_carry_adder_v4" {  } { { "four_bit_ripple_carry_adder_v4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_ripple_carry_adder_v3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_ripple_carry_adder_v3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_ripple_carry_adder_v3 " "Found entity 1: four_bit_ripple_carry_adder_v3" {  } { { "four_bit_ripple_carry_adder_v3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpractice.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpractice.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpractice " "Found entity 1: adderpractice" {  } { { "adderpractice.v" "" { Text "C:/intelFPGA_lite/20.1/project1/adderpractice.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_to_binary " "Found entity 1: Decimal_to_binary" {  } { { "Decimal_to_binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/Decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hb_clcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hb_clcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HB_CLCD " "Found entity 1: HB_CLCD" {  } { { "HB_CLCD.v" "" { Text "C:/intelFPGA_lite/20.1/project1/HB_CLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "com.v 1 1 " "Found 1 design units, including 1 entities, in source file com.v" { { "Info" "ISGN_ENTITY_NAME" "1 com " "Found entity 1: com" {  } { { "com.v" "" { Text "C:/intelFPGA_lite/20.1/project1/com.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbo.v 1 1 " "Found 1 design units, including 1 entities, in source file sbo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBO " "Found entity 1: SBO" {  } { { "SBO.v" "" { Text "C:/intelFPGA_lite/20.1/project1/SBO.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con4.v 1 1 " "Found 1 design units, including 1 entities, in source file con4.v" { { "Info" "ISGN_ENTITY_NAME" "1 con4 " "Found entity 1: con4" {  } { { "con4.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con3.v 1 1 " "Found 1 design units, including 1 entities, in source file con3.v" { { "Info" "ISGN_ENTITY_NAME" "1 con3 " "Found entity 1: con3" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con2.v 1 1 " "Found 1 design units, including 1 entities, in source file con2.v" { { "Info" "ISGN_ENTITY_NAME" "1 con2 " "Found entity 1: con2" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con1.v 1 1 " "Found 1 design units, including 1 entities, in source file con1.v" { { "Info" "ISGN_ENTITY_NAME" "1 con1 " "Found entity 1: con1" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test5 " "Found entity 1: test5" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test4 " "Found entity 1: test4" {  } { { "test4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_week_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ten_week_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ten_week_2 " "Found entity 1: ten_week_2" {  } { { "ten_week_2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/ten_week_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_lose.bdf 1 1 " "Found 1 design units, including 1 entities, in source file win_lose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 win_lose " "Found entity 1: win_lose" {  } { { "win_lose.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/win_lose.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rnd1 " "Found entity 1: rnd1" {  } { { "rnd1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.bdf 1 1 " "Found 1 design units, including 1 entities, in source file random.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/random.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_r.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_r.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_r " "Found entity 1: four_r" {  } { { "four_r.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_r.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/intelFPGA_lite/20.1/project1/control_unit.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project2 " "Found entity 1: project2" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_compare.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_compare.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_compare " "Found entity 1: two_bit_compare" {  } { { "two_bit_compare.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/two_bit_compare.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_reg_ce " "Found entity 1: two_bit_reg_ce" {  } { { "two_bit_reg_ce.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/two_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_calculate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sb_calculate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sb_calculate " "Found entity 1: sb_calculate" {  } { { "sb_calculate.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/sb_calculate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2cpractice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2cpractice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2cpractice " "Found entity 1: b2cpractice" {  } { { "b2cpractice.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/b2cpractice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win.v 1 1 " "Found 1 design units, including 1 entities, in source file you_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 You_Win " "Found entity 1: You_Win" {  } { { "You_Win.v" "" { Text "C:/intelFPGA_lite/20.1/project1/You_Win.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file you_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 You_Lose " "Found entity 1: You_Lose" {  } { { "You_Lose.v" "" { Text "C:/intelFPGA_lite/20.1/project1/You_Lose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.v 1 1 " "Found 1 design units, including 1 entities, in source file draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Draw " "Found entity 1: Draw" {  } { { "Draw.v" "" { Text "C:/intelFPGA_lite/20.1/project1/Draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd2_player.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd2_player.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rnd2_player " "Found entity 1: rnd2_player" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file five_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 five_counter " "Found entity 1: five_counter" {  } { { "five_counter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/five_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd2_point.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd2_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 rnd2_point " "Found entity 1: rnd2_point" {  } { { "rnd2_point.v" "" { Text "C:/intelFPGA_lite/20.1/project1/rnd2_point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd123.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd123.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rnd123 " "Found entity 1: rnd123" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_winner.v 1 1 " "Found 1 design units, including 1 entities, in source file final_winner.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_winner " "Found entity 1: final_winner" {  } { { "final_winner.v" "" { Text "C:/intelFPGA_lite/20.1/project1/final_winner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_control_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reset_control_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reset_control_test " "Found entity 1: reset_control_test" {  } { { "reset_control_test.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/reset_control_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapping.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapping.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapping " "Found entity 1: mapping" {  } { { "mapping.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/mapping.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rnd123 " "Elaborating entity \"rnd123\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640240128422 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { -40 192 240 -8 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst65 " "Block or symbol \"AND2\" of instance \"inst65\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 600 3344 3408 648 "inst65" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst67 " "Block or symbol \"AND2\" of instance \"inst67\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 680 3344 3408 728 "inst67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst70 " "Block or symbol \"AND2\" of instance \"inst70\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 912 3360 3424 960 "inst70" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst76 " "Block or symbol \"AND2\" of instance \"inst76\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1512 3392 3456 1560 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst79 " "Block or symbol \"AND2\" of instance \"inst79\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1288 3392 3456 1336 "inst79" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst6886 " "Block or symbol \"AND2\" of instance \"inst6886\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 752 3352 3416 800 "inst6886" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst85 " "Block or symbol \"AND2\" of instance \"inst85\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1864 1576 1640 1912 "inst85" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128477 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst92 " "Block or symbol \"AND2\" of instance \"inst92\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1936 1576 1640 1984 "inst92" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst93 " "Block or symbol \"AND2\" of instance \"inst93\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2104 1576 1640 2152 "inst93" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst95 " "Block or symbol \"AND2\" of instance \"inst95\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2208 1584 1648 2256 "inst95" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst98 " "Block or symbol \"AND2\" of instance \"inst98\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2344 1584 1648 2392 "inst98" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1005 " "Block or symbol \"AND2\" of instance \"inst1005\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2504 1584 1648 2552 "inst1005" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1008 " "Block or symbol \"AND2\" of instance \"inst1008\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2632 1584 1648 2680 "inst1008" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst100 " "Block or symbol \"AND2\" of instance \"inst100\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2760 1656 1720 2808 "inst100" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst105 " "Block or symbol \"AND2\" of instance \"inst105\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2920 1680 1744 2968 "inst105" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst110 " "Block or symbol \"AND2\" of instance \"inst110\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3064 1704 1768 3112 "inst110" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst115 " "Block or symbol \"AND2\" of instance \"inst115\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3200 1704 1768 3248 "inst115" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst120 " "Block or symbol \"AND2\" of instance \"inst120\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3360 1720 1784 3408 "inst120" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst125 " "Block or symbol \"AND2\" of instance \"inst125\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3496 1744 1808 3544 "inst125" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst130 " "Block or symbol \"AND2\" of instance \"inst130\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3656 1752 1816 3704 "inst130" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst135 " "Block or symbol \"AND2\" of instance \"inst135\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3824 1776 1840 3872 "inst135" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1240 976 1024 1272 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128478 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK final_winner inst4 " "Port \"CLK\" of type final_winner and instance \"inst4\" is missing source signal" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1864 3608 3824 1976 "inst4" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1640240128481 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst14 " "Primitive \"OR3\" of instance \"inst14\" not used" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 600 1664 1728 648 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rnd_reset_control.v 1 1 " "Using design file rnd_reset_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rnd_reset_control " "Found entity 1: rnd_reset_control" {  } { { "rnd_reset_control.v" "" { Text "C:/intelFPGA_lite/20.1/project1/rnd_reset_control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640240128509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd_reset_control rnd_reset_control:inst " "Elaborating entity \"rnd_reset_control\" for hierarchy \"rnd_reset_control:inst\"" {  } { { "rnd123.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 72 312 496 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project2 project2:inst41 " "Elaborating entity \"project2\" for hierarchy \"project2:inst41\"" {  } { { "rnd123.bdf" "inst41" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { -88 592 840 392 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128511 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "pa " "Pin \"pa\" overlaps another pin, block, or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 320 816 992 336 "pa" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1111 " "Block or symbol \"AND2\" of instance \"inst1111\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 504 1368 1432 552 "inst1111" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1113 " "Block or symbol \"AND2\" of instance \"inst1113\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 632 1368 1432 680 "inst1113" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst15 " "Block or symbol \"OR2\" of instance \"inst15\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 544 1720 1784 592 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst22 " "Block or symbol \"OR2\" of instance \"inst22\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 480 1720 1784 528 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst24 " "Block or symbol \"OR2\" of instance \"inst24\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 728 1720 1784 776 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR3 inst26 " "Block or symbol \"OR3\" of instance \"inst26\" overlaps another block or symbol" {  } { { "project2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 632 1720 1784 680 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_compare project2:inst41\|two_bit_compare:inst2 " "Elaborating entity \"two_bit_compare\" for hierarchy \"project2:inst41\|two_bit_compare:inst2\"" {  } { { "project2.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 856 1368 1464 984 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128513 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst15 " "Block or symbol \"NOT\" of instance \"inst15\" overlaps another block or symbol" {  } { { "two_bit_compare.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/two_bit_compare.bdf" { { 408 288 336 440 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter project2:inst41\|four_bit_counter:inst20 " "Elaborating entity \"four_bit_counter\" for hierarchy \"project2:inst41\|four_bit_counter:inst20\"" {  } { { "project2.bdf" "inst20" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 440 1112 1240 536 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_lose project2:inst41\|win_lose:inst16 " "Elaborating entity \"win_lose\" for hierarchy \"project2:inst41\|win_lose:inst16\"" {  } { { "project2.bdf" "inst16" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 384 848 1000 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd1 project2:inst41\|rnd1:inst100 " "Elaborating entity \"rnd1\" for hierarchy \"project2:inst41\|rnd1:inst100\"" {  } { { "project2.bdf" "inst100" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 384 648 760 480 "inst100" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128517 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "rnd1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd1.bdf" { { 520 624 672 552 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128517 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "rnd1.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd1.bdf" { { 712 624 672 744 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random project2:inst41\|rnd1:inst100\|random:inst " "Elaborating entity \"random\" for hierarchy \"project2:inst41\|rnd1:inst100\|random:inst\"" {  } { { "rnd1.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd1.bdf" { { 168 344 440 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit project2:inst41\|control_unit:inst30 " "Elaborating entity \"control_unit\" for hierarchy \"project2:inst41\|control_unit:inst30\"" {  } { { "project2.bdf" "inst30" { Schematic "C:/intelFPGA_lite/20.1/project1/project2.bdf" { { 720 512 680 864 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd2_player rnd2_player:inst1 " "Elaborating entity \"rnd2_player\" for hierarchy \"rnd2_player:inst1\"" {  } { { "rnd123.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 584 600 840 1160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128521 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[0\] outoutsum " "Bus \"outoutsum2\[0\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 184 4392 4409 605 "outoutsum2\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[1\] outoutsum " "Bus \"outoutsum2\[1\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 200 4408 4425 605 "outoutsum2\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[2\] outoutsum " "Bus \"outoutsum2\[2\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 216 4424 4441 605 "outoutsum2\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[3\] outoutsum " "Bus \"outoutsum2\[3\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 232 4440 4457 605 "outoutsum2\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[4\] outoutsum " "Bus \"outoutsum2\[4\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 536 4456 4473 605 "outoutsum2\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "outoutsum2\[4..0\] outoutsum " "Bus \"outoutsum2\[4..0\]\" found using same base name as \"outoutsum\", which might lead to a name conflict." {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 584 4312 4408 601 "outoutsum2\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outoutsum " "Converted elements in bus name \"outoutsum\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[4\] outoutsum4 " "Converted element name(s) from \"outoutsum\[4\]\" to \"outoutsum4\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1896 4464 4481 1960 "outoutsum\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[0\] outoutsum0 " "Converted element name(s) from \"outoutsum\[0\]\" to \"outoutsum0\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1544 4400 4417 1960 "outoutsum\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[1\] outoutsum1 " "Converted element name(s) from \"outoutsum\[1\]\" to \"outoutsum1\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1560 4416 4433 1960 "outoutsum\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[2\] outoutsum2 " "Converted element name(s) from \"outoutsum\[2\]\" to \"outoutsum2\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1576 4432 4449 1960 "outoutsum\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[3\] outoutsum3 " "Converted element name(s) from \"outoutsum\[3\]\" to \"outoutsum3\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1592 4448 4465 1960 "outoutsum\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum\[4..0\] outoutsum4..0 " "Converted element name(s) from \"outoutsum\[4..0\]\" to \"outoutsum4..0\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1944 4320 4416 1961 "outoutsum\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""}  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1896 4464 4481 1960 "outoutsum\[4\]" "" } { 1544 4400 4417 1960 "outoutsum\[0\]" "" } { 1560 4416 4433 1960 "outoutsum\[1\]" "" } { 1576 4432 4449 1960 "outoutsum\[2\]" "" } { 1592 4448 4465 1960 "outoutsum\[3\]" "" } { 1944 4320 4416 1961 "outoutsum\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "outoutsum2 " "Converted elements in bus name \"outoutsum2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[0\] outoutsum20 " "Converted element name(s) from \"outoutsum2\[0\]\" to \"outoutsum20\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 184 4392 4409 605 "outoutsum2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[1\] outoutsum21 " "Converted element name(s) from \"outoutsum2\[1\]\" to \"outoutsum21\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 200 4408 4425 605 "outoutsum2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[2\] outoutsum22 " "Converted element name(s) from \"outoutsum2\[2\]\" to \"outoutsum22\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 216 4424 4441 605 "outoutsum2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[3\] outoutsum23 " "Converted element name(s) from \"outoutsum2\[3\]\" to \"outoutsum23\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 232 4440 4457 605 "outoutsum2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[4\] outoutsum24 " "Converted element name(s) from \"outoutsum2\[4\]\" to \"outoutsum24\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 536 4456 4473 605 "outoutsum2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "outoutsum2\[4..0\] outoutsum24..0 " "Converted element name(s) from \"outoutsum2\[4..0\]\" to \"outoutsum24..0\"" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 584 4312 4408 601 "outoutsum2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128523 ""}  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 184 4392 4409 605 "outoutsum2\[0\]" "" } { 200 4408 4425 605 "outoutsum2\[1\]" "" } { 216 4424 4441 605 "outoutsum2\[2\]" "" } { 232 4440 4457 605 "outoutsum2\[3\]" "" } { 536 4456 4473 605 "outoutsum2\[4\]" "" } { 584 4312 4408 601 "outoutsum2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640240128523 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1168 4104 4136 1200 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128524 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1168 4416 4448 1200 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128524 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -192 4096 4128 -160 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128524 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst37 " "Primitive \"GND\" of instance \"inst37\" not used" {  } { { "rnd2_player.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -192 4408 4440 -160 "inst37" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128524 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rn2_fullcoler.v 1 1 " "Using design file rn2_fullcoler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rn2_fullcoler " "Found entity 1: rn2_fullcoler" {  } { { "rn2_fullcoler.v" "" { Text "C:/intelFPGA_lite/20.1/project1/rn2_fullcoler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640240128541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rn2_fullcoler rnd2_player:inst1\|rn2_fullcoler:inst51 " "Elaborating entity \"rn2_fullcoler\" for hierarchy \"rnd2_player:inst1\|rn2_fullcoler:inst51\"" {  } { { "rnd2_player.bdf" "inst51" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 736 3352 3544 848 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger rnd2_player:inst1\|trigger:inst1113 " "Elaborating entity \"trigger\" for hierarchy \"rnd2_player:inst1\|trigger:inst1113\"" {  } { { "rnd2_player.bdf" "inst1113" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 720 128 240 816 "inst1113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Register_v3 rnd2_player:inst1\|Four_bit_Register_v3:inst2021 " "Elaborating entity \"Four_bit_Register_v3\" for hierarchy \"rnd2_player:inst1\|Four_bit_Register_v3:inst2021\"" {  } { { "rnd2_player.bdf" "inst2021" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 152 3152 3304 280 "inst2021" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 rnd2_player:inst1\|Four_bit_Register_v3:inst2021\|mx_2x1:inst4 " "Elaborating entity \"mx_2x1\" for hierarchy \"rnd2_player:inst1\|Four_bit_Register_v3:inst2021\|mx_2x1:inst4\"" {  } { { "Four_bit_Register_v3.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/project1/Four_bit_Register_v3.bdf" { { 256 600 712 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg_bus rnd2_player:inst1\|b2seg_bus:inst1121 " "Elaborating entity \"b2seg_bus\" for hierarchy \"rnd2_player:inst1\|b2seg_bus:inst1121\"" {  } { { "rnd2_player.bdf" "inst1121" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -328 6288 6408 -168 "inst1121" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128547 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst11 " "Block or symbol \"AND2\" of instance \"inst11\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/b2seg_bus.bdf" { { 872 1056 1120 920 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128547 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/b2seg_bus.bdf" { { 408 1304 1368 456 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128548 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/b2seg_bus.bdf" { { 488 624 672 520 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1640240128548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mx_4bit_2x1.v 1 1 " "Using design file mx_4bit_2x1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/mx_4bit_2x1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640240128563 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "mx_4bit_2x1 " "Found the following files while searching for definition of entity \"mx_4bit_2x1\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "mx_4bit_2x1.bdf " "File: mx_4bit_2x1.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1640240128564 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1640240128564 "|rnd123|rnd2_player:inst1|mx_4bit_2x1:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_4bit_2x1 rnd2_player:inst1\|mx_4bit_2x1:inst15 " "Elaborating entity \"mx_4bit_2x1\" for hierarchy \"rnd2_player:inst1\|mx_4bit_2x1:inst15\"" {  } { { "rnd2_player.bdf" "inst15" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -328 6112 6280 -232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_counter rnd2_player:inst1\|five_counter:inst " "Elaborating entity \"five_counter\" for hierarchy \"rnd2_player:inst1\|five_counter:inst\"" {  } { { "rnd2_player.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -400 5872 6000 -304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128565 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "five_counter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/five_counter.bdf" { { 296 704 752 328 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BW rnd2_player:inst1\|BW:ins3333 " "Elaborating entity \"BW\" for hierarchy \"rnd2_player:inst1\|BW:ins3333\"" {  } { { "rnd2_player.bdf" "ins3333" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 1184 3472 3648 1328 "ins3333" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week3_3 rnd2_player:inst1\|week3_3:inst371 " "Elaborating entity \"week3_3\" for hierarchy \"rnd2_player:inst1\|week3_3:inst371\"" {  } { { "rnd2_player.bdf" "inst371" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -408 5064 5208 -312 "inst371" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "week3_1_2.v 1 1 " "Using design file week3_1_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 week3_1_2 " "Found entity 1: week3_1_2" {  } { { "week3_1_2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/week3_1_2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640240128585 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "week3_1_2 " "Found the following files while searching for definition of entity \"week3_1_2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "week3_1_2.bdf " "File: week3_1_2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1640240128585 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1640240128585 "|rnd123|rnd2_player:inst1|week3_3:inst371|week3_1_2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week3_1_2 rnd2_player:inst1\|week3_3:inst371\|week3_1_2:inst " "Elaborating entity \"week3_1_2\" for hierarchy \"rnd2_player:inst1\|week3_3:inst371\|week3_1_2:inst\"" {  } { { "week3_3.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/week3_3.bdf" { { 80 368 464 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rnd2_ledcontrol rnd2_player:inst1\|rnd2_ledcontrol:inst13 " "Elaborating entity \"rnd2_ledcontrol\" for hierarchy \"rnd2_player:inst1\|rnd2_ledcontrol:inst13\"" {  } { { "rnd2_player.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -584 4768 4968 -472 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_carry_adder_v4 rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34 " "Elaborating entity \"four_bit_ripple_carry_adder_v4\" for hierarchy \"rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34\"" {  } { { "rnd2_player.bdf" "inst34" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -256 4224 4376 -160 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128591 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst1 " "Block or symbol \"GND\" of instance \"inst1\" overlaps another block or symbol" {  } { { "four_bit_ripple_carry_adder_v4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v4.bdf" { { 592 360 392 624 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128592 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst6 " "Block or symbol \"GND\" of instance \"inst6\" overlaps another block or symbol" {  } { { "four_bit_ripple_carry_adder_v4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v4.bdf" { { 592 392 424 624 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week3_1_4 rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34\|week3_1_4:inst4 " "Elaborating entity \"week3_1_4\" for hierarchy \"rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34\|week3_1_4:inst4\"" {  } { { "four_bit_ripple_carry_adder_v4.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v4.bdf" { { 488 608 704 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "week3_1_3 rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34\|week3_1_4:inst4\|week3_1_3:inst " "Elaborating entity \"week3_1_3\" for hierarchy \"rnd2_player:inst1\|four_bit_ripple_carry_adder_v4:inst34\|week3_1_4:inst4\|week3_1_3:inst\"" {  } { { "week3_1_4.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/week3_1_4.bdf" { { 104 328 424 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_carry_adder_v3 rnd2_player:inst1\|four_bit_ripple_carry_adder_v3:inst32 " "Elaborating entity \"four_bit_ripple_carry_adder_v3\" for hierarchy \"rnd2_player:inst1\|four_bit_ripple_carry_adder_v3:inst32\"" {  } { { "rnd2_player.bdf" "inst32" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 152 3856 4008 248 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_Register_v4 rnd2_player:inst1\|four_bit_Register_v4:inst36 " "Elaborating entity \"four_bit_Register_v4\" for hierarchy \"rnd2_player:inst1\|four_bit_Register_v4:inst36\"" {  } { { "rnd2_player.bdf" "inst36" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 152 4560 4696 312 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapping rnd2_player:inst1\|mapping:inst456 " "Elaborating entity \"mapping\" for hierarchy \"rnd2_player:inst1\|mapping:inst456\"" {  } { { "rnd2_player.bdf" "inst456" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { 568 4112 4312 664 "inst456" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128602 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst41 " "Block or symbol \"NOT\" of instance \"inst41\" overlaps another block or symbol" {  } { { "mapping.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/mapping.bdf" { { 232 592 640 264 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128602 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst45 " "Block or symbol \"NOT\" of instance \"inst45\" overlaps another block or symbol" {  } { { "mapping.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/mapping.bdf" { { 600 592 640 632 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128602 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_ripple_carry_adder_v2.v 1 1 " "Using design file four_bit_ripple_carry_adder_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_ripple_carry_adder_v2 " "Found entity 1: four_bit_ripple_carry_adder_v2" {  } { { "four_bit_ripple_carry_adder_v2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/four_bit_ripple_carry_adder_v2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640240128619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640240128619 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "four_bit_ripple_carry_adder_v2 " "Found the following files while searching for definition of entity \"four_bit_ripple_carry_adder_v2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "four_bit_ripple_carry_adder_v2.bdf " "File: four_bit_ripple_carry_adder_v2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1640240128619 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1640240128619 "|rnd123|rnd2_player:inst1|four_bit_ripple_carry_adder_v2:inst1819"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_carry_adder_v2 rnd2_player:inst1\|four_bit_ripple_carry_adder_v2:inst1819 " "Elaborating entity \"four_bit_ripple_carry_adder_v2\" for hierarchy \"rnd2_player:inst1\|four_bit_ripple_carry_adder_v2:inst1819\"" {  } { { "rnd2_player.bdf" "inst1819" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd2_player.bdf" { { -256 3856 4008 -160 "inst1819" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_change player_change:inst50 " "Elaborating entity \"player_change\" for hierarchy \"player_change:inst50\"" {  } { { "rnd123.bdf" "inst50" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 448 2584 2712 608 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test5 test5:inst13 " "Elaborating entity \"test5\" for hierarchy \"test5:inst13\"" {  } { { "rnd123.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1240 608 840 1816 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128630 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1112 " "Block or symbol \"AND2\" of instance \"inst1112\" overlaps another block or symbol" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -264 1936 2000 -216 "inst1112" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128631 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1114 " "Block or symbol \"AND2\" of instance \"inst1114\" overlaps another block or symbol" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -104 1976 2040 -56 "inst1114" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128631 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst17 " "Block or symbol \"OR2\" of instance \"inst17\" overlaps another block or symbol" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -160 1992 2056 -112 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1640240128631 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "b " "Found inconsistent dimensions for element \"b\"" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -136 1832 1862 -119 "B\[2..0\]" "" } { -104 1832 1944 -87 "B\[0\]" "" } { -120 1856 1960 -103 "B\[1\]" "" } { -160 1808 1952 -143 "B\[2\]" "" } { 800 960 1136 816 "b" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128631 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2..0\] B2..0 " "Converted element name(s) from \"B\[2..0\]\" to \"B2..0\"" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -136 1832 1862 -119 "B\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128631 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -104 1832 1944 -87 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128631 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -120 1856 1960 -103 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128631 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -160 1808 1952 -143 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1640240128631 ""}  } { { "test5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -136 1832 1862 -119 "B\[2..0\]" "" } { -104 1832 1944 -87 "B\[0\]" "" } { -120 1856 1960 -103 "B\[1\]" "" } { -160 1808 1952 -143 "B\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1640240128631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg_ce test5:inst13\|four_bit_reg_ce:inst1116 " "Elaborating entity \"four_bit_reg_ce\" for hierarchy \"test5:inst13\|four_bit_reg_ce:inst1116\"" {  } { { "test5.bdf" "inst1116" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { 552 184 336 680 "inst1116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_to_binary test5:inst13\|Decimal_to_binary:inst1115 " "Elaborating entity \"Decimal_to_binary\" for hierarchy \"test5:inst13\|Decimal_to_binary:inst1115\"" {  } { { "test5.bdf" "inst1115" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { 552 -608 -424 680 "inst1115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sb_calculate test5:inst13\|sb_calculate:inst8 " "Elaborating entity \"sb_calculate\" for hierarchy \"test5:inst13\|sb_calculate:inst8\"" {  } { { "test5.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -296 1616 1760 -168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_reg_ce test5:inst13\|two_bit_reg_ce:inst " "Elaborating entity \"two_bit_reg_ce\" for hierarchy \"test5:inst13\|two_bit_reg_ce:inst\"" {  } { { "test5.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -480 1144 1296 -352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBO test5:inst13\|SBO:inst1 " "Elaborating entity \"SBO\" for hierarchy \"test5:inst13\|SBO:inst1\"" {  } { { "test5.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -496 856 1016 -320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128642 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key2 SBO.v(75) " "Verilog HDL Always Construct warning at SBO.v(75): variable \"key2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SBO.v" "" { Text "C:/intelFPGA_lite/20.1/project1/SBO.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128643 "|test5|SBO:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key3 SBO.v(75) " "Verilog HDL Always Construct warning at SBO.v(75): variable \"key3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SBO.v" "" { Text "C:/intelFPGA_lite/20.1/project1/SBO.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128643 "|test5|SBO:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key4 SBO.v(75) " "Verilog HDL Always Construct warning at SBO.v(75): variable \"key4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SBO.v" "" { Text "C:/intelFPGA_lite/20.1/project1/SBO.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128643 "|test5|SBO:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test4 test5:inst13\|test4:inst11 " "Elaborating entity \"test4\" for hierarchy \"test5:inst13\|test4:inst11\"" {  } { { "test5.bdf" "inst11" { Schematic "C:/intelFPGA_lite/20.1/project1/test5.bdf" { { -360 56 216 -232 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com test5:inst13\|test4:inst11\|com:inst14 " "Elaborating entity \"com\" for hierarchy \"test5:inst13\|test4:inst11\|com:inst14\"" {  } { { "test4.bdf" "inst14" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { { 120 1248 1416 232 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con1 test5:inst13\|test4:inst11\|con1:inst1 " "Elaborating entity \"con1\" for hierarchy \"test5:inst13\|test4:inst11\|con1:inst1\"" {  } { { "test4.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { { 72 488 680 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128647 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con1.v(76) " "Verilog HDL Always Construct warning at con1.v(76): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con1.v(80) " "Verilog HDL Always Construct warning at con1.v(80): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con1.v(88) " "Verilog HDL Always Construct warning at con1.v(88): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temprandom con1.v(50) " "Verilog HDL Always Construct warning at con1.v(50): inferring latch(es) for variable \"temprandom\", which holds its previous value in one or more paths through the always construct" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[0\] con1.v(50) " "Inferred latch for \"temprandom\[0\]\" at con1.v(50)" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[1\] con1.v(50) " "Inferred latch for \"temprandom\[1\]\" at con1.v(50)" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[2\] con1.v(50) " "Inferred latch for \"temprandom\[2\]\" at con1.v(50)" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[3\] con1.v(50) " "Inferred latch for \"temprandom\[3\]\" at con1.v(50)" {  } { { "con1.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con1.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128648 "|test4|con1:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con2 test5:inst13\|test4:inst11\|con2:inst9 " "Elaborating entity \"con2\" for hierarchy \"test5:inst13\|test4:inst11\|con2:inst9\"" {  } { { "test4.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { { 464 496 688 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128650 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con2.v(89) " "Verilog HDL Always Construct warning at con2.v(89): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128650 "|test4|con2:inst9"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con2.v(91) " "Verilog HDL Always Construct warning at con2.v(91): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con2.v(99) " "Verilog HDL Always Construct warning at con2.v(99): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temprandom con2.v(52) " "Verilog HDL Always Construct warning at con2.v(52): inferring latch(es) for variable \"temprandom\", which holds its previous value in one or more paths through the always construct" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[0\] con2.v(52) " "Inferred latch for \"temprandom\[0\]\" at con2.v(52)" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[1\] con2.v(52) " "Inferred latch for \"temprandom\[1\]\" at con2.v(52)" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[2\] con2.v(52) " "Inferred latch for \"temprandom\[2\]\" at con2.v(52)" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[3\] con2.v(52) " "Inferred latch for \"temprandom\[3\]\" at con2.v(52)" {  } { { "con2.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con2.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128651 "|test4|con2:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con3 test5:inst13\|test4:inst11\|con3:inst13 " "Elaborating entity \"con3\" for hierarchy \"test5:inst13\|test4:inst11\|con3:inst13\"" {  } { { "test4.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { { 816 520 712 960 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128652 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con3.v(80) " "Verilog HDL Always Construct warning at con3.v(80): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con3.v(84) " "Verilog HDL Always Construct warning at con3.v(84): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temprandom con3.v(92) " "Verilog HDL Always Construct warning at con3.v(92): variable \"temprandom\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temprandom con3.v(54) " "Verilog HDL Always Construct warning at con3.v(54): inferring latch(es) for variable \"temprandom\", which holds its previous value in one or more paths through the always construct" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[0\] con3.v(54) " "Inferred latch for \"temprandom\[0\]\" at con3.v(54)" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[1\] con3.v(54) " "Inferred latch for \"temprandom\[1\]\" at con3.v(54)" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[2\] con3.v(54) " "Inferred latch for \"temprandom\[2\]\" at con3.v(54)" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temprandom\[3\] con3.v(54) " "Inferred latch for \"temprandom\[3\]\" at con3.v(54)" {  } { { "con3.v" "" { Text "C:/intelFPGA_lite/20.1/project1/con3.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240128653 "|test4|con3:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con4 test5:inst13\|test4:inst11\|con4:inst15 " "Elaborating entity \"con4\" for hierarchy \"test5:inst13\|test4:inst11\|con4:inst15\"" {  } { { "test4.bdf" "inst15" { Schematic "C:/intelFPGA_lite/20.1/project1/test4.bdf" { { 1184 560 752 1360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "before_game before_game:inst3333 " "Elaborating entity \"before_game\" for hierarchy \"before_game:inst3333\"" {  } { { "rnd123.bdf" "inst3333" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { -464 360 576 -352 "inst3333" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128658 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "before_game.v(89) " "Verilog HDL Case Statement warning at before_game.v(89): can't check case statement for completeness because the case expression has too many possible states" {  } { { "before_game.v" "" { Text "C:/intelFPGA_lite/20.1/project1/before_game.v" 89 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1640240128660 "|before_game"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "before_game.v(150) " "Verilog HDL Case Statement warning at before_game.v(150): can't check case statement for completeness because the case expression has too many possible states" {  } { { "before_game.v" "" { Text "C:/intelFPGA_lite/20.1/project1/before_game.v" 150 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1640240128660 "|before_game"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "before_game.v(73) " "Verilog HDL Case Statement information at before_game.v(73): all case item expressions in this case statement are onehot" {  } { { "before_game.v" "" { Text "C:/intelFPGA_lite/20.1/project1/before_game.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640240128661 "|before_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_winner final_winner:inst4 " "Elaborating entity \"final_winner\" for hierarchy \"final_winner:inst4\"" {  } { { "rnd123.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 1864 3608 3824 1976 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640240128663 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "final_winner.v(90) " "Verilog HDL Case Statement warning at final_winner.v(90): can't check case statement for completeness because the case expression has too many possible states" {  } { { "final_winner.v" "" { Text "C:/intelFPGA_lite/20.1/project1/final_winner.v" 90 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1640240128665 "|final_winner"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "final_winner.v(159) " "Verilog HDL Case Statement warning at final_winner.v(159): can't check case statement for completeness because the case expression has too many possible states" {  } { { "final_winner.v" "" { Text "C:/intelFPGA_lite/20.1/project1/final_winner.v" 159 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1640240128665 "|final_winner"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_winner.v(74) " "Verilog HDL Case Statement information at final_winner.v(74): all case item expressions in this case statement are onehot" {  } { { "final_winner.v" "" { Text "C:/intelFPGA_lite/20.1/project1/final_winner.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640240128665 "|final_winner"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "psegb VCC " "Pin \"psegb\" is stuck at VCC" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 488 2752 2928 504 "psegb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640240129781 "|rnd123|psegb"} { "Warning" "WMLS_MLS_STUCK_PIN" "psegf GND " "Pin \"psegf\" is stuck at GND" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 552 2752 2928 568 "psegf" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640240129781 "|rnd123|psegf"} { "Warning" "WMLS_MLS_STUCK_PIN" "com2 VCC " "Pin \"com2\" is stuck at VCC" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 2952 1840 2016 2968 "com2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640240129781 "|rnd123|com2"} { "Warning" "WMLS_MLS_STUCK_PIN" "com3 VCC " "Pin \"com3\" is stuck at VCC" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3096 1864 2040 3112 "com3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640240129781 "|rnd123|com3"} { "Warning" "WMLS_MLS_STUCK_PIN" "com4 VCC " "Pin \"com4\" is stuck at VCC" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 3232 1864 2040 3248 "com4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640240129781 "|rnd123|com4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640240129781 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "before_game.v" "" { Text "C:/intelFPGA_lite/20.1/project1/before_game.v" 5 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1640240129792 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640240130008 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Keypad\[10\] " "No output dependent on input pin \"Keypad\[10\]\"" {  } { { "rnd123.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/project1/rnd123.bdf" { { 640 64 232 656 "Keypad\[11..0\]" "" } { 592 288 305 646 "keypad\[11\]" "" } { 616 360 600 633 "keypad\[9..0\]" "" } { 632 232 306 649 "keypad\[11..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640240130026 "|rnd123|Keypad[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640240130026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "699 " "Implemented 699 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640240130026 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640240130026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "622 " "Implemented 622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640240130026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640240130026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640240130113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 23 15:15:30 2021 " "Processing ended: Thu Dec 23 15:15:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640240130113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640240130113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640240130113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640240130113 ""}
