// Seed: 268625101
module module_0 #(
    parameter id_3 = 32'd62,
    parameter id_4 = 32'd62
);
  tri1 id_2;
  assign id_2 = 1;
  defparam id_3.id_4 = 1;
  wire id_5;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri1  id_0,
    input tri0  id_1,
    input logic id_2,
    input tri   id_3
);
  reg id_5 = 1;
  always_ff begin
    if (id_5) id_5 <= id_2;
    else id_5 <= 1 - 1;
  end
  module_0();
  assign id_5 = 1'b0;
  wire id_6;
endmodule
