git clone --depth 1 --no-tags https://github.com/kodeyang284/uvm_practice.git f:/verilog_sva_gh_scraper/data/full_repos/746556468
git clone --depth 1 --no-tags https://github.com/Hamzaweb49/sequentialmultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/736661337
git clone --depth 1 --no-tags https://github.com/BAJANTRISIVA/-30daysofsystemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/736535926
git clone --depth 1 --no-tags https://github.com/juinchuen/Chip-Design-2024.git f:/verilog_sva_gh_scraper/data/full_repos/745299827
git clone --depth 1 --no-tags https://github.com/nvchuyen/Verification_of_I2C_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/732970972
git clone --depth 1 --no-tags https://github.com/ZhengYuhe/NoC_characterization.git f:/verilog_sva_gh_scraper/data/full_repos/733012570
git clone --depth 1 --no-tags https://github.com/TnnsBeast/AES-128-FPGA-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/733640551
git clone --depth 1 --no-tags https://github.com/jfu4/CPEN-211-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/736446543
git clone --depth 1 --no-tags https://github.com/By41k/Sapr1.git f:/verilog_sva_gh_scraper/data/full_repos/736394667
git clone --depth 1 --no-tags https://github.com/kp-deepak/projects.git f:/verilog_sva_gh_scraper/data/full_repos/733108772
git clone --depth 1 --no-tags https://github.com/Ammara-Noor/three-stage-pipelined-proc-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/737287264
git clone --depth 1 --no-tags https://github.com/aamirbutt011/CA_Semstr-7.git f:/verilog_sva_gh_scraper/data/full_repos/737350834
git clone --depth 1 --no-tags https://github.com/AneezaSabirButt/CA_3StagePipelining_2020CE42-Final-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/737323234
git clone --depth 1 --no-tags https://github.com/TnnsBeast/FPGA-8bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/737429677
git clone --depth 1 --no-tags https://github.com/kchandrasek4/Audio_Equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/738732036
git clone --depth 1 --no-tags https://github.com/jesseVernallis/legv8CPU.git f:/verilog_sva_gh_scraper/data/full_repos/734474254
git clone --depth 1 --no-tags https://github.com/rishabh4749/D_latch.git f:/verilog_sva_gh_scraper/data/full_repos/736879887
git clone --depth 1 --no-tags https://github.com/wa-kakalala/des_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/736990277
git clone --depth 1 --no-tags https://github.com/qil008/9bit-Mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/743338043
git clone --depth 1 --no-tags https://github.com/SrikantDV/counter.git f:/verilog_sva_gh_scraper/data/full_repos/743918665
git clone --depth 1 --no-tags https://github.com/shrujanus/Pipelined-Multimedia-SIMD-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/745033286
git clone --depth 1 --no-tags https://github.com/Slamy/fpga-color-pong.git f:/verilog_sva_gh_scraper/data/full_repos/743247262
git clone --depth 1 --no-tags https://github.com/DimanYLT/UIRS_TPU.git f:/verilog_sva_gh_scraper/data/full_repos/745515805
git clone --depth 1 --no-tags https://github.com/Vietngo2748/UART-IN-FPGA-DE-10-LITE.git f:/verilog_sva_gh_scraper/data/full_repos/738348230
git clone --depth 1 --no-tags https://github.com/XeniaPhe/Space-Sim-With-VGA-and-PS2.git f:/verilog_sva_gh_scraper/data/full_repos/745240463
git clone --depth 1 --no-tags https://github.com/MKrekker/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/741663524
git clone --depth 1 --no-tags https://github.com/michaelgranberryii/fpga-guessing-game.git f:/verilog_sva_gh_scraper/data/full_repos/739579525
git clone --depth 1 --no-tags https://github.com/SZ425/eecs470-project1.git f:/verilog_sva_gh_scraper/data/full_repos/746884548
git clone --depth 1 --no-tags https://github.com/hsirrk/CPU-Design-with-FSM-Control.git f:/verilog_sva_gh_scraper/data/full_repos/746992075
git clone --depth 1 --no-tags https://github.com/Gnel77/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/747371475
git clone --depth 1 --no-tags https://github.com/sidharthsudhir-03/RISC-V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/746888195
git clone --depth 1 --no-tags https://github.com/Didi7777777/EE387.git f:/verilog_sva_gh_scraper/data/full_repos/744676026
git clone --depth 1 --no-tags https://github.com/Sourishs500/DAV2023.git f:/verilog_sva_gh_scraper/data/full_repos/744883518
git clone --depth 1 --no-tags https://github.com/naithanianshul/Single-Core-5-stage-MIPS-pipeline-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/733997541
git clone --depth 1 --no-tags https://github.com/Hitesh-K18/XOR-Verification-with-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/743693169
git clone --depth 1 --no-tags https://github.com/Kyrithdagon/EE-CS120A.git f:/verilog_sva_gh_scraper/data/full_repos/746030235
git clone --depth 1 --no-tags https://github.com/mitha-rao/J-K-flip-flop-Layered-testbench-system-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740503196
git clone --depth 1 --no-tags https://github.com/t1msi/fpga_lab_1.git f:/verilog_sva_gh_scraper/data/full_repos/739380018
git clone --depth 1 --no-tags https://github.com/D-girl-11t/UVM-based-verification-of-a-Simple-Calculator-.git f:/verilog_sva_gh_scraper/data/full_repos/734040663
git clone --depth 1 --no-tags https://github.com/natelannan-osu/dldFinalProject_Spring24.git f:/verilog_sva_gh_scraper/data/full_repos/743839509
git clone --depth 1 --no-tags https://github.com/Jiawey1227/SV_Project.git f:/verilog_sva_gh_scraper/data/full_repos/747962559
git clone --depth 1 --no-tags https://github.com/tdloveless/iu-vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/739767893
git clone --depth 1 --no-tags https://github.com/fyflxl/try.git f:/verilog_sva_gh_scraper/data/full_repos/733424599
git clone --depth 1 --no-tags https://github.com/Raghubabu7993/Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/734228861
git clone --depth 1 --no-tags https://github.com/punzik/lfsr-coundown.git f:/verilog_sva_gh_scraper/data/full_repos/736275265
git clone --depth 1 --no-tags https://github.com/AYYAZmayo/SystemVerilog_Functional_Coverage.git f:/verilog_sva_gh_scraper/data/full_repos/736616125
git clone --depth 1 --no-tags https://github.com/shanmukhsai2k2/Cocotb-SDIO.git f:/verilog_sva_gh_scraper/data/full_repos/736245641
git clone --depth 1 --no-tags https://github.com/kaleabmarkos/Vending-Machine-PR.git f:/verilog_sva_gh_scraper/data/full_repos/737946282
git clone --depth 1 --no-tags https://github.com/Jonty16117/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/735688974
git clone --depth 1 --no-tags https://github.com/0rdhiman0/100rtl.git f:/verilog_sva_gh_scraper/data/full_repos/739722775
git clone --depth 1 --no-tags https://github.com/Anunalla/SimpleAsPossibleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/736403514
git clone --depth 1 --no-tags https://github.com/pveligeti2/RISC-V-Functional-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/741406491
git clone --depth 1 --no-tags https://github.com/imanand816/Design-and-Verification-of-Synchronous-FIFO-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/743050739
git clone --depth 1 --no-tags https://github.com/ananya343B/BCD-7seg_layered_tb.git f:/verilog_sva_gh_scraper/data/full_repos/744109970
git clone --depth 1 --no-tags https://github.com/stefg2002/DE10-Lite-Code-Cracker.git f:/verilog_sva_gh_scraper/data/full_repos/745147743
git clone --depth 1 --no-tags https://github.com/Leon-Shao/CSI_loopback.git f:/verilog_sva_gh_scraper/data/full_repos/739893139
git clone --depth 1 --no-tags https://github.com/shrey3000/Arithematic_Logic_Unit.git f:/verilog_sva_gh_scraper/data/full_repos/746317477
git clone --depth 1 --no-tags https://github.com/Lols2002/Ascon128_Cipher.git f:/verilog_sva_gh_scraper/data/full_repos/744968274
git clone --depth 1 --no-tags https://github.com/flaviens/cxxrtl-b6.git f:/verilog_sva_gh_scraper/data/full_repos/747741955
git clone --depth 1 --no-tags https://github.com/feipenghhq/NRC.git f:/verilog_sva_gh_scraper/data/full_repos/734840751
git clone --depth 1 --no-tags https://github.com/tanitime/ee469.git f:/verilog_sva_gh_scraper/data/full_repos/748410956
git clone --depth 1 --no-tags https://github.com/Gorruy/priority_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/741809297
git clone --depth 1 --no-tags https://github.com/AlexWalburg/digital_audio_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/736050368
git clone --depth 1 --no-tags https://github.com/LucasDamo22/uart-module-for-32-bit-words.git f:/verilog_sva_gh_scraper/data/full_repos/733193611
git clone --depth 1 --no-tags https://github.com/shariethernet/custom_zynq_1.git f:/verilog_sva_gh_scraper/data/full_repos/746280339
git clone --depth 1 --no-tags https://github.com/Mi5sssss/ECSE-6700-Advanced-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/745274142
git clone --depth 1 --no-tags https://github.com/NilsDunlop/DIT728-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/743915429
git clone --depth 1 --no-tags https://github.com/adam2305/ASCON128-crypto.git f:/verilog_sva_gh_scraper/data/full_repos/737076799
git clone --depth 1 --no-tags https://github.com/Fazail333/Booths_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/735550976
git clone --depth 1 --no-tags https://github.com/netchipguy/opencos.git f:/verilog_sva_gh_scraper/data/full_repos/746548000
git clone --depth 1 --no-tags https://github.com/PankajNair/Single-Cycle-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/738659828
git clone --depth 1 --no-tags https://github.com/jacquesc03/MazeRunner.git f:/verilog_sva_gh_scraper/data/full_repos/745910522
git clone --depth 1 --no-tags https://github.com/UrosSrbulj/formalna.git f:/verilog_sva_gh_scraper/data/full_repos/744755384
git clone --depth 1 --no-tags https://github.com/DanilTensa/isDD.git f:/verilog_sva_gh_scraper/data/full_repos/747496589
git clone --depth 1 --no-tags https://github.com/xuzy8888/9bit-processor.git f:/verilog_sva_gh_scraper/data/full_repos/741379431
git clone --depth 1 --no-tags https://github.com/patrickzha/MLP_Accelerator-project.git f:/verilog_sva_gh_scraper/data/full_repos/746201136
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/ALU-Verification-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/746805748
git clone --depth 1 --no-tags https://github.com/mgleeim1/EE303.git f:/verilog_sva_gh_scraper/data/full_repos/748353613
git clone --depth 1 --no-tags https://github.com/jimbro1000/fpga6847rgb.git f:/verilog_sva_gh_scraper/data/full_repos/745949423
git clone --depth 1 --no-tags https://github.com/mfallon90/mac.git f:/verilog_sva_gh_scraper/data/full_repos/743269367
git clone --depth 1 --no-tags https://github.com/UmerShahidengr/MatMul_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/744144026
git clone --depth 1 --no-tags https://github.com/lkim07/Baccarat.git f:/verilog_sva_gh_scraper/data/full_repos/735166235
git clone --depth 1 --no-tags https://github.com/ABID-U/https-3-Stage-Pipelined-Processor-with-CSR-support.git f:/verilog_sva_gh_scraper/data/full_repos/736406693
git clone --depth 1 --no-tags https://github.com/galaxybabyy/LABA_SAP_2.git f:/verilog_sva_gh_scraper/data/full_repos/736013502
git clone --depth 1 --no-tags https://github.com/abhiverma13/RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/732871503
git clone --depth 1 --no-tags https://github.com/SreenivasanJJ/carry_save_adder.git f:/verilog_sva_gh_scraper/data/full_repos/737572338
git clone --depth 1 --no-tags https://github.com/hamid-chipstack/testing.git f:/verilog_sva_gh_scraper/data/full_repos/737120833
git clone --depth 1 --no-tags https://github.com/nvchuyen/Understanding_Virtual_Sequencer.git f:/verilog_sva_gh_scraper/data/full_repos/735844885
git clone --depth 1 --no-tags https://github.com/thunnie920/COSE221.git f:/verilog_sva_gh_scraper/data/full_repos/738109337
git clone --depth 1 --no-tags https://github.com/thunnie920/COSE222.git f:/verilog_sva_gh_scraper/data/full_repos/738115443
git clone --depth 1 --no-tags https://github.com/cimonik/CPU_singlecycle.git f:/verilog_sva_gh_scraper/data/full_repos/738495744
git clone --depth 1 --no-tags https://github.com/Sanjay4477/12-hour-clock-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740105777
git clone --depth 1 --no-tags https://github.com/rishabh4749/Left_Right_Rotator.git f:/verilog_sva_gh_scraper/data/full_repos/737841748
git clone --depth 1 --no-tags https://github.com/dsa-shua/FPGA-SystolicArray.git f:/verilog_sva_gh_scraper/data/full_repos/740529937
git clone --depth 1 --no-tags https://github.com/kashorafof/Riscv32I_SV_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/742524857
git clone --depth 1 --no-tags https://github.com/Benjamin-Anderson-II/ECE_272-Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/734901787
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/736052803
git clone --depth 1 --no-tags https://github.com/rykent/OTTER-MCU_LCD_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/736163047
git clone --depth 1 --no-tags https://github.com/kysya11/Sapr1.git f:/verilog_sva_gh_scraper/data/full_repos/734118139
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/AHB-Lite-Smoke.git f:/verilog_sva_gh_scraper/data/full_repos/736219442
