// Seed: 1299473627
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input supply1 id_6,
    input supply1 module_0,
    input tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wire id_15
);
  integer id_17 = id_15;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    input uwire id_8,
    output tri id_9,
    output supply1 id_10,
    input wire id_11,
    input wire id_12,
    output tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri id_16,
    input wand id_17,
    input uwire id_18,
    input wand id_19,
    output wire id_20,
    output wor id_21,
    output supply0 id_22,
    output supply1 id_23,
    output wand id_24,
    input supply1 id_25,
    input supply0 id_26,
    input supply1 id_27
    , id_34,
    output tri id_28,
    input wor id_29,
    input tri1 id_30,
    input tri id_31,
    input wand id_32
);
  wire id_35;
  module_0(
      id_28,
      id_22,
      id_2,
      id_32,
      id_18,
      id_10,
      id_17,
      id_4,
      id_32,
      id_9,
      id_26,
      id_2,
      id_27,
      id_8,
      id_6,
      id_32
  );
endmodule
