Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/1-Project/P5/CPUpractice/mips_tb_isim_beh.exe" -prj "E:/1-Project/P5/CPUpractice/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/RF.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/PC.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/NPC.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/IM.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/EXT.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/DM.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/controller.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/CMP.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/ALU.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/RiskSolveUnit.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/M.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/FlowReg_W.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/FlowReg_M.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/FlowReg_E.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/FlowReg_D.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/F.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/E.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/D.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/mips.v" into library work
Analyzing Verilog file "E:/1-Project/P5/CPUpractice/mips_tb.v" into library work
Analyzing Verilog file "D:/ISESetup/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/1-Project/P5/CPUpractice/D.v" Line 59: Size mismatch in connection of port <rfrd1_D>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/1-Project/P5/CPUpractice/D.v" Line 60: Size mismatch in connection of port <rfrd2_D>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module PC
Compiling module IM
Compiling module F
Compiling module FlowReg_D
Compiling module controller
Compiling module EXT
Compiling module RF
Compiling module CMP
Compiling module NPC
Compiling module D
Compiling module FlowReg_E
Compiling module ALU
Compiling module E
Compiling module FlowReg_M
Compiling module DM
Compiling module M
Compiling module FlowReg_W
Compiling module RiskSolveUnit
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\mips_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 21 Verilog Units
Built simulation executable E:/1-Project/P5/CPUpractice/mips_tb_isim_beh.exe
Fuse Memory Usage: 30584 KB
Fuse CPU Usage: 561 ms
