[N
10
5
8 mux2t1_n
4
1 N
7
9 add_sub_n
2
11 ones_comp_n
9
3 sim
6
13 carry_adder_n
3
10 structural
10
9 gCLK_HPER
1
51 /home/zevang/Documents/CPRE3810_Fall_2025/Lab2/work
8
13 tb_alu_alusrc
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
8
9
1
10
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
