/* Generated by Yosys 0.55 (git sha1 60f126cd00c94892782470192d6c9f7abebe7c05, clang++ 16.0.0 -fPIC -O3) */

(* top =  1  *)
(* src = "sr_latch.sv:1.1-10.10" *)
module sr_latch(set, reset, q, q_not);
  (* src = "sr_latch.sv:4.30-4.31" *)
  output q;
  wire q;
  (* src = "sr_latch.sv:5.30-5.35" *)
  output q_not;
  wire q_not;
  (* src = "sr_latch.sv:2.29-2.34" *)
  input reset;
  wire reset;
  (* src = "sr_latch.sv:1.29-1.32" *)
  input set;
  wire set;
  NOR2_X1 _0_ (
    .A1(set),
    .A2(q),
    .ZN(q_not)
  );
  NOR2_X1 _1_ (
    .A1(reset),
    .A2(q_not),
    .ZN(q)
  );
endmodule
