//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace ARM {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    ADCSri	= 14,
    ADCSrr	= 15,
    ADCSrsi	= 16,
    ADCSrsr	= 17,
    ADCri	= 18,
    ADCrr	= 19,
    ADCrsi	= 20,
    ADCrsr	= 21,
    ADDSri	= 22,
    ADDSrr	= 23,
    ADDSrsi	= 24,
    ADDSrsr	= 25,
    ADDri	= 26,
    ADDrr	= 27,
    ADDrsi	= 28,
    ADDrsr	= 29,
    ADJCALLSTACKDOWN	= 30,
    ADJCALLSTACKUP	= 31,
    ADR	= 32,
    ANDri	= 33,
    ANDrr	= 34,
    ANDrsi	= 35,
    ANDrsr	= 36,
    ATOMIC_CMP_SWAP_I16	= 37,
    ATOMIC_CMP_SWAP_I32	= 38,
    ATOMIC_CMP_SWAP_I8	= 39,
    ATOMIC_LOAD_ADD_I16	= 40,
    ATOMIC_LOAD_ADD_I32	= 41,
    ATOMIC_LOAD_ADD_I8	= 42,
    ATOMIC_LOAD_AND_I16	= 43,
    ATOMIC_LOAD_AND_I32	= 44,
    ATOMIC_LOAD_AND_I8	= 45,
    ATOMIC_LOAD_MAX_I16	= 46,
    ATOMIC_LOAD_MAX_I32	= 47,
    ATOMIC_LOAD_MAX_I8	= 48,
    ATOMIC_LOAD_MIN_I16	= 49,
    ATOMIC_LOAD_MIN_I32	= 50,
    ATOMIC_LOAD_MIN_I8	= 51,
    ATOMIC_LOAD_NAND_I16	= 52,
    ATOMIC_LOAD_NAND_I32	= 53,
    ATOMIC_LOAD_NAND_I8	= 54,
    ATOMIC_LOAD_OR_I16	= 55,
    ATOMIC_LOAD_OR_I32	= 56,
    ATOMIC_LOAD_OR_I8	= 57,
    ATOMIC_LOAD_SUB_I16	= 58,
    ATOMIC_LOAD_SUB_I32	= 59,
    ATOMIC_LOAD_SUB_I8	= 60,
    ATOMIC_LOAD_UMAX_I16	= 61,
    ATOMIC_LOAD_UMAX_I32	= 62,
    ATOMIC_LOAD_UMAX_I8	= 63,
    ATOMIC_LOAD_UMIN_I16	= 64,
    ATOMIC_LOAD_UMIN_I32	= 65,
    ATOMIC_LOAD_UMIN_I8	= 66,
    ATOMIC_LOAD_XOR_I16	= 67,
    ATOMIC_LOAD_XOR_I32	= 68,
    ATOMIC_LOAD_XOR_I8	= 69,
    ATOMIC_SWAP_I16	= 70,
    ATOMIC_SWAP_I32	= 71,
    ATOMIC_SWAP_I8	= 72,
    B	= 73,
    BCCZi64	= 74,
    BCCi64	= 75,
    BFC	= 76,
    BFI	= 77,
    BFI4p	= 78,
    BICri	= 79,
    BICrr	= 80,
    BICrsi	= 81,
    BICrsr	= 82,
    BKPT	= 83,
    BL	= 84,
    BLX	= 85,
    BLX_pred	= 86,
    BLXi	= 87,
    BLXr9	= 88,
    BLXr9_pred	= 89,
    BL_pred	= 90,
    BLr9	= 91,
    BLr9_pred	= 92,
    BMOVPCRX_CALL	= 93,
    BMOVPCRXr9_CALL	= 94,
    BR_JTadd	= 95,
    BR_JTm	= 96,
    BR_JTr	= 97,
    BX	= 98,
    BXJ	= 99,
    BX_CALL	= 100,
    BX_RET	= 101,
    BX_pred	= 102,
    BXr9_CALL	= 103,
    Bcc	= 104,
    CDP	= 105,
    CDP2	= 106,
    CLREX	= 107,
    CLZ	= 108,
    CMNzri	= 109,
    CMNzrr	= 110,
    CMNzrsi	= 111,
    CMNzrsr	= 112,
    CMPri	= 113,
    CMPrr	= 114,
    CMPrsi	= 115,
    CMPrsr	= 116,
    CONSTPOOL_ENTRY	= 117,
    CPS1p	= 118,
    CPS2p	= 119,
    CPS3p	= 120,
    DBG	= 121,
    DMB	= 122,
    DSB	= 123,
    EORri	= 124,
    EORrr	= 125,
    EORrsi	= 126,
    EORrsr	= 127,
    FCONSTD	= 128,
    FCONSTS	= 129,
    FMSTAT	= 130,
    ISB	= 131,
    Int_eh_sjlj_dispatchsetup	= 132,
    Int_eh_sjlj_longjmp	= 133,
    Int_eh_sjlj_setjmp	= 134,
    Int_eh_sjlj_setjmp_nofp	= 135,
    LDC2L_OFFSET	= 136,
    LDC2L_OPTION	= 137,
    LDC2L_POST	= 138,
    LDC2L_PRE	= 139,
    LDC2_OFFSET	= 140,
    LDC2_OPTION	= 141,
    LDC2_POST	= 142,
    LDC2_PRE	= 143,
    LDCL_OFFSET	= 144,
    LDCL_OPTION	= 145,
    LDCL_POST	= 146,
    LDCL_PRE	= 147,
    LDC_OFFSET	= 148,
    LDC_OPTION	= 149,
    LDC_POST	= 150,
    LDC_PRE	= 151,
    LDMDA	= 152,
    LDMDA_UPD	= 153,
    LDMDB	= 154,
    LDMDB_UPD	= 155,
    LDMIA	= 156,
    LDMIA_RET	= 157,
    LDMIA_UPD	= 158,
    LDMIB	= 159,
    LDMIB_UPD	= 160,
    LDRBT_POST_IMM	= 161,
    LDRBT_POST_REG	= 162,
    LDRB_POST_IMM	= 163,
    LDRB_POST_REG	= 164,
    LDRB_PRE	= 165,
    LDRBi12	= 166,
    LDRBrs	= 167,
    LDRD	= 168,
    LDRD_POST	= 169,
    LDRD_PRE	= 170,
    LDREX	= 171,
    LDREXB	= 172,
    LDREXD	= 173,
    LDREXH	= 174,
    LDRH	= 175,
    LDRHTi	= 176,
    LDRHTr	= 177,
    LDRH_POST	= 178,
    LDRH_PRE	= 179,
    LDRSB	= 180,
    LDRSBTi	= 181,
    LDRSBTr	= 182,
    LDRSB_POST	= 183,
    LDRSB_PRE	= 184,
    LDRSH	= 185,
    LDRSHTi	= 186,
    LDRSHTr	= 187,
    LDRSH_POST	= 188,
    LDRSH_PRE	= 189,
    LDRT_POST_IMM	= 190,
    LDRT_POST_REG	= 191,
    LDR_POST_IMM	= 192,
    LDR_POST_REG	= 193,
    LDR_PRE	= 194,
    LDRcp	= 195,
    LDRi12	= 196,
    LDRrs	= 197,
    LEApcrel	= 198,
    LEApcrelJT	= 199,
    MCR	= 200,
    MCR2	= 201,
    MCRR	= 202,
    MCRR2	= 203,
    MLA	= 204,
    MLAv5	= 205,
    MLS	= 206,
    MOVCCi	= 207,
    MOVCCi16	= 208,
    MOVCCi32imm	= 209,
    MOVCCr	= 210,
    MOVCCsi	= 211,
    MOVCCsr	= 212,
    MOVPCLR	= 213,
    MOVPCRX	= 214,
    MOVTi16	= 215,
    MOVTi16_ga_pcrel	= 216,
    MOV_ga_dyn	= 217,
    MOV_ga_pcrel	= 218,
    MOV_ga_pcrel_ldr	= 219,
    MOVi	= 220,
    MOVi16	= 221,
    MOVi16_ga_pcrel	= 222,
    MOVi32imm	= 223,
    MOVr	= 224,
    MOVr_TC	= 225,
    MOVsi	= 226,
    MOVsr	= 227,
    MOVsra_flag	= 228,
    MOVsrl_flag	= 229,
    MRC	= 230,
    MRC2	= 231,
    MRRC	= 232,
    MRRC2	= 233,
    MRS	= 234,
    MRSsys	= 235,
    MSR	= 236,
    MSRi	= 237,
    MUL	= 238,
    MULv5	= 239,
    MVNCCi	= 240,
    MVNi	= 241,
    MVNr	= 242,
    MVNsi	= 243,
    MVNsr	= 244,
    NOP	= 245,
    ORRri	= 246,
    ORRrr	= 247,
    ORRrsi	= 248,
    ORRrsr	= 249,
    PICADD	= 250,
    PICLDR	= 251,
    PICLDRB	= 252,
    PICLDRH	= 253,
    PICLDRSB	= 254,
    PICLDRSH	= 255,
    PICSTR	= 256,
    PICSTRB	= 257,
    PICSTRH	= 258,
    PKHBT	= 259,
    PKHTB	= 260,
    PLDWi12	= 261,
    PLDWrs	= 262,
    PLDi12	= 263,
    PLDrs	= 264,
    PLIi12	= 265,
    PLIrs	= 266,
    QADD	= 267,
    QADD16	= 268,
    QADD8	= 269,
    QASX	= 270,
    QDADD	= 271,
    QDSUB	= 272,
    QSAX	= 273,
    QSUB	= 274,
    QSUB16	= 275,
    QSUB8	= 276,
    RBIT	= 277,
    REV	= 278,
    REV16	= 279,
    REVSH	= 280,
    RFEDA	= 281,
    RFEDA_UPD	= 282,
    RFEDB	= 283,
    RFEDB_UPD	= 284,
    RFEIA	= 285,
    RFEIA_UPD	= 286,
    RFEIB	= 287,
    RFEIB_UPD	= 288,
    RRX	= 289,
    RSBSri	= 290,
    RSBSrr	= 291,
    RSBSrsi	= 292,
    RSBSrsr	= 293,
    RSBri	= 294,
    RSBrr	= 295,
    RSBrsi	= 296,
    RSBrsr	= 297,
    RSCSri	= 298,
    RSCSrsi	= 299,
    RSCSrsr	= 300,
    RSCri	= 301,
    RSCrr	= 302,
    RSCrsi	= 303,
    RSCrsr	= 304,
    SADD16	= 305,
    SADD8	= 306,
    SASX	= 307,
    SBCSri	= 308,
    SBCSrr	= 309,
    SBCSrsi	= 310,
    SBCSrsr	= 311,
    SBCri	= 312,
    SBCrr	= 313,
    SBCrsi	= 314,
    SBCrsr	= 315,
    SBFX	= 316,
    SEL	= 317,
    SETEND	= 318,
    SEV	= 319,
    SHADD16	= 320,
    SHADD8	= 321,
    SHASX	= 322,
    SHSAX	= 323,
    SHSUB16	= 324,
    SHSUB8	= 325,
    SMC	= 326,
    SMLABB	= 327,
    SMLABT	= 328,
    SMLAD	= 329,
    SMLADX	= 330,
    SMLAL	= 331,
    SMLALBB	= 332,
    SMLALBT	= 333,
    SMLALD	= 334,
    SMLALDX	= 335,
    SMLALTB	= 336,
    SMLALTT	= 337,
    SMLALv5	= 338,
    SMLATB	= 339,
    SMLATT	= 340,
    SMLAWB	= 341,
    SMLAWT	= 342,
    SMLSD	= 343,
    SMLSDX	= 344,
    SMLSLD	= 345,
    SMLSLDX	= 346,
    SMMLA	= 347,
    SMMLAR	= 348,
    SMMLS	= 349,
    SMMLSR	= 350,
    SMMUL	= 351,
    SMMULR	= 352,
    SMUAD	= 353,
    SMUADX	= 354,
    SMULBB	= 355,
    SMULBT	= 356,
    SMULL	= 357,
    SMULLv5	= 358,
    SMULTB	= 359,
    SMULTT	= 360,
    SMULWB	= 361,
    SMULWT	= 362,
    SMUSD	= 363,
    SMUSDX	= 364,
    SRSDA	= 365,
    SRSDA_UPD	= 366,
    SRSDB	= 367,
    SRSDB_UPD	= 368,
    SRSIA	= 369,
    SRSIA_UPD	= 370,
    SRSIB	= 371,
    SRSIB_UPD	= 372,
    SSAT	= 373,
    SSAT16	= 374,
    SSAX	= 375,
    SSUB16	= 376,
    SSUB8	= 377,
    STC2L_OFFSET	= 378,
    STC2L_OPTION	= 379,
    STC2L_POST	= 380,
    STC2L_PRE	= 381,
    STC2_OFFSET	= 382,
    STC2_OPTION	= 383,
    STC2_POST	= 384,
    STC2_PRE	= 385,
    STCL_OFFSET	= 386,
    STCL_OPTION	= 387,
    STCL_POST	= 388,
    STCL_PRE	= 389,
    STC_OFFSET	= 390,
    STC_OPTION	= 391,
    STC_POST	= 392,
    STC_PRE	= 393,
    STMDA	= 394,
    STMDA_UPD	= 395,
    STMDB	= 396,
    STMDB_UPD	= 397,
    STMIA	= 398,
    STMIA_UPD	= 399,
    STMIB	= 400,
    STMIB_UPD	= 401,
    STRBT_POST_IMM	= 402,
    STRBT_POST_REG	= 403,
    STRB_POST_IMM	= 404,
    STRB_POST_REG	= 405,
    STRB_PRE_IMM	= 406,
    STRB_PRE_REG	= 407,
    STRBi12	= 408,
    STRBi_preidx	= 409,
    STRBr_preidx	= 410,
    STRBrs	= 411,
    STRD	= 412,
    STRD_POST	= 413,
    STRD_PRE	= 414,
    STREX	= 415,
    STREXB	= 416,
    STREXD	= 417,
    STREXH	= 418,
    STRH	= 419,
    STRHTi	= 420,
    STRHTr	= 421,
    STRH_POST	= 422,
    STRH_PRE	= 423,
    STRH_preidx	= 424,
    STRT_POST_IMM	= 425,
    STRT_POST_REG	= 426,
    STR_POST_IMM	= 427,
    STR_POST_REG	= 428,
    STR_PRE_IMM	= 429,
    STR_PRE_REG	= 430,
    STRi12	= 431,
    STRi_preidx	= 432,
    STRr_preidx	= 433,
    STRrs	= 434,
    SUBSri	= 435,
    SUBSrr	= 436,
    SUBSrsi	= 437,
    SUBSrsr	= 438,
    SUBri	= 439,
    SUBrr	= 440,
    SUBrsi	= 441,
    SUBrsr	= 442,
    SVC	= 443,
    SWP	= 444,
    SWPB	= 445,
    SXTAB	= 446,
    SXTAB16	= 447,
    SXTAH	= 448,
    SXTB	= 449,
    SXTB16	= 450,
    SXTH	= 451,
    TAILJMPd	= 452,
    TAILJMPdND	= 453,
    TAILJMPr	= 454,
    TAILJMPrND	= 455,
    TCRETURNdi	= 456,
    TCRETURNdiND	= 457,
    TCRETURNri	= 458,
    TCRETURNriND	= 459,
    TEQri	= 460,
    TEQrr	= 461,
    TEQrsi	= 462,
    TEQrsr	= 463,
    TPsoft	= 464,
    TRAP	= 465,
    TSTri	= 466,
    TSTrr	= 467,
    TSTrsi	= 468,
    TSTrsr	= 469,
    UADD16	= 470,
    UADD8	= 471,
    UASX	= 472,
    UBFX	= 473,
    UHADD16	= 474,
    UHADD8	= 475,
    UHASX	= 476,
    UHSAX	= 477,
    UHSUB16	= 478,
    UHSUB8	= 479,
    UMAAL	= 480,
    UMAALv5	= 481,
    UMLAL	= 482,
    UMLALv5	= 483,
    UMULL	= 484,
    UMULLv5	= 485,
    UQADD16	= 486,
    UQADD8	= 487,
    UQASX	= 488,
    UQSAX	= 489,
    UQSUB16	= 490,
    UQSUB8	= 491,
    USAD8	= 492,
    USADA8	= 493,
    USAT	= 494,
    USAT16	= 495,
    USAX	= 496,
    USUB16	= 497,
    USUB8	= 498,
    UXTAB	= 499,
    UXTAB16	= 500,
    UXTAH	= 501,
    UXTB	= 502,
    UXTB16	= 503,
    UXTH	= 504,
    VABALsv2i64	= 505,
    VABALsv4i32	= 506,
    VABALsv8i16	= 507,
    VABALuv2i64	= 508,
    VABALuv4i32	= 509,
    VABALuv8i16	= 510,
    VABAsv16i8	= 511,
    VABAsv2i32	= 512,
    VABAsv4i16	= 513,
    VABAsv4i32	= 514,
    VABAsv8i16	= 515,
    VABAsv8i8	= 516,
    VABAuv16i8	= 517,
    VABAuv2i32	= 518,
    VABAuv4i16	= 519,
    VABAuv4i32	= 520,
    VABAuv8i16	= 521,
    VABAuv8i8	= 522,
    VABDLsv2i64	= 523,
    VABDLsv4i32	= 524,
    VABDLsv8i16	= 525,
    VABDLuv2i64	= 526,
    VABDLuv4i32	= 527,
    VABDLuv8i16	= 528,
    VABDfd	= 529,
    VABDfq	= 530,
    VABDsv16i8	= 531,
    VABDsv2i32	= 532,
    VABDsv4i16	= 533,
    VABDsv4i32	= 534,
    VABDsv8i16	= 535,
    VABDsv8i8	= 536,
    VABDuv16i8	= 537,
    VABDuv2i32	= 538,
    VABDuv4i16	= 539,
    VABDuv4i32	= 540,
    VABDuv8i16	= 541,
    VABDuv8i8	= 542,
    VABSD	= 543,
    VABSS	= 544,
    VABSfd	= 545,
    VABSfq	= 546,
    VABSv16i8	= 547,
    VABSv2i32	= 548,
    VABSv4i16	= 549,
    VABSv4i32	= 550,
    VABSv8i16	= 551,
    VABSv8i8	= 552,
    VACGEd	= 553,
    VACGEq	= 554,
    VACGTd	= 555,
    VACGTq	= 556,
    VADDD	= 557,
    VADDHNv2i32	= 558,
    VADDHNv4i16	= 559,
    VADDHNv8i8	= 560,
    VADDLsv2i64	= 561,
    VADDLsv4i32	= 562,
    VADDLsv8i16	= 563,
    VADDLuv2i64	= 564,
    VADDLuv4i32	= 565,
    VADDLuv8i16	= 566,
    VADDS	= 567,
    VADDWsv2i64	= 568,
    VADDWsv4i32	= 569,
    VADDWsv8i16	= 570,
    VADDWuv2i64	= 571,
    VADDWuv4i32	= 572,
    VADDWuv8i16	= 573,
    VADDfd	= 574,
    VADDfq	= 575,
    VADDv16i8	= 576,
    VADDv1i64	= 577,
    VADDv2i32	= 578,
    VADDv2i64	= 579,
    VADDv4i16	= 580,
    VADDv4i32	= 581,
    VADDv8i16	= 582,
    VADDv8i8	= 583,
    VANDd	= 584,
    VANDq	= 585,
    VBICd	= 586,
    VBICiv2i32	= 587,
    VBICiv4i16	= 588,
    VBICiv4i32	= 589,
    VBICiv8i16	= 590,
    VBICq	= 591,
    VBIFd	= 592,
    VBIFq	= 593,
    VBITd	= 594,
    VBITq	= 595,
    VBSLd	= 596,
    VBSLq	= 597,
    VCEQfd	= 598,
    VCEQfq	= 599,
    VCEQv16i8	= 600,
    VCEQv2i32	= 601,
    VCEQv4i16	= 602,
    VCEQv4i32	= 603,
    VCEQv8i16	= 604,
    VCEQv8i8	= 605,
    VCEQzv16i8	= 606,
    VCEQzv2f32	= 607,
    VCEQzv2i32	= 608,
    VCEQzv4f32	= 609,
    VCEQzv4i16	= 610,
    VCEQzv4i32	= 611,
    VCEQzv8i16	= 612,
    VCEQzv8i8	= 613,
    VCGEfd	= 614,
    VCGEfq	= 615,
    VCGEsv16i8	= 616,
    VCGEsv2i32	= 617,
    VCGEsv4i16	= 618,
    VCGEsv4i32	= 619,
    VCGEsv8i16	= 620,
    VCGEsv8i8	= 621,
    VCGEuv16i8	= 622,
    VCGEuv2i32	= 623,
    VCGEuv4i16	= 624,
    VCGEuv4i32	= 625,
    VCGEuv8i16	= 626,
    VCGEuv8i8	= 627,
    VCGEzv16i8	= 628,
    VCGEzv2f32	= 629,
    VCGEzv2i32	= 630,
    VCGEzv4f32	= 631,
    VCGEzv4i16	= 632,
    VCGEzv4i32	= 633,
    VCGEzv8i16	= 634,
    VCGEzv8i8	= 635,
    VCGTfd	= 636,
    VCGTfq	= 637,
    VCGTsv16i8	= 638,
    VCGTsv2i32	= 639,
    VCGTsv4i16	= 640,
    VCGTsv4i32	= 641,
    VCGTsv8i16	= 642,
    VCGTsv8i8	= 643,
    VCGTuv16i8	= 644,
    VCGTuv2i32	= 645,
    VCGTuv4i16	= 646,
    VCGTuv4i32	= 647,
    VCGTuv8i16	= 648,
    VCGTuv8i8	= 649,
    VCGTzv16i8	= 650,
    VCGTzv2f32	= 651,
    VCGTzv2i32	= 652,
    VCGTzv4f32	= 653,
    VCGTzv4i16	= 654,
    VCGTzv4i32	= 655,
    VCGTzv8i16	= 656,
    VCGTzv8i8	= 657,
    VCLEzv16i8	= 658,
    VCLEzv2f32	= 659,
    VCLEzv2i32	= 660,
    VCLEzv4f32	= 661,
    VCLEzv4i16	= 662,
    VCLEzv4i32	= 663,
    VCLEzv8i16	= 664,
    VCLEzv8i8	= 665,
    VCLSv16i8	= 666,
    VCLSv2i32	= 667,
    VCLSv4i16	= 668,
    VCLSv4i32	= 669,
    VCLSv8i16	= 670,
    VCLSv8i8	= 671,
    VCLTzv16i8	= 672,
    VCLTzv2f32	= 673,
    VCLTzv2i32	= 674,
    VCLTzv4f32	= 675,
    VCLTzv4i16	= 676,
    VCLTzv4i32	= 677,
    VCLTzv8i16	= 678,
    VCLTzv8i8	= 679,
    VCLZv16i8	= 680,
    VCLZv2i32	= 681,
    VCLZv4i16	= 682,
    VCLZv4i32	= 683,
    VCLZv8i16	= 684,
    VCLZv8i8	= 685,
    VCMPD	= 686,
    VCMPED	= 687,
    VCMPES	= 688,
    VCMPEZD	= 689,
    VCMPEZS	= 690,
    VCMPS	= 691,
    VCMPZD	= 692,
    VCMPZS	= 693,
    VCNTd	= 694,
    VCNTq	= 695,
    VCVTBHS	= 696,
    VCVTBSH	= 697,
    VCVTDS	= 698,
    VCVTSD	= 699,
    VCVTTHS	= 700,
    VCVTTSH	= 701,
    VCVTf2h	= 702,
    VCVTf2sd	= 703,
    VCVTf2sq	= 704,
    VCVTf2ud	= 705,
    VCVTf2uq	= 706,
    VCVTf2xsd	= 707,
    VCVTf2xsq	= 708,
    VCVTf2xud	= 709,
    VCVTf2xuq	= 710,
    VCVTh2f	= 711,
    VCVTs2fd	= 712,
    VCVTs2fq	= 713,
    VCVTu2fd	= 714,
    VCVTu2fq	= 715,
    VCVTxs2fd	= 716,
    VCVTxs2fq	= 717,
    VCVTxu2fd	= 718,
    VCVTxu2fq	= 719,
    VDIVD	= 720,
    VDIVS	= 721,
    VDUP16d	= 722,
    VDUP16q	= 723,
    VDUP32d	= 724,
    VDUP32q	= 725,
    VDUP8d	= 726,
    VDUP8q	= 727,
    VDUPLN16d	= 728,
    VDUPLN16q	= 729,
    VDUPLN32d	= 730,
    VDUPLN32q	= 731,
    VDUPLN8d	= 732,
    VDUPLN8q	= 733,
    VDUPfdf	= 734,
    VDUPfqf	= 735,
    VEORd	= 736,
    VEORq	= 737,
    VEXTd16	= 738,
    VEXTd32	= 739,
    VEXTd8	= 740,
    VEXTq16	= 741,
    VEXTq32	= 742,
    VEXTq8	= 743,
    VGETLNi32	= 744,
    VGETLNs16	= 745,
    VGETLNs8	= 746,
    VGETLNu16	= 747,
    VGETLNu8	= 748,
    VHADDsv16i8	= 749,
    VHADDsv2i32	= 750,
    VHADDsv4i16	= 751,
    VHADDsv4i32	= 752,
    VHADDsv8i16	= 753,
    VHADDsv8i8	= 754,
    VHADDuv16i8	= 755,
    VHADDuv2i32	= 756,
    VHADDuv4i16	= 757,
    VHADDuv4i32	= 758,
    VHADDuv8i16	= 759,
    VHADDuv8i8	= 760,
    VHSUBsv16i8	= 761,
    VHSUBsv2i32	= 762,
    VHSUBsv4i16	= 763,
    VHSUBsv4i32	= 764,
    VHSUBsv8i16	= 765,
    VHSUBsv8i8	= 766,
    VHSUBuv16i8	= 767,
    VHSUBuv2i32	= 768,
    VHSUBuv4i16	= 769,
    VHSUBuv4i32	= 770,
    VHSUBuv8i16	= 771,
    VHSUBuv8i8	= 772,
    VLD1DUPd16	= 773,
    VLD1DUPd16_UPD	= 774,
    VLD1DUPd32	= 775,
    VLD1DUPd32_UPD	= 776,
    VLD1DUPd8	= 777,
    VLD1DUPd8_UPD	= 778,
    VLD1DUPq16	= 779,
    VLD1DUPq16Pseudo	= 780,
    VLD1DUPq16Pseudo_UPD	= 781,
    VLD1DUPq16_UPD	= 782,
    VLD1DUPq32	= 783,
    VLD1DUPq32Pseudo	= 784,
    VLD1DUPq32Pseudo_UPD	= 785,
    VLD1DUPq32_UPD	= 786,
    VLD1DUPq8	= 787,
    VLD1DUPq8Pseudo	= 788,
    VLD1DUPq8Pseudo_UPD	= 789,
    VLD1DUPq8_UPD	= 790,
    VLD1LNd16	= 791,
    VLD1LNd16_UPD	= 792,
    VLD1LNd32	= 793,
    VLD1LNd32_UPD	= 794,
    VLD1LNd8	= 795,
    VLD1LNd8_UPD	= 796,
    VLD1LNq16Pseudo	= 797,
    VLD1LNq16Pseudo_UPD	= 798,
    VLD1LNq32Pseudo	= 799,
    VLD1LNq32Pseudo_UPD	= 800,
    VLD1LNq8Pseudo	= 801,
    VLD1LNq8Pseudo_UPD	= 802,
    VLD1d16	= 803,
    VLD1d16Q	= 804,
    VLD1d16Q_UPD	= 805,
    VLD1d16T	= 806,
    VLD1d16T_UPD	= 807,
    VLD1d16_UPD	= 808,
    VLD1d32	= 809,
    VLD1d32Q	= 810,
    VLD1d32Q_UPD	= 811,
    VLD1d32T	= 812,
    VLD1d32T_UPD	= 813,
    VLD1d32_UPD	= 814,
    VLD1d64	= 815,
    VLD1d64Q	= 816,
    VLD1d64QPseudo	= 817,
    VLD1d64QPseudo_UPD	= 818,
    VLD1d64Q_UPD	= 819,
    VLD1d64T	= 820,
    VLD1d64TPseudo	= 821,
    VLD1d64TPseudo_UPD	= 822,
    VLD1d64T_UPD	= 823,
    VLD1d64_UPD	= 824,
    VLD1d8	= 825,
    VLD1d8Q	= 826,
    VLD1d8Q_UPD	= 827,
    VLD1d8T	= 828,
    VLD1d8T_UPD	= 829,
    VLD1d8_UPD	= 830,
    VLD1q16	= 831,
    VLD1q16Pseudo	= 832,
    VLD1q16Pseudo_UPD	= 833,
    VLD1q16_UPD	= 834,
    VLD1q32	= 835,
    VLD1q32Pseudo	= 836,
    VLD1q32Pseudo_UPD	= 837,
    VLD1q32_UPD	= 838,
    VLD1q64	= 839,
    VLD1q64Pseudo	= 840,
    VLD1q64Pseudo_UPD	= 841,
    VLD1q64_UPD	= 842,
    VLD1q8	= 843,
    VLD1q8Pseudo	= 844,
    VLD1q8Pseudo_UPD	= 845,
    VLD1q8_UPD	= 846,
    VLD2DUPd16	= 847,
    VLD2DUPd16Pseudo	= 848,
    VLD2DUPd16Pseudo_UPD	= 849,
    VLD2DUPd16_UPD	= 850,
    VLD2DUPd16x2	= 851,
    VLD2DUPd16x2_UPD	= 852,
    VLD2DUPd32	= 853,
    VLD2DUPd32Pseudo	= 854,
    VLD2DUPd32Pseudo_UPD	= 855,
    VLD2DUPd32_UPD	= 856,
    VLD2DUPd32x2	= 857,
    VLD2DUPd32x2_UPD	= 858,
    VLD2DUPd8	= 859,
    VLD2DUPd8Pseudo	= 860,
    VLD2DUPd8Pseudo_UPD	= 861,
    VLD2DUPd8_UPD	= 862,
    VLD2DUPd8x2	= 863,
    VLD2DUPd8x2_UPD	= 864,
    VLD2LNd16	= 865,
    VLD2LNd16Pseudo	= 866,
    VLD2LNd16Pseudo_UPD	= 867,
    VLD2LNd16_UPD	= 868,
    VLD2LNd32	= 869,
    VLD2LNd32Pseudo	= 870,
    VLD2LNd32Pseudo_UPD	= 871,
    VLD2LNd32_UPD	= 872,
    VLD2LNd8	= 873,
    VLD2LNd8Pseudo	= 874,
    VLD2LNd8Pseudo_UPD	= 875,
    VLD2LNd8_UPD	= 876,
    VLD2LNq16	= 877,
    VLD2LNq16Pseudo	= 878,
    VLD2LNq16Pseudo_UPD	= 879,
    VLD2LNq16_UPD	= 880,
    VLD2LNq32	= 881,
    VLD2LNq32Pseudo	= 882,
    VLD2LNq32Pseudo_UPD	= 883,
    VLD2LNq32_UPD	= 884,
    VLD2b16	= 885,
    VLD2b16_UPD	= 886,
    VLD2b32	= 887,
    VLD2b32_UPD	= 888,
    VLD2b8	= 889,
    VLD2b8_UPD	= 890,
    VLD2d16	= 891,
    VLD2d16Pseudo	= 892,
    VLD2d16Pseudo_UPD	= 893,
    VLD2d16_UPD	= 894,
    VLD2d32	= 895,
    VLD2d32Pseudo	= 896,
    VLD2d32Pseudo_UPD	= 897,
    VLD2d32_UPD	= 898,
    VLD2d8	= 899,
    VLD2d8Pseudo	= 900,
    VLD2d8Pseudo_UPD	= 901,
    VLD2d8_UPD	= 902,
    VLD2q16	= 903,
    VLD2q16Pseudo	= 904,
    VLD2q16Pseudo_UPD	= 905,
    VLD2q16_UPD	= 906,
    VLD2q32	= 907,
    VLD2q32Pseudo	= 908,
    VLD2q32Pseudo_UPD	= 909,
    VLD2q32_UPD	= 910,
    VLD2q8	= 911,
    VLD2q8Pseudo	= 912,
    VLD2q8Pseudo_UPD	= 913,
    VLD2q8_UPD	= 914,
    VLD3DUPd16	= 915,
    VLD3DUPd16Pseudo	= 916,
    VLD3DUPd16Pseudo_UPD	= 917,
    VLD3DUPd16_UPD	= 918,
    VLD3DUPd16x2	= 919,
    VLD3DUPd16x2_UPD	= 920,
    VLD3DUPd32	= 921,
    VLD3DUPd32Pseudo	= 922,
    VLD3DUPd32Pseudo_UPD	= 923,
    VLD3DUPd32_UPD	= 924,
    VLD3DUPd32x2	= 925,
    VLD3DUPd32x2_UPD	= 926,
    VLD3DUPd8	= 927,
    VLD3DUPd8Pseudo	= 928,
    VLD3DUPd8Pseudo_UPD	= 929,
    VLD3DUPd8_UPD	= 930,
    VLD3DUPd8x2	= 931,
    VLD3DUPd8x2_UPD	= 932,
    VLD3LNd16	= 933,
    VLD3LNd16Pseudo	= 934,
    VLD3LNd16Pseudo_UPD	= 935,
    VLD3LNd16_UPD	= 936,
    VLD3LNd32	= 937,
    VLD3LNd32Pseudo	= 938,
    VLD3LNd32Pseudo_UPD	= 939,
    VLD3LNd32_UPD	= 940,
    VLD3LNd8	= 941,
    VLD3LNd8Pseudo	= 942,
    VLD3LNd8Pseudo_UPD	= 943,
    VLD3LNd8_UPD	= 944,
    VLD3LNq16	= 945,
    VLD3LNq16Pseudo	= 946,
    VLD3LNq16Pseudo_UPD	= 947,
    VLD3LNq16_UPD	= 948,
    VLD3LNq32	= 949,
    VLD3LNq32Pseudo	= 950,
    VLD3LNq32Pseudo_UPD	= 951,
    VLD3LNq32_UPD	= 952,
    VLD3d16	= 953,
    VLD3d16Pseudo	= 954,
    VLD3d16Pseudo_UPD	= 955,
    VLD3d16_UPD	= 956,
    VLD3d32	= 957,
    VLD3d32Pseudo	= 958,
    VLD3d32Pseudo_UPD	= 959,
    VLD3d32_UPD	= 960,
    VLD3d8	= 961,
    VLD3d8Pseudo	= 962,
    VLD3d8Pseudo_UPD	= 963,
    VLD3d8_UPD	= 964,
    VLD3q16	= 965,
    VLD3q16Pseudo_UPD	= 966,
    VLD3q16_UPD	= 967,
    VLD3q16oddPseudo	= 968,
    VLD3q16oddPseudo_UPD	= 969,
    VLD3q32	= 970,
    VLD3q32Pseudo_UPD	= 971,
    VLD3q32_UPD	= 972,
    VLD3q32oddPseudo	= 973,
    VLD3q32oddPseudo_UPD	= 974,
    VLD3q8	= 975,
    VLD3q8Pseudo_UPD	= 976,
    VLD3q8_UPD	= 977,
    VLD3q8oddPseudo	= 978,
    VLD3q8oddPseudo_UPD	= 979,
    VLD4DUPd16	= 980,
    VLD4DUPd16Pseudo	= 981,
    VLD4DUPd16Pseudo_UPD	= 982,
    VLD4DUPd16_UPD	= 983,
    VLD4DUPd16x2	= 984,
    VLD4DUPd16x2_UPD	= 985,
    VLD4DUPd32	= 986,
    VLD4DUPd32Pseudo	= 987,
    VLD4DUPd32Pseudo_UPD	= 988,
    VLD4DUPd32_UPD	= 989,
    VLD4DUPd32x2	= 990,
    VLD4DUPd32x2_UPD	= 991,
    VLD4DUPd8	= 992,
    VLD4DUPd8Pseudo	= 993,
    VLD4DUPd8Pseudo_UPD	= 994,
    VLD4DUPd8_UPD	= 995,
    VLD4DUPd8x2	= 996,
    VLD4DUPd8x2_UPD	= 997,
    VLD4LNd16	= 998,
    VLD4LNd16Pseudo	= 999,
    VLD4LNd16Pseudo_UPD	= 1000,
    VLD4LNd16_UPD	= 1001,
    VLD4LNd32	= 1002,
    VLD4LNd32Pseudo	= 1003,
    VLD4LNd32Pseudo_UPD	= 1004,
    VLD4LNd32_UPD	= 1005,
    VLD4LNd8	= 1006,
    VLD4LNd8Pseudo	= 1007,
    VLD4LNd8Pseudo_UPD	= 1008,
    VLD4LNd8_UPD	= 1009,
    VLD4LNq16	= 1010,
    VLD4LNq16Pseudo	= 1011,
    VLD4LNq16Pseudo_UPD	= 1012,
    VLD4LNq16_UPD	= 1013,
    VLD4LNq32	= 1014,
    VLD4LNq32Pseudo	= 1015,
    VLD4LNq32Pseudo_UPD	= 1016,
    VLD4LNq32_UPD	= 1017,
    VLD4d16	= 1018,
    VLD4d16Pseudo	= 1019,
    VLD4d16Pseudo_UPD	= 1020,
    VLD4d16_UPD	= 1021,
    VLD4d32	= 1022,
    VLD4d32Pseudo	= 1023,
    VLD4d32Pseudo_UPD	= 1024,
    VLD4d32_UPD	= 1025,
    VLD4d8	= 1026,
    VLD4d8Pseudo	= 1027,
    VLD4d8Pseudo_UPD	= 1028,
    VLD4d8_UPD	= 1029,
    VLD4q16	= 1030,
    VLD4q16Pseudo_UPD	= 1031,
    VLD4q16_UPD	= 1032,
    VLD4q16oddPseudo	= 1033,
    VLD4q16oddPseudo_UPD	= 1034,
    VLD4q32	= 1035,
    VLD4q32Pseudo_UPD	= 1036,
    VLD4q32_UPD	= 1037,
    VLD4q32oddPseudo	= 1038,
    VLD4q32oddPseudo_UPD	= 1039,
    VLD4q8	= 1040,
    VLD4q8Pseudo_UPD	= 1041,
    VLD4q8_UPD	= 1042,
    VLD4q8oddPseudo	= 1043,
    VLD4q8oddPseudo_UPD	= 1044,
    VLDMDDB_UPD	= 1045,
    VLDMDIA	= 1046,
    VLDMDIA_UPD	= 1047,
    VLDMQIA	= 1048,
    VLDMSDB_UPD	= 1049,
    VLDMSIA	= 1050,
    VLDMSIA_UPD	= 1051,
    VLDRD	= 1052,
    VLDRS	= 1053,
    VMAXfd	= 1054,
    VMAXfq	= 1055,
    VMAXsv16i8	= 1056,
    VMAXsv2i32	= 1057,
    VMAXsv4i16	= 1058,
    VMAXsv4i32	= 1059,
    VMAXsv8i16	= 1060,
    VMAXsv8i8	= 1061,
    VMAXuv16i8	= 1062,
    VMAXuv2i32	= 1063,
    VMAXuv4i16	= 1064,
    VMAXuv4i32	= 1065,
    VMAXuv8i16	= 1066,
    VMAXuv8i8	= 1067,
    VMINfd	= 1068,
    VMINfq	= 1069,
    VMINsv16i8	= 1070,
    VMINsv2i32	= 1071,
    VMINsv4i16	= 1072,
    VMINsv4i32	= 1073,
    VMINsv8i16	= 1074,
    VMINsv8i8	= 1075,
    VMINuv16i8	= 1076,
    VMINuv2i32	= 1077,
    VMINuv4i16	= 1078,
    VMINuv4i32	= 1079,
    VMINuv8i16	= 1080,
    VMINuv8i8	= 1081,
    VMLAD	= 1082,
    VMLALslsv2i32	= 1083,
    VMLALslsv4i16	= 1084,
    VMLALsluv2i32	= 1085,
    VMLALsluv4i16	= 1086,
    VMLALsv2i64	= 1087,
    VMLALsv4i32	= 1088,
    VMLALsv8i16	= 1089,
    VMLALuv2i64	= 1090,
    VMLALuv4i32	= 1091,
    VMLALuv8i16	= 1092,
    VMLAS	= 1093,
    VMLAfd	= 1094,
    VMLAfq	= 1095,
    VMLAslfd	= 1096,
    VMLAslfq	= 1097,
    VMLAslv2i32	= 1098,
    VMLAslv4i16	= 1099,
    VMLAslv4i32	= 1100,
    VMLAslv8i16	= 1101,
    VMLAv16i8	= 1102,
    VMLAv2i32	= 1103,
    VMLAv4i16	= 1104,
    VMLAv4i32	= 1105,
    VMLAv8i16	= 1106,
    VMLAv8i8	= 1107,
    VMLSD	= 1108,
    VMLSLslsv2i32	= 1109,
    VMLSLslsv4i16	= 1110,
    VMLSLsluv2i32	= 1111,
    VMLSLsluv4i16	= 1112,
    VMLSLsv2i64	= 1113,
    VMLSLsv4i32	= 1114,
    VMLSLsv8i16	= 1115,
    VMLSLuv2i64	= 1116,
    VMLSLuv4i32	= 1117,
    VMLSLuv8i16	= 1118,
    VMLSS	= 1119,
    VMLSfd	= 1120,
    VMLSfq	= 1121,
    VMLSslfd	= 1122,
    VMLSslfq	= 1123,
    VMLSslv2i32	= 1124,
    VMLSslv4i16	= 1125,
    VMLSslv4i32	= 1126,
    VMLSslv8i16	= 1127,
    VMLSv16i8	= 1128,
    VMLSv2i32	= 1129,
    VMLSv4i16	= 1130,
    VMLSv4i32	= 1131,
    VMLSv8i16	= 1132,
    VMLSv8i8	= 1133,
    VMOVD	= 1134,
    VMOVDRR	= 1135,
    VMOVDcc	= 1136,
    VMOVLsv2i64	= 1137,
    VMOVLsv4i32	= 1138,
    VMOVLsv8i16	= 1139,
    VMOVLuv2i64	= 1140,
    VMOVLuv4i32	= 1141,
    VMOVLuv8i16	= 1142,
    VMOVNv2i32	= 1143,
    VMOVNv4i16	= 1144,
    VMOVNv8i8	= 1145,
    VMOVQQ	= 1146,
    VMOVQQQQ	= 1147,
    VMOVRRD	= 1148,
    VMOVRRS	= 1149,
    VMOVRS	= 1150,
    VMOVS	= 1151,
    VMOVSR	= 1152,
    VMOVSRR	= 1153,
    VMOVScc	= 1154,
    VMOVv16i8	= 1155,
    VMOVv1i64	= 1156,
    VMOVv2i32	= 1157,
    VMOVv2i64	= 1158,
    VMOVv4i16	= 1159,
    VMOVv4i32	= 1160,
    VMOVv8i16	= 1161,
    VMOVv8i8	= 1162,
    VMRS	= 1163,
    VMRS_FPEXC	= 1164,
    VMRS_FPSID	= 1165,
    VMSR	= 1166,
    VMSR_FPEXC	= 1167,
    VMSR_FPSID	= 1168,
    VMULD	= 1169,
    VMULLp	= 1170,
    VMULLslsv2i32	= 1171,
    VMULLslsv4i16	= 1172,
    VMULLsluv2i32	= 1173,
    VMULLsluv4i16	= 1174,
    VMULLsv2i64	= 1175,
    VMULLsv4i32	= 1176,
    VMULLsv8i16	= 1177,
    VMULLuv2i64	= 1178,
    VMULLuv4i32	= 1179,
    VMULLuv8i16	= 1180,
    VMULS	= 1181,
    VMULfd	= 1182,
    VMULfq	= 1183,
    VMULpd	= 1184,
    VMULpq	= 1185,
    VMULslfd	= 1186,
    VMULslfq	= 1187,
    VMULslv2i32	= 1188,
    VMULslv4i16	= 1189,
    VMULslv4i32	= 1190,
    VMULslv8i16	= 1191,
    VMULv16i8	= 1192,
    VMULv2i32	= 1193,
    VMULv4i16	= 1194,
    VMULv4i32	= 1195,
    VMULv8i16	= 1196,
    VMULv8i8	= 1197,
    VMVNd	= 1198,
    VMVNq	= 1199,
    VMVNv2i32	= 1200,
    VMVNv4i16	= 1201,
    VMVNv4i32	= 1202,
    VMVNv8i16	= 1203,
    VNEGD	= 1204,
    VNEGS	= 1205,
    VNEGf32q	= 1206,
    VNEGfd	= 1207,
    VNEGs16d	= 1208,
    VNEGs16q	= 1209,
    VNEGs32d	= 1210,
    VNEGs32q	= 1211,
    VNEGs8d	= 1212,
    VNEGs8q	= 1213,
    VNMLAD	= 1214,
    VNMLAS	= 1215,
    VNMLSD	= 1216,
    VNMLSS	= 1217,
    VNMULD	= 1218,
    VNMULS	= 1219,
    VORNd	= 1220,
    VORNq	= 1221,
    VORRd	= 1222,
    VORRiv2i32	= 1223,
    VORRiv4i16	= 1224,
    VORRiv4i32	= 1225,
    VORRiv8i16	= 1226,
    VORRq	= 1227,
    VPADALsv16i8	= 1228,
    VPADALsv2i32	= 1229,
    VPADALsv4i16	= 1230,
    VPADALsv4i32	= 1231,
    VPADALsv8i16	= 1232,
    VPADALsv8i8	= 1233,
    VPADALuv16i8	= 1234,
    VPADALuv2i32	= 1235,
    VPADALuv4i16	= 1236,
    VPADALuv4i32	= 1237,
    VPADALuv8i16	= 1238,
    VPADALuv8i8	= 1239,
    VPADDLsv16i8	= 1240,
    VPADDLsv2i32	= 1241,
    VPADDLsv4i16	= 1242,
    VPADDLsv4i32	= 1243,
    VPADDLsv8i16	= 1244,
    VPADDLsv8i8	= 1245,
    VPADDLuv16i8	= 1246,
    VPADDLuv2i32	= 1247,
    VPADDLuv4i16	= 1248,
    VPADDLuv4i32	= 1249,
    VPADDLuv8i16	= 1250,
    VPADDLuv8i8	= 1251,
    VPADDf	= 1252,
    VPADDi16	= 1253,
    VPADDi32	= 1254,
    VPADDi8	= 1255,
    VPMAXf	= 1256,
    VPMAXs16	= 1257,
    VPMAXs32	= 1258,
    VPMAXs8	= 1259,
    VPMAXu16	= 1260,
    VPMAXu32	= 1261,
    VPMAXu8	= 1262,
    VPMINf	= 1263,
    VPMINs16	= 1264,
    VPMINs32	= 1265,
    VPMINs8	= 1266,
    VPMINu16	= 1267,
    VPMINu32	= 1268,
    VPMINu8	= 1269,
    VQABSv16i8	= 1270,
    VQABSv2i32	= 1271,
    VQABSv4i16	= 1272,
    VQABSv4i32	= 1273,
    VQABSv8i16	= 1274,
    VQABSv8i8	= 1275,
    VQADDsv16i8	= 1276,
    VQADDsv1i64	= 1277,
    VQADDsv2i32	= 1278,
    VQADDsv2i64	= 1279,
    VQADDsv4i16	= 1280,
    VQADDsv4i32	= 1281,
    VQADDsv8i16	= 1282,
    VQADDsv8i8	= 1283,
    VQADDuv16i8	= 1284,
    VQADDuv1i64	= 1285,
    VQADDuv2i32	= 1286,
    VQADDuv2i64	= 1287,
    VQADDuv4i16	= 1288,
    VQADDuv4i32	= 1289,
    VQADDuv8i16	= 1290,
    VQADDuv8i8	= 1291,
    VQDMLALslv2i32	= 1292,
    VQDMLALslv4i16	= 1293,
    VQDMLALv2i64	= 1294,
    VQDMLALv4i32	= 1295,
    VQDMLSLslv2i32	= 1296,
    VQDMLSLslv4i16	= 1297,
    VQDMLSLv2i64	= 1298,
    VQDMLSLv4i32	= 1299,
    VQDMULHslv2i32	= 1300,
    VQDMULHslv4i16	= 1301,
    VQDMULHslv4i32	= 1302,
    VQDMULHslv8i16	= 1303,
    VQDMULHv2i32	= 1304,
    VQDMULHv4i16	= 1305,
    VQDMULHv4i32	= 1306,
    VQDMULHv8i16	= 1307,
    VQDMULLslv2i32	= 1308,
    VQDMULLslv4i16	= 1309,
    VQDMULLv2i64	= 1310,
    VQDMULLv4i32	= 1311,
    VQMOVNsuv2i32	= 1312,
    VQMOVNsuv4i16	= 1313,
    VQMOVNsuv8i8	= 1314,
    VQMOVNsv2i32	= 1315,
    VQMOVNsv4i16	= 1316,
    VQMOVNsv8i8	= 1317,
    VQMOVNuv2i32	= 1318,
    VQMOVNuv4i16	= 1319,
    VQMOVNuv8i8	= 1320,
    VQNEGv16i8	= 1321,
    VQNEGv2i32	= 1322,
    VQNEGv4i16	= 1323,
    VQNEGv4i32	= 1324,
    VQNEGv8i16	= 1325,
    VQNEGv8i8	= 1326,
    VQRDMULHslv2i32	= 1327,
    VQRDMULHslv4i16	= 1328,
    VQRDMULHslv4i32	= 1329,
    VQRDMULHslv8i16	= 1330,
    VQRDMULHv2i32	= 1331,
    VQRDMULHv4i16	= 1332,
    VQRDMULHv4i32	= 1333,
    VQRDMULHv8i16	= 1334,
    VQRSHLsv16i8	= 1335,
    VQRSHLsv1i64	= 1336,
    VQRSHLsv2i32	= 1337,
    VQRSHLsv2i64	= 1338,
    VQRSHLsv4i16	= 1339,
    VQRSHLsv4i32	= 1340,
    VQRSHLsv8i16	= 1341,
    VQRSHLsv8i8	= 1342,
    VQRSHLuv16i8	= 1343,
    VQRSHLuv1i64	= 1344,
    VQRSHLuv2i32	= 1345,
    VQRSHLuv2i64	= 1346,
    VQRSHLuv4i16	= 1347,
    VQRSHLuv4i32	= 1348,
    VQRSHLuv8i16	= 1349,
    VQRSHLuv8i8	= 1350,
    VQRSHRNsv2i32	= 1351,
    VQRSHRNsv4i16	= 1352,
    VQRSHRNsv8i8	= 1353,
    VQRSHRNuv2i32	= 1354,
    VQRSHRNuv4i16	= 1355,
    VQRSHRNuv8i8	= 1356,
    VQRSHRUNv2i32	= 1357,
    VQRSHRUNv4i16	= 1358,
    VQRSHRUNv8i8	= 1359,
    VQSHLsiv16i8	= 1360,
    VQSHLsiv1i64	= 1361,
    VQSHLsiv2i32	= 1362,
    VQSHLsiv2i64	= 1363,
    VQSHLsiv4i16	= 1364,
    VQSHLsiv4i32	= 1365,
    VQSHLsiv8i16	= 1366,
    VQSHLsiv8i8	= 1367,
    VQSHLsuv16i8	= 1368,
    VQSHLsuv1i64	= 1369,
    VQSHLsuv2i32	= 1370,
    VQSHLsuv2i64	= 1371,
    VQSHLsuv4i16	= 1372,
    VQSHLsuv4i32	= 1373,
    VQSHLsuv8i16	= 1374,
    VQSHLsuv8i8	= 1375,
    VQSHLsv16i8	= 1376,
    VQSHLsv1i64	= 1377,
    VQSHLsv2i32	= 1378,
    VQSHLsv2i64	= 1379,
    VQSHLsv4i16	= 1380,
    VQSHLsv4i32	= 1381,
    VQSHLsv8i16	= 1382,
    VQSHLsv8i8	= 1383,
    VQSHLuiv16i8	= 1384,
    VQSHLuiv1i64	= 1385,
    VQSHLuiv2i32	= 1386,
    VQSHLuiv2i64	= 1387,
    VQSHLuiv4i16	= 1388,
    VQSHLuiv4i32	= 1389,
    VQSHLuiv8i16	= 1390,
    VQSHLuiv8i8	= 1391,
    VQSHLuv16i8	= 1392,
    VQSHLuv1i64	= 1393,
    VQSHLuv2i32	= 1394,
    VQSHLuv2i64	= 1395,
    VQSHLuv4i16	= 1396,
    VQSHLuv4i32	= 1397,
    VQSHLuv8i16	= 1398,
    VQSHLuv8i8	= 1399,
    VQSHRNsv2i32	= 1400,
    VQSHRNsv4i16	= 1401,
    VQSHRNsv8i8	= 1402,
    VQSHRNuv2i32	= 1403,
    VQSHRNuv4i16	= 1404,
    VQSHRNuv8i8	= 1405,
    VQSHRUNv2i32	= 1406,
    VQSHRUNv4i16	= 1407,
    VQSHRUNv8i8	= 1408,
    VQSUBsv16i8	= 1409,
    VQSUBsv1i64	= 1410,
    VQSUBsv2i32	= 1411,
    VQSUBsv2i64	= 1412,
    VQSUBsv4i16	= 1413,
    VQSUBsv4i32	= 1414,
    VQSUBsv8i16	= 1415,
    VQSUBsv8i8	= 1416,
    VQSUBuv16i8	= 1417,
    VQSUBuv1i64	= 1418,
    VQSUBuv2i32	= 1419,
    VQSUBuv2i64	= 1420,
    VQSUBuv4i16	= 1421,
    VQSUBuv4i32	= 1422,
    VQSUBuv8i16	= 1423,
    VQSUBuv8i8	= 1424,
    VRADDHNv2i32	= 1425,
    VRADDHNv4i16	= 1426,
    VRADDHNv8i8	= 1427,
    VRECPEd	= 1428,
    VRECPEfd	= 1429,
    VRECPEfq	= 1430,
    VRECPEq	= 1431,
    VRECPSfd	= 1432,
    VRECPSfq	= 1433,
    VREV16d8	= 1434,
    VREV16q8	= 1435,
    VREV32d16	= 1436,
    VREV32d8	= 1437,
    VREV32q16	= 1438,
    VREV32q8	= 1439,
    VREV64d16	= 1440,
    VREV64d32	= 1441,
    VREV64d8	= 1442,
    VREV64q16	= 1443,
    VREV64q32	= 1444,
    VREV64q8	= 1445,
    VRHADDsv16i8	= 1446,
    VRHADDsv2i32	= 1447,
    VRHADDsv4i16	= 1448,
    VRHADDsv4i32	= 1449,
    VRHADDsv8i16	= 1450,
    VRHADDsv8i8	= 1451,
    VRHADDuv16i8	= 1452,
    VRHADDuv2i32	= 1453,
    VRHADDuv4i16	= 1454,
    VRHADDuv4i32	= 1455,
    VRHADDuv8i16	= 1456,
    VRHADDuv8i8	= 1457,
    VRSHLsv16i8	= 1458,
    VRSHLsv1i64	= 1459,
    VRSHLsv2i32	= 1460,
    VRSHLsv2i64	= 1461,
    VRSHLsv4i16	= 1462,
    VRSHLsv4i32	= 1463,
    VRSHLsv8i16	= 1464,
    VRSHLsv8i8	= 1465,
    VRSHLuv16i8	= 1466,
    VRSHLuv1i64	= 1467,
    VRSHLuv2i32	= 1468,
    VRSHLuv2i64	= 1469,
    VRSHLuv4i16	= 1470,
    VRSHLuv4i32	= 1471,
    VRSHLuv8i16	= 1472,
    VRSHLuv8i8	= 1473,
    VRSHRNv2i32	= 1474,
    VRSHRNv4i16	= 1475,
    VRSHRNv8i8	= 1476,
    VRSHRsv16i8	= 1477,
    VRSHRsv1i64	= 1478,
    VRSHRsv2i32	= 1479,
    VRSHRsv2i64	= 1480,
    VRSHRsv4i16	= 1481,
    VRSHRsv4i32	= 1482,
    VRSHRsv8i16	= 1483,
    VRSHRsv8i8	= 1484,
    VRSHRuv16i8	= 1485,
    VRSHRuv1i64	= 1486,
    VRSHRuv2i32	= 1487,
    VRSHRuv2i64	= 1488,
    VRSHRuv4i16	= 1489,
    VRSHRuv4i32	= 1490,
    VRSHRuv8i16	= 1491,
    VRSHRuv8i8	= 1492,
    VRSQRTEd	= 1493,
    VRSQRTEfd	= 1494,
    VRSQRTEfq	= 1495,
    VRSQRTEq	= 1496,
    VRSQRTSfd	= 1497,
    VRSQRTSfq	= 1498,
    VRSRAsv16i8	= 1499,
    VRSRAsv1i64	= 1500,
    VRSRAsv2i32	= 1501,
    VRSRAsv2i64	= 1502,
    VRSRAsv4i16	= 1503,
    VRSRAsv4i32	= 1504,
    VRSRAsv8i16	= 1505,
    VRSRAsv8i8	= 1506,
    VRSRAuv16i8	= 1507,
    VRSRAuv1i64	= 1508,
    VRSRAuv2i32	= 1509,
    VRSRAuv2i64	= 1510,
    VRSRAuv4i16	= 1511,
    VRSRAuv4i32	= 1512,
    VRSRAuv8i16	= 1513,
    VRSRAuv8i8	= 1514,
    VRSUBHNv2i32	= 1515,
    VRSUBHNv4i16	= 1516,
    VRSUBHNv8i8	= 1517,
    VSETLNi16	= 1518,
    VSETLNi32	= 1519,
    VSETLNi8	= 1520,
    VSHLLi16	= 1521,
    VSHLLi32	= 1522,
    VSHLLi8	= 1523,
    VSHLLsv2i64	= 1524,
    VSHLLsv4i32	= 1525,
    VSHLLsv8i16	= 1526,
    VSHLLuv2i64	= 1527,
    VSHLLuv4i32	= 1528,
    VSHLLuv8i16	= 1529,
    VSHLiv16i8	= 1530,
    VSHLiv1i64	= 1531,
    VSHLiv2i32	= 1532,
    VSHLiv2i64	= 1533,
    VSHLiv4i16	= 1534,
    VSHLiv4i32	= 1535,
    VSHLiv8i16	= 1536,
    VSHLiv8i8	= 1537,
    VSHLsv16i8	= 1538,
    VSHLsv1i64	= 1539,
    VSHLsv2i32	= 1540,
    VSHLsv2i64	= 1541,
    VSHLsv4i16	= 1542,
    VSHLsv4i32	= 1543,
    VSHLsv8i16	= 1544,
    VSHLsv8i8	= 1545,
    VSHLuv16i8	= 1546,
    VSHLuv1i64	= 1547,
    VSHLuv2i32	= 1548,
    VSHLuv2i64	= 1549,
    VSHLuv4i16	= 1550,
    VSHLuv4i32	= 1551,
    VSHLuv8i16	= 1552,
    VSHLuv8i8	= 1553,
    VSHRNv2i32	= 1554,
    VSHRNv4i16	= 1555,
    VSHRNv8i8	= 1556,
    VSHRsv16i8	= 1557,
    VSHRsv1i64	= 1558,
    VSHRsv2i32	= 1559,
    VSHRsv2i64	= 1560,
    VSHRsv4i16	= 1561,
    VSHRsv4i32	= 1562,
    VSHRsv8i16	= 1563,
    VSHRsv8i8	= 1564,
    VSHRuv16i8	= 1565,
    VSHRuv1i64	= 1566,
    VSHRuv2i32	= 1567,
    VSHRuv2i64	= 1568,
    VSHRuv4i16	= 1569,
    VSHRuv4i32	= 1570,
    VSHRuv8i16	= 1571,
    VSHRuv8i8	= 1572,
    VSHTOD	= 1573,
    VSHTOS	= 1574,
    VSITOD	= 1575,
    VSITOS	= 1576,
    VSLIv16i8	= 1577,
    VSLIv1i64	= 1578,
    VSLIv2i32	= 1579,
    VSLIv2i64	= 1580,
    VSLIv4i16	= 1581,
    VSLIv4i32	= 1582,
    VSLIv8i16	= 1583,
    VSLIv8i8	= 1584,
    VSLTOD	= 1585,
    VSLTOS	= 1586,
    VSQRTD	= 1587,
    VSQRTS	= 1588,
    VSRAsv16i8	= 1589,
    VSRAsv1i64	= 1590,
    VSRAsv2i32	= 1591,
    VSRAsv2i64	= 1592,
    VSRAsv4i16	= 1593,
    VSRAsv4i32	= 1594,
    VSRAsv8i16	= 1595,
    VSRAsv8i8	= 1596,
    VSRAuv16i8	= 1597,
    VSRAuv1i64	= 1598,
    VSRAuv2i32	= 1599,
    VSRAuv2i64	= 1600,
    VSRAuv4i16	= 1601,
    VSRAuv4i32	= 1602,
    VSRAuv8i16	= 1603,
    VSRAuv8i8	= 1604,
    VSRIv16i8	= 1605,
    VSRIv1i64	= 1606,
    VSRIv2i32	= 1607,
    VSRIv2i64	= 1608,
    VSRIv4i16	= 1609,
    VSRIv4i32	= 1610,
    VSRIv8i16	= 1611,
    VSRIv8i8	= 1612,
    VST1LNd16	= 1613,
    VST1LNd16_UPD	= 1614,
    VST1LNd32	= 1615,
    VST1LNd32_UPD	= 1616,
    VST1LNd8	= 1617,
    VST1LNd8_UPD	= 1618,
    VST1LNq16Pseudo	= 1619,
    VST1LNq16Pseudo_UPD	= 1620,
    VST1LNq32Pseudo	= 1621,
    VST1LNq32Pseudo_UPD	= 1622,
    VST1LNq8Pseudo	= 1623,
    VST1LNq8Pseudo_UPD	= 1624,
    VST1d16	= 1625,
    VST1d16Q	= 1626,
    VST1d16Q_UPD	= 1627,
    VST1d16T	= 1628,
    VST1d16T_UPD	= 1629,
    VST1d16_UPD	= 1630,
    VST1d32	= 1631,
    VST1d32Q	= 1632,
    VST1d32Q_UPD	= 1633,
    VST1d32T	= 1634,
    VST1d32T_UPD	= 1635,
    VST1d32_UPD	= 1636,
    VST1d64	= 1637,
    VST1d64Q	= 1638,
    VST1d64QPseudo	= 1639,
    VST1d64QPseudo_UPD	= 1640,
    VST1d64Q_UPD	= 1641,
    VST1d64T	= 1642,
    VST1d64TPseudo	= 1643,
    VST1d64TPseudo_UPD	= 1644,
    VST1d64T_UPD	= 1645,
    VST1d64_UPD	= 1646,
    VST1d8	= 1647,
    VST1d8Q	= 1648,
    VST1d8Q_UPD	= 1649,
    VST1d8T	= 1650,
    VST1d8T_UPD	= 1651,
    VST1d8_UPD	= 1652,
    VST1q16	= 1653,
    VST1q16Pseudo	= 1654,
    VST1q16Pseudo_UPD	= 1655,
    VST1q16_UPD	= 1656,
    VST1q32	= 1657,
    VST1q32Pseudo	= 1658,
    VST1q32Pseudo_UPD	= 1659,
    VST1q32_UPD	= 1660,
    VST1q64	= 1661,
    VST1q64Pseudo	= 1662,
    VST1q64Pseudo_UPD	= 1663,
    VST1q64_UPD	= 1664,
    VST1q8	= 1665,
    VST1q8Pseudo	= 1666,
    VST1q8Pseudo_UPD	= 1667,
    VST1q8_UPD	= 1668,
    VST2LNd16	= 1669,
    VST2LNd16Pseudo	= 1670,
    VST2LNd16Pseudo_UPD	= 1671,
    VST2LNd16_UPD	= 1672,
    VST2LNd32	= 1673,
    VST2LNd32Pseudo	= 1674,
    VST2LNd32Pseudo_UPD	= 1675,
    VST2LNd32_UPD	= 1676,
    VST2LNd8	= 1677,
    VST2LNd8Pseudo	= 1678,
    VST2LNd8Pseudo_UPD	= 1679,
    VST2LNd8_UPD	= 1680,
    VST2LNq16	= 1681,
    VST2LNq16Pseudo	= 1682,
    VST2LNq16Pseudo_UPD	= 1683,
    VST2LNq16_UPD	= 1684,
    VST2LNq32	= 1685,
    VST2LNq32Pseudo	= 1686,
    VST2LNq32Pseudo_UPD	= 1687,
    VST2LNq32_UPD	= 1688,
    VST2b16	= 1689,
    VST2b16_UPD	= 1690,
    VST2b32	= 1691,
    VST2b32_UPD	= 1692,
    VST2b8	= 1693,
    VST2b8_UPD	= 1694,
    VST2d16	= 1695,
    VST2d16Pseudo	= 1696,
    VST2d16Pseudo_UPD	= 1697,
    VST2d16_UPD	= 1698,
    VST2d32	= 1699,
    VST2d32Pseudo	= 1700,
    VST2d32Pseudo_UPD	= 1701,
    VST2d32_UPD	= 1702,
    VST2d8	= 1703,
    VST2d8Pseudo	= 1704,
    VST2d8Pseudo_UPD	= 1705,
    VST2d8_UPD	= 1706,
    VST2q16	= 1707,
    VST2q16Pseudo	= 1708,
    VST2q16Pseudo_UPD	= 1709,
    VST2q16_UPD	= 1710,
    VST2q32	= 1711,
    VST2q32Pseudo	= 1712,
    VST2q32Pseudo_UPD	= 1713,
    VST2q32_UPD	= 1714,
    VST2q8	= 1715,
    VST2q8Pseudo	= 1716,
    VST2q8Pseudo_UPD	= 1717,
    VST2q8_UPD	= 1718,
    VST3LNd16	= 1719,
    VST3LNd16Pseudo	= 1720,
    VST3LNd16Pseudo_UPD	= 1721,
    VST3LNd16_UPD	= 1722,
    VST3LNd32	= 1723,
    VST3LNd32Pseudo	= 1724,
    VST3LNd32Pseudo_UPD	= 1725,
    VST3LNd32_UPD	= 1726,
    VST3LNd8	= 1727,
    VST3LNd8Pseudo	= 1728,
    VST3LNd8Pseudo_UPD	= 1729,
    VST3LNd8_UPD	= 1730,
    VST3LNq16	= 1731,
    VST3LNq16Pseudo	= 1732,
    VST3LNq16Pseudo_UPD	= 1733,
    VST3LNq16_UPD	= 1734,
    VST3LNq32	= 1735,
    VST3LNq32Pseudo	= 1736,
    VST3LNq32Pseudo_UPD	= 1737,
    VST3LNq32_UPD	= 1738,
    VST3d16	= 1739,
    VST3d16Pseudo	= 1740,
    VST3d16Pseudo_UPD	= 1741,
    VST3d16_UPD	= 1742,
    VST3d32	= 1743,
    VST3d32Pseudo	= 1744,
    VST3d32Pseudo_UPD	= 1745,
    VST3d32_UPD	= 1746,
    VST3d8	= 1747,
    VST3d8Pseudo	= 1748,
    VST3d8Pseudo_UPD	= 1749,
    VST3d8_UPD	= 1750,
    VST3q16	= 1751,
    VST3q16Pseudo_UPD	= 1752,
    VST3q16_UPD	= 1753,
    VST3q16oddPseudo	= 1754,
    VST3q16oddPseudo_UPD	= 1755,
    VST3q32	= 1756,
    VST3q32Pseudo_UPD	= 1757,
    VST3q32_UPD	= 1758,
    VST3q32oddPseudo	= 1759,
    VST3q32oddPseudo_UPD	= 1760,
    VST3q8	= 1761,
    VST3q8Pseudo_UPD	= 1762,
    VST3q8_UPD	= 1763,
    VST3q8oddPseudo	= 1764,
    VST3q8oddPseudo_UPD	= 1765,
    VST4LNd16	= 1766,
    VST4LNd16Pseudo	= 1767,
    VST4LNd16Pseudo_UPD	= 1768,
    VST4LNd16_UPD	= 1769,
    VST4LNd32	= 1770,
    VST4LNd32Pseudo	= 1771,
    VST4LNd32Pseudo_UPD	= 1772,
    VST4LNd32_UPD	= 1773,
    VST4LNd8	= 1774,
    VST4LNd8Pseudo	= 1775,
    VST4LNd8Pseudo_UPD	= 1776,
    VST4LNd8_UPD	= 1777,
    VST4LNq16	= 1778,
    VST4LNq16Pseudo	= 1779,
    VST4LNq16Pseudo_UPD	= 1780,
    VST4LNq16_UPD	= 1781,
    VST4LNq32	= 1782,
    VST4LNq32Pseudo	= 1783,
    VST4LNq32Pseudo_UPD	= 1784,
    VST4LNq32_UPD	= 1785,
    VST4d16	= 1786,
    VST4d16Pseudo	= 1787,
    VST4d16Pseudo_UPD	= 1788,
    VST4d16_UPD	= 1789,
    VST4d32	= 1790,
    VST4d32Pseudo	= 1791,
    VST4d32Pseudo_UPD	= 1792,
    VST4d32_UPD	= 1793,
    VST4d8	= 1794,
    VST4d8Pseudo	= 1795,
    VST4d8Pseudo_UPD	= 1796,
    VST4d8_UPD	= 1797,
    VST4q16	= 1798,
    VST4q16Pseudo_UPD	= 1799,
    VST4q16_UPD	= 1800,
    VST4q16oddPseudo	= 1801,
    VST4q16oddPseudo_UPD	= 1802,
    VST4q32	= 1803,
    VST4q32Pseudo_UPD	= 1804,
    VST4q32_UPD	= 1805,
    VST4q32oddPseudo	= 1806,
    VST4q32oddPseudo_UPD	= 1807,
    VST4q8	= 1808,
    VST4q8Pseudo_UPD	= 1809,
    VST4q8_UPD	= 1810,
    VST4q8oddPseudo	= 1811,
    VST4q8oddPseudo_UPD	= 1812,
    VSTMDDB_UPD	= 1813,
    VSTMDIA	= 1814,
    VSTMDIA_UPD	= 1815,
    VSTMQIA	= 1816,
    VSTMSDB_UPD	= 1817,
    VSTMSIA	= 1818,
    VSTMSIA_UPD	= 1819,
    VSTRD	= 1820,
    VSTRS	= 1821,
    VSUBD	= 1822,
    VSUBHNv2i32	= 1823,
    VSUBHNv4i16	= 1824,
    VSUBHNv8i8	= 1825,
    VSUBLsv2i64	= 1826,
    VSUBLsv4i32	= 1827,
    VSUBLsv8i16	= 1828,
    VSUBLuv2i64	= 1829,
    VSUBLuv4i32	= 1830,
    VSUBLuv8i16	= 1831,
    VSUBS	= 1832,
    VSUBWsv2i64	= 1833,
    VSUBWsv4i32	= 1834,
    VSUBWsv8i16	= 1835,
    VSUBWuv2i64	= 1836,
    VSUBWuv4i32	= 1837,
    VSUBWuv8i16	= 1838,
    VSUBfd	= 1839,
    VSUBfq	= 1840,
    VSUBv16i8	= 1841,
    VSUBv1i64	= 1842,
    VSUBv2i32	= 1843,
    VSUBv2i64	= 1844,
    VSUBv4i16	= 1845,
    VSUBv4i32	= 1846,
    VSUBv8i16	= 1847,
    VSUBv8i8	= 1848,
    VSWPd	= 1849,
    VSWPq	= 1850,
    VTBL1	= 1851,
    VTBL2	= 1852,
    VTBL2Pseudo	= 1853,
    VTBL3	= 1854,
    VTBL3Pseudo	= 1855,
    VTBL4	= 1856,
    VTBL4Pseudo	= 1857,
    VTBX1	= 1858,
    VTBX2	= 1859,
    VTBX2Pseudo	= 1860,
    VTBX3	= 1861,
    VTBX3Pseudo	= 1862,
    VTBX4	= 1863,
    VTBX4Pseudo	= 1864,
    VTOSHD	= 1865,
    VTOSHS	= 1866,
    VTOSIRD	= 1867,
    VTOSIRS	= 1868,
    VTOSIZD	= 1869,
    VTOSIZS	= 1870,
    VTOSLD	= 1871,
    VTOSLS	= 1872,
    VTOUHD	= 1873,
    VTOUHS	= 1874,
    VTOUIRD	= 1875,
    VTOUIRS	= 1876,
    VTOUIZD	= 1877,
    VTOUIZS	= 1878,
    VTOULD	= 1879,
    VTOULS	= 1880,
    VTRNd16	= 1881,
    VTRNd32	= 1882,
    VTRNd8	= 1883,
    VTRNq16	= 1884,
    VTRNq32	= 1885,
    VTRNq8	= 1886,
    VTSTv16i8	= 1887,
    VTSTv2i32	= 1888,
    VTSTv4i16	= 1889,
    VTSTv4i32	= 1890,
    VTSTv8i16	= 1891,
    VTSTv8i8	= 1892,
    VUHTOD	= 1893,
    VUHTOS	= 1894,
    VUITOD	= 1895,
    VUITOS	= 1896,
    VULTOD	= 1897,
    VULTOS	= 1898,
    VUZPd16	= 1899,
    VUZPd32	= 1900,
    VUZPd8	= 1901,
    VUZPq16	= 1902,
    VUZPq32	= 1903,
    VUZPq8	= 1904,
    VZIPd16	= 1905,
    VZIPd32	= 1906,
    VZIPd8	= 1907,
    VZIPq16	= 1908,
    VZIPq32	= 1909,
    VZIPq8	= 1910,
    WFE	= 1911,
    WFI	= 1912,
    YIELD	= 1913,
    t2ADCSri	= 1914,
    t2ADCSrr	= 1915,
    t2ADCSrs	= 1916,
    t2ADCri	= 1917,
    t2ADCrr	= 1918,
    t2ADCrs	= 1919,
    t2ADDSri	= 1920,
    t2ADDSrr	= 1921,
    t2ADDSrs	= 1922,
    t2ADDri	= 1923,
    t2ADDri12	= 1924,
    t2ADDrr	= 1925,
    t2ADDrs	= 1926,
    t2ADR	= 1927,
    t2ANDri	= 1928,
    t2ANDrr	= 1929,
    t2ANDrs	= 1930,
    t2ASRri	= 1931,
    t2ASRrr	= 1932,
    t2B	= 1933,
    t2BFC	= 1934,
    t2BFI	= 1935,
    t2BFI4p	= 1936,
    t2BICri	= 1937,
    t2BICrr	= 1938,
    t2BICrs	= 1939,
    t2BR_JT	= 1940,
    t2BXJ	= 1941,
    t2Bcc	= 1942,
    t2CDP2	= 1943,
    t2CLREX	= 1944,
    t2CLZ	= 1945,
    t2CMNzri	= 1946,
    t2CMNzrr	= 1947,
    t2CMNzrs	= 1948,
    t2CMPri	= 1949,
    t2CMPrr	= 1950,
    t2CMPrs	= 1951,
    t2CPS1p	= 1952,
    t2CPS2p	= 1953,
    t2CPS3p	= 1954,
    t2DBG	= 1955,
    t2DMB	= 1956,
    t2DSB	= 1957,
    t2EORri	= 1958,
    t2EORrr	= 1959,
    t2EORrs	= 1960,
    t2ISB	= 1961,
    t2IT	= 1962,
    t2Int_eh_sjlj_setjmp	= 1963,
    t2Int_eh_sjlj_setjmp_nofp	= 1964,
    t2LDMDB	= 1965,
    t2LDMDB_UPD	= 1966,
    t2LDMIA	= 1967,
    t2LDMIA_RET	= 1968,
    t2LDMIA_UPD	= 1969,
    t2LDRBT	= 1970,
    t2LDRB_POST	= 1971,
    t2LDRB_PRE	= 1972,
    t2LDRBi12	= 1973,
    t2LDRBi8	= 1974,
    t2LDRBpci	= 1975,
    t2LDRBs	= 1976,
    t2LDRD_POST	= 1977,
    t2LDRD_PRE	= 1978,
    t2LDRDi8	= 1979,
    t2LDREX	= 1980,
    t2LDREXB	= 1981,
    t2LDREXD	= 1982,
    t2LDREXH	= 1983,
    t2LDRHT	= 1984,
    t2LDRH_POST	= 1985,
    t2LDRH_PRE	= 1986,
    t2LDRHi12	= 1987,
    t2LDRHi8	= 1988,
    t2LDRHpci	= 1989,
    t2LDRHs	= 1990,
    t2LDRSBT	= 1991,
    t2LDRSB_POST	= 1992,
    t2LDRSB_PRE	= 1993,
    t2LDRSBi12	= 1994,
    t2LDRSBi8	= 1995,
    t2LDRSBpci	= 1996,
    t2LDRSBs	= 1997,
    t2LDRSHT	= 1998,
    t2LDRSH_POST	= 1999,
    t2LDRSH_PRE	= 2000,
    t2LDRSHi12	= 2001,
    t2LDRSHi8	= 2002,
    t2LDRSHpci	= 2003,
    t2LDRSHs	= 2004,
    t2LDRT	= 2005,
    t2LDR_POST	= 2006,
    t2LDR_PRE	= 2007,
    t2LDRi12	= 2008,
    t2LDRi8	= 2009,
    t2LDRpci	= 2010,
    t2LDRpci_pic	= 2011,
    t2LDRs	= 2012,
    t2LEApcrel	= 2013,
    t2LEApcrelJT	= 2014,
    t2LSLri	= 2015,
    t2LSLrr	= 2016,
    t2LSRri	= 2017,
    t2LSRrr	= 2018,
    t2MCR	= 2019,
    t2MCR2	= 2020,
    t2MCRR	= 2021,
    t2MCRR2	= 2022,
    t2MLA	= 2023,
    t2MLS	= 2024,
    t2MOVCCasr	= 2025,
    t2MOVCCi	= 2026,
    t2MOVCCi16	= 2027,
    t2MOVCCi32imm	= 2028,
    t2MOVCClsl	= 2029,
    t2MOVCClsr	= 2030,
    t2MOVCCr	= 2031,
    t2MOVCCror	= 2032,
    t2MOVTi16	= 2033,
    t2MOVTi16_ga_pcrel	= 2034,
    t2MOV_ga_dyn	= 2035,
    t2MOV_ga_pcrel	= 2036,
    t2MOVi	= 2037,
    t2MOVi16	= 2038,
    t2MOVi16_ga_pcrel	= 2039,
    t2MOVi32imm	= 2040,
    t2MOVr	= 2041,
    t2MOVsra_flag	= 2042,
    t2MOVsrl_flag	= 2043,
    t2MRC	= 2044,
    t2MRC2	= 2045,
    t2MRRC	= 2046,
    t2MRRC2	= 2047,
    t2MRS	= 2048,
    t2MRSsys	= 2049,
    t2MSR	= 2050,
    t2MUL	= 2051,
    t2MVNCCi	= 2052,
    t2MVNi	= 2053,
    t2MVNr	= 2054,
    t2MVNs	= 2055,
    t2NOP	= 2056,
    t2ORNri	= 2057,
    t2ORNrr	= 2058,
    t2ORNrs	= 2059,
    t2ORRri	= 2060,
    t2ORRrr	= 2061,
    t2ORRrs	= 2062,
    t2PKHBT	= 2063,
    t2PKHTB	= 2064,
    t2PLDWi12	= 2065,
    t2PLDWi8	= 2066,
    t2PLDWs	= 2067,
    t2PLDi12	= 2068,
    t2PLDi8	= 2069,
    t2PLDs	= 2070,
    t2PLIi12	= 2071,
    t2PLIi8	= 2072,
    t2PLIs	= 2073,
    t2QADD	= 2074,
    t2QADD16	= 2075,
    t2QADD8	= 2076,
    t2QASX	= 2077,
    t2QDADD	= 2078,
    t2QDSUB	= 2079,
    t2QSAX	= 2080,
    t2QSUB	= 2081,
    t2QSUB16	= 2082,
    t2QSUB8	= 2083,
    t2RBIT	= 2084,
    t2REV	= 2085,
    t2REV16	= 2086,
    t2REVSH	= 2087,
    t2RFEDB	= 2088,
    t2RFEDBW	= 2089,
    t2RFEIA	= 2090,
    t2RFEIAW	= 2091,
    t2RORri	= 2092,
    t2RORrr	= 2093,
    t2RRX	= 2094,
    t2RSBSri	= 2095,
    t2RSBSrs	= 2096,
    t2RSBri	= 2097,
    t2RSBrr	= 2098,
    t2RSBrs	= 2099,
    t2SADD16	= 2100,
    t2SADD8	= 2101,
    t2SASX	= 2102,
    t2SBCSri	= 2103,
    t2SBCSrr	= 2104,
    t2SBCSrs	= 2105,
    t2SBCri	= 2106,
    t2SBCrr	= 2107,
    t2SBCrs	= 2108,
    t2SBFX	= 2109,
    t2SDIV	= 2110,
    t2SEL	= 2111,
    t2SEV	= 2112,
    t2SHADD16	= 2113,
    t2SHADD8	= 2114,
    t2SHASX	= 2115,
    t2SHSAX	= 2116,
    t2SHSUB16	= 2117,
    t2SHSUB8	= 2118,
    t2SMC	= 2119,
    t2SMLABB	= 2120,
    t2SMLABT	= 2121,
    t2SMLAD	= 2122,
    t2SMLADX	= 2123,
    t2SMLAL	= 2124,
    t2SMLALBB	= 2125,
    t2SMLALBT	= 2126,
    t2SMLALD	= 2127,
    t2SMLALDX	= 2128,
    t2SMLALTB	= 2129,
    t2SMLALTT	= 2130,
    t2SMLATB	= 2131,
    t2SMLATT	= 2132,
    t2SMLAWB	= 2133,
    t2SMLAWT	= 2134,
    t2SMLSD	= 2135,
    t2SMLSDX	= 2136,
    t2SMLSLD	= 2137,
    t2SMLSLDX	= 2138,
    t2SMMLA	= 2139,
    t2SMMLAR	= 2140,
    t2SMMLS	= 2141,
    t2SMMLSR	= 2142,
    t2SMMUL	= 2143,
    t2SMMULR	= 2144,
    t2SMUAD	= 2145,
    t2SMUADX	= 2146,
    t2SMULBB	= 2147,
    t2SMULBT	= 2148,
    t2SMULL	= 2149,
    t2SMULTB	= 2150,
    t2SMULTT	= 2151,
    t2SMULWB	= 2152,
    t2SMULWT	= 2153,
    t2SMUSD	= 2154,
    t2SMUSDX	= 2155,
    t2SRSDB	= 2156,
    t2SRSDBW	= 2157,
    t2SRSIA	= 2158,
    t2SRSIAW	= 2159,
    t2SSAT	= 2160,
    t2SSAT16	= 2161,
    t2SSAX	= 2162,
    t2SSUB16	= 2163,
    t2SSUB8	= 2164,
    t2STMDB	= 2165,
    t2STMDB_UPD	= 2166,
    t2STMIA	= 2167,
    t2STMIA_UPD	= 2168,
    t2STRBT	= 2169,
    t2STRB_POST	= 2170,
    t2STRB_PRE	= 2171,
    t2STRBi12	= 2172,
    t2STRBi8	= 2173,
    t2STRBs	= 2174,
    t2STRD_POST	= 2175,
    t2STRD_PRE	= 2176,
    t2STRDi8	= 2177,
    t2STREX	= 2178,
    t2STREXB	= 2179,
    t2STREXD	= 2180,
    t2STREXH	= 2181,
    t2STRHT	= 2182,
    t2STRH_POST	= 2183,
    t2STRH_PRE	= 2184,
    t2STRHi12	= 2185,
    t2STRHi8	= 2186,
    t2STRHs	= 2187,
    t2STRT	= 2188,
    t2STR_POST	= 2189,
    t2STR_PRE	= 2190,
    t2STRi12	= 2191,
    t2STRi8	= 2192,
    t2STRs	= 2193,
    t2SUBSri	= 2194,
    t2SUBSrr	= 2195,
    t2SUBSrs	= 2196,
    t2SUBri	= 2197,
    t2SUBri12	= 2198,
    t2SUBrr	= 2199,
    t2SUBrs	= 2200,
    t2SXTAB	= 2201,
    t2SXTAB16	= 2202,
    t2SXTAH	= 2203,
    t2SXTB	= 2204,
    t2SXTB16	= 2205,
    t2SXTH	= 2206,
    t2TBB	= 2207,
    t2TBB_JT	= 2208,
    t2TBH	= 2209,
    t2TBH_JT	= 2210,
    t2TEQri	= 2211,
    t2TEQrr	= 2212,
    t2TEQrs	= 2213,
    t2TSTri	= 2214,
    t2TSTrr	= 2215,
    t2TSTrs	= 2216,
    t2UADD16	= 2217,
    t2UADD8	= 2218,
    t2UASX	= 2219,
    t2UBFX	= 2220,
    t2UDIV	= 2221,
    t2UHADD16	= 2222,
    t2UHADD8	= 2223,
    t2UHASX	= 2224,
    t2UHSAX	= 2225,
    t2UHSUB16	= 2226,
    t2UHSUB8	= 2227,
    t2UMAAL	= 2228,
    t2UMLAL	= 2229,
    t2UMULL	= 2230,
    t2UQADD16	= 2231,
    t2UQADD8	= 2232,
    t2UQASX	= 2233,
    t2UQSAX	= 2234,
    t2UQSUB16	= 2235,
    t2UQSUB8	= 2236,
    t2USAD8	= 2237,
    t2USADA8	= 2238,
    t2USAT	= 2239,
    t2USAT16	= 2240,
    t2USAX	= 2241,
    t2USUB16	= 2242,
    t2USUB8	= 2243,
    t2UXTAB	= 2244,
    t2UXTAB16	= 2245,
    t2UXTAH	= 2246,
    t2UXTB	= 2247,
    t2UXTB16	= 2248,
    t2UXTH	= 2249,
    t2WFE	= 2250,
    t2WFI	= 2251,
    t2YIELD	= 2252,
    tADC	= 2253,
    tADDhirr	= 2254,
    tADDi3	= 2255,
    tADDi8	= 2256,
    tADDrSP	= 2257,
    tADDrSPi	= 2258,
    tADDrr	= 2259,
    tADDspi	= 2260,
    tADDspr	= 2261,
    tADJCALLSTACKDOWN	= 2262,
    tADJCALLSTACKUP	= 2263,
    tADR	= 2264,
    tAND	= 2265,
    tASRri	= 2266,
    tASRrr	= 2267,
    tB	= 2268,
    tBIC	= 2269,
    tBKPT	= 2270,
    tBL	= 2271,
    tBLXi	= 2272,
    tBLXi_r9	= 2273,
    tBLXr	= 2274,
    tBLXr_r9	= 2275,
    tBLr9	= 2276,
    tBRIND	= 2277,
    tBR_JTr	= 2278,
    tBX	= 2279,
    tBX_CALL	= 2280,
    tBX_RET	= 2281,
    tBX_RET_vararg	= 2282,
    tBXr9_CALL	= 2283,
    tBcc	= 2284,
    tBfar	= 2285,
    tCBNZ	= 2286,
    tCBZ	= 2287,
    tCDP	= 2288,
    tCMNz	= 2289,
    tCMPhir	= 2290,
    tCMPi8	= 2291,
    tCMPr	= 2292,
    tCPS	= 2293,
    tEOR	= 2294,
    tInt_eh_sjlj_longjmp	= 2295,
    tInt_eh_sjlj_setjmp	= 2296,
    tLDMIA	= 2297,
    tLDMIA_UPD	= 2298,
    tLDRBi	= 2299,
    tLDRBr	= 2300,
    tLDRHi	= 2301,
    tLDRHr	= 2302,
    tLDRSB	= 2303,
    tLDRSH	= 2304,
    tLDRi	= 2305,
    tLDRpci	= 2306,
    tLDRpciDIS	= 2307,
    tLDRpci_pic	= 2308,
    tLDRr	= 2309,
    tLDRspi	= 2310,
    tLEApcrel	= 2311,
    tLEApcrelJT	= 2312,
    tLSLri	= 2313,
    tLSLrr	= 2314,
    tLSRri	= 2315,
    tLSRrr	= 2316,
    tMOVCCr_pseudo	= 2317,
    tMOVSr	= 2318,
    tMOVi8	= 2319,
    tMOVr	= 2320,
    tMUL	= 2321,
    tMVN	= 2322,
    tNOP	= 2323,
    tORR	= 2324,
    tPICADD	= 2325,
    tPOP	= 2326,
    tPOP_RET	= 2327,
    tPUSH	= 2328,
    tREV	= 2329,
    tREV16	= 2330,
    tREVSH	= 2331,
    tROR	= 2332,
    tRSB	= 2333,
    tSBC	= 2334,
    tSETEND	= 2335,
    tSEV	= 2336,
    tSTMIA	= 2337,
    tSTMIA_UPD	= 2338,
    tSTRBi	= 2339,
    tSTRBr	= 2340,
    tSTRHi	= 2341,
    tSTRHr	= 2342,
    tSTRi	= 2343,
    tSTRr	= 2344,
    tSTRspi	= 2345,
    tSUBi3	= 2346,
    tSUBi8	= 2347,
    tSUBrr	= 2348,
    tSUBspi	= 2349,
    tSVC	= 2350,
    tSXTB	= 2351,
    tSXTH	= 2352,
    tTAILJMPd	= 2353,
    tTAILJMPdND	= 2354,
    tTAILJMPr	= 2355,
    tTAILJMPrND	= 2356,
    tTPsoft	= 2357,
    tTRAP	= 2358,
    tTST	= 2359,
    tUXTB	= 2360,
    tUXTH	= 2361,
    tWFE	= 2362,
    tWFI	= 2363,
    tYIELD	= 2364,
    INSTRUCTION_LIST_END = 2365
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { ARM::CPSR, 0 };
static const unsigned ImplicitList2[] = { ARM::SP, 0 };
static const unsigned ImplicitList3[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R12, ARM::LR, ARM::QQQQ0, ARM::QQQQ2, ARM::QQQQ3, ARM::CPSR, ARM::FPSCR, 0 };
static const unsigned ImplicitList4[] = { ARM::R7, ARM::SP, 0 };
static const unsigned ImplicitList5[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R9, ARM::R12, ARM::LR, ARM::QQQQ0, ARM::QQQQ2, ARM::QQQQ3, ARM::CPSR, ARM::FPSCR, 0 };
static const unsigned ImplicitList6[] = { ARM::FPSCR, 0 };
static const unsigned ImplicitList7[] = { ARM::R7, ARM::LR, ARM::SP, 0 };
static const unsigned ImplicitList8[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::CPSR, ARM::QQQQ0, ARM::QQQQ1, ARM::QQQQ2, ARM::QQQQ3, 0 };
static const unsigned ImplicitList9[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R8, ARM::R9, ARM::R10, ARM::R11, ARM::R12, ARM::LR, ARM::CPSR, 0 };
static const unsigned ImplicitList10[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R9, ARM::R12, ARM::QQQQ0, ARM::QQQQ2, ARM::QQQQ3, ARM::PC, 0 };
static const unsigned ImplicitList11[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R12, ARM::QQQQ0, ARM::QQQQ2, ARM::QQQQ3, ARM::PC, 0 };
static const unsigned ImplicitList12[] = { ARM::R0, ARM::R12, ARM::LR, ARM::CPSR, 0 };
static const unsigned ImplicitList13[] = { ARM::ITSTATE, 0 };
static const unsigned ImplicitList14[] = { ARM::LR, 0 };
static const unsigned ImplicitList15[] = { ARM::R0, ARM::R1, ARM::R2, ARM::R3, ARM::R4, ARM::R5, ARM::R6, ARM::R7, ARM::R12, ARM::CPSR, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo9[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo10[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo11[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo12[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo13[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo14[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo15[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo16[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo17[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo18[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo19[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo20[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo21[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo22[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo23[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo24[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo25[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo26[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo27[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo29[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo30[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo31[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo32[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo33[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo34[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo35[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo36[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo37[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo38[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo39[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo40[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo41[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo42[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo43[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo44[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo45[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo46[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo47[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo48[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo49[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo50[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo51[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo52[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo53[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo54[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo55[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo56[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo57[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo58[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo59[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo60[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo61[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo62[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo63[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo64[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo65[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo66[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo67[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo68[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo69[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo70[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo71[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo72[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo73[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo74[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo75[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo76[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo77[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo78[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo79[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo80[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo81[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo82[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo83[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo84[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo85[] = { { ARM::tcGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tcGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo86[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo87[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo88[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo89[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo90[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo91[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo92[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo93[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo94[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo95[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo96[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo97[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo98[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo99[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo100[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo101[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo102[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo103[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo104[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo105[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo106[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo107[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo108[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo109[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo110[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo111[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo112[] = { { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo113[] = { { ARM::tcGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo114[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo115[] = { { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo116[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo117[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo118[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo119[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo120[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo121[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo122[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo123[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo124[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo125[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo126[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo127[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo128[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo129[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo130[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo131[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo132[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo133[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo134[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo135[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo136[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo137[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo138[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo139[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo140[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo141[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo142[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo143[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo144[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo145[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo146[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo147[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo148[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo149[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo150[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo151[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo152[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo153[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo154[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo155[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo156[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((4 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo157[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo158[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((3 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo159[] = { { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo160[] = { { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo161[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo162[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo163[] = { { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo164[] = { { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo165[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo166[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((3 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo167[] = { { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo168[] = { { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo169[] = { { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo170[] = { { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo171[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((3 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo172[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((4 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((3 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo173[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo174[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo175[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo176[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo177[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo178[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo179[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo180[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo181[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo182[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo183[] = { { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo184[] = { { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo185[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo186[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo187[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo188[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo189[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo190[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo191[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo192[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo193[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo194[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo195[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_VFP2RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo196[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo197[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPR_8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo198[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo199[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo200[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo201[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo202[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo203[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo204[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo205[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo206[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo207[] = { { ARM::SPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::SPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo208[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo209[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo210[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo211[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo212[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo213[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo214[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo215[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo216[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo217[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo218[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo219[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo220[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo221[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo222[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo223[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo224[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo225[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo226[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo227[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo228[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo229[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo230[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo231[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo232[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo233[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo234[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo235[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::QQQQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo236[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo237[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo238[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo239[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo240[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo241[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo242[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo243[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo244[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo245[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo246[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QQPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo247[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo248[] = { { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::DPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo249[] = { { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::QPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo250[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo251[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo252[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo253[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo254[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo255[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo256[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo257[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo258[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo259[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo260[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo261[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo262[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo263[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo264[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo265[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo266[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo267[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo268[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo269[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo270[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo271[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo272[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo273[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo274[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((2 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo275[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo276[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo277[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo278[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo279[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo280[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo281[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo282[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo283[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo284[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo285[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo286[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo287[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo288[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo289[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo290[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo291[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo292[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo293[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo294[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo295[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo296[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo297[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo298[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo299[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo300[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo301[] = { { ARM::GPRnopcRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRnopcRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo302[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo303[] = { { ARM::rGPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo304[] = { { ARM::rGPRRegClassID, 0, (1 << MCOI::EARLY_CLOBBER), MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo305[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo306[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo307[] = { { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { ARM::rGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo308[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo309[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo310[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo311[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo312[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo313[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo314[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo315[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo316[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo317[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo318[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo319[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo320[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo321[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo322[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_PCREL }, };
static const MCOperandInfo OperandInfo323[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo324[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo325[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo326[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo327[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo328[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo329[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo330[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo331[] = { { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::CCRRegClassID, 0|(1<<MCOI::OptionalDef), 0, MCOI::OPERAND_UNKNOWN }, { ARM::tGPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo332[] = { { ARM::GPRRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { ARM::GPRRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo333[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { ARM::CCRRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };

MCInstrDesc ARMInsts[] = {
  { 0,	0,	0,	240,	0,	"PHI", 0|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	240,	0,	"INLINEASM", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	240,	0,	"PROLOG_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	240,	0,	"EH_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	240,	0,	"GC_LABEL", 0|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	240,	0,	"KILL", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	240,	0,	"EXTRACT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	240,	0,	"INSERT_SUBREG", 0, 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	240,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	240,	0,	"SUBREG_TO_REG", 0, 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	240,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	240,	0,	"DBG_VALUE", 0|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	240,	0,	"REG_SEQUENCE", 0|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	240,	0,	"COPY", 0|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	3,	1,	157,	4,	"ADCSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #14 = ADCSri
  { 15,	3,	1,	158,	4,	"ADCSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #15 = ADCSrr
  { 16,	4,	1,	161,	4,	"ADCSrsi", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #16 = ADCSrsi
  { 17,	5,	1,	161,	4,	"ADCSrsr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #17 = ADCSrsr
  { 18,	6,	1,	157,	4,	"ADCri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, ImplicitList1, NULL, OperandInfo12 },  // Inst #18 = ADCri
  { 19,	6,	1,	158,	4,	"ADCrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x201ULL, ImplicitList1, NULL, OperandInfo13 },  // Inst #19 = ADCrr
  { 20,	7,	1,	161,	4,	"ADCrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #20 = ADCrsi
  { 21,	8,	1,	161,	4,	"ADCrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #21 = ADCrsr
  { 22,	5,	1,	157,	4,	"ADDSri", 0|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #22 = ADDSri
  { 23,	5,	1,	158,	4,	"ADDSrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x201ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #23 = ADDSrr
  { 24,	6,	1,	161,	4,	"ADDSrsi", 0|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #24 = ADDSrsi
  { 25,	7,	1,	161,	4,	"ADDSrsr", 0|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #25 = ADDSrsr
  { 26,	6,	1,	157,	4,	"ADDri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #26 = ADDri
  { 27,	6,	1,	158,	4,	"ADDrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #27 = ADDrr
  { 28,	7,	1,	161,	4,	"ADDrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #28 = ADDrsi
  { 29,	8,	1,	161,	4,	"ADDrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #29 = ADDrsr
  { 30,	3,	0,	240,	0,	"ADJCALLSTACKDOWN", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo20 },  // Inst #30 = ADJCALLSTACKDOWN
  { 31,	4,	0,	240,	0,	"ADJCALLSTACKUP", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo21 },  // Inst #31 = ADJCALLSTACKUP
  { 32,	4,	1,	157,	4,	"ADR", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xd01ULL, NULL, NULL, OperandInfo22 },  // Inst #32 = ADR
  { 33,	6,	1,	163,	4,	"ANDri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #33 = ANDri
  { 34,	6,	1,	164,	4,	"ANDrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #34 = ANDrr
  { 35,	7,	1,	166,	4,	"ANDrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #35 = ANDrsi
  { 36,	8,	1,	166,	4,	"ANDrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #36 = ANDrsr
  { 37,	4,	1,	240,	0,	"ATOMIC_CMP_SWAP_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #37 = ATOMIC_CMP_SWAP_I16
  { 38,	4,	1,	240,	0,	"ATOMIC_CMP_SWAP_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #38 = ATOMIC_CMP_SWAP_I32
  { 39,	4,	1,	240,	0,	"ATOMIC_CMP_SWAP_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #39 = ATOMIC_CMP_SWAP_I8
  { 40,	3,	1,	240,	0,	"ATOMIC_LOAD_ADD_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #40 = ATOMIC_LOAD_ADD_I16
  { 41,	3,	1,	240,	0,	"ATOMIC_LOAD_ADD_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #41 = ATOMIC_LOAD_ADD_I32
  { 42,	3,	1,	240,	0,	"ATOMIC_LOAD_ADD_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #42 = ATOMIC_LOAD_ADD_I8
  { 43,	3,	1,	240,	0,	"ATOMIC_LOAD_AND_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #43 = ATOMIC_LOAD_AND_I16
  { 44,	3,	1,	240,	0,	"ATOMIC_LOAD_AND_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #44 = ATOMIC_LOAD_AND_I32
  { 45,	3,	1,	240,	0,	"ATOMIC_LOAD_AND_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #45 = ATOMIC_LOAD_AND_I8
  { 46,	3,	1,	240,	0,	"ATOMIC_LOAD_MAX_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #46 = ATOMIC_LOAD_MAX_I16
  { 47,	3,	1,	240,	0,	"ATOMIC_LOAD_MAX_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #47 = ATOMIC_LOAD_MAX_I32
  { 48,	3,	1,	240,	0,	"ATOMIC_LOAD_MAX_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #48 = ATOMIC_LOAD_MAX_I8
  { 49,	3,	1,	240,	0,	"ATOMIC_LOAD_MIN_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #49 = ATOMIC_LOAD_MIN_I16
  { 50,	3,	1,	240,	0,	"ATOMIC_LOAD_MIN_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #50 = ATOMIC_LOAD_MIN_I32
  { 51,	3,	1,	240,	0,	"ATOMIC_LOAD_MIN_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #51 = ATOMIC_LOAD_MIN_I8
  { 52,	3,	1,	240,	0,	"ATOMIC_LOAD_NAND_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #52 = ATOMIC_LOAD_NAND_I16
  { 53,	3,	1,	240,	0,	"ATOMIC_LOAD_NAND_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #53 = ATOMIC_LOAD_NAND_I32
  { 54,	3,	1,	240,	0,	"ATOMIC_LOAD_NAND_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #54 = ATOMIC_LOAD_NAND_I8
  { 55,	3,	1,	240,	0,	"ATOMIC_LOAD_OR_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #55 = ATOMIC_LOAD_OR_I16
  { 56,	3,	1,	240,	0,	"ATOMIC_LOAD_OR_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #56 = ATOMIC_LOAD_OR_I32
  { 57,	3,	1,	240,	0,	"ATOMIC_LOAD_OR_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #57 = ATOMIC_LOAD_OR_I8
  { 58,	3,	1,	240,	0,	"ATOMIC_LOAD_SUB_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #58 = ATOMIC_LOAD_SUB_I16
  { 59,	3,	1,	240,	0,	"ATOMIC_LOAD_SUB_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #59 = ATOMIC_LOAD_SUB_I32
  { 60,	3,	1,	240,	0,	"ATOMIC_LOAD_SUB_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #60 = ATOMIC_LOAD_SUB_I8
  { 61,	3,	1,	240,	0,	"ATOMIC_LOAD_UMAX_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #61 = ATOMIC_LOAD_UMAX_I16
  { 62,	3,	1,	240,	0,	"ATOMIC_LOAD_UMAX_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #62 = ATOMIC_LOAD_UMAX_I32
  { 63,	3,	1,	240,	0,	"ATOMIC_LOAD_UMAX_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #63 = ATOMIC_LOAD_UMAX_I8
  { 64,	3,	1,	240,	0,	"ATOMIC_LOAD_UMIN_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #64 = ATOMIC_LOAD_UMIN_I16
  { 65,	3,	1,	240,	0,	"ATOMIC_LOAD_UMIN_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #65 = ATOMIC_LOAD_UMIN_I32
  { 66,	3,	1,	240,	0,	"ATOMIC_LOAD_UMIN_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #66 = ATOMIC_LOAD_UMIN_I8
  { 67,	3,	1,	240,	0,	"ATOMIC_LOAD_XOR_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #67 = ATOMIC_LOAD_XOR_I16
  { 68,	3,	1,	240,	0,	"ATOMIC_LOAD_XOR_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #68 = ATOMIC_LOAD_XOR_I32
  { 69,	3,	1,	240,	0,	"ATOMIC_LOAD_XOR_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #69 = ATOMIC_LOAD_XOR_I8
  { 70,	3,	1,	240,	0,	"ATOMIC_SWAP_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #70 = ATOMIC_SWAP_I16
  { 71,	3,	1,	240,	0,	"ATOMIC_SWAP_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #71 = ATOMIC_SWAP_I32
  { 72,	3,	1,	240,	0,	"ATOMIC_SWAP_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #72 = ATOMIC_SWAP_I8
  { 73,	1,	0,	0,	4,	"B", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #73 = B
  { 74,	4,	0,	0,	0,	"BCCZi64", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #74 = BCCZi64
  { 75,	6,	0,	0,	0,	"BCCi64", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #75 = BCCi64
  { 76,	5,	1,	239,	4,	"BFC", 0|(1<<MCID::Predicable), 0x201ULL, NULL, NULL, OperandInfo27 },  // Inst #76 = BFC
  { 77,	6,	1,	239,	4,	"BFI", 0|(1<<MCID::Predicable), 0x201ULL, NULL, NULL, OperandInfo28 },  // Inst #77 = BFI
  { 78,	7,	1,	239,	4,	"BFI4p", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x201ULL, NULL, NULL, OperandInfo29 },  // Inst #78 = BFI4p
  { 79,	6,	1,	163,	4,	"BICri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #79 = BICri
  { 80,	6,	1,	164,	4,	"BICrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #80 = BICrr
  { 81,	7,	1,	166,	4,	"BICrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #81 = BICrsi
  { 82,	8,	1,	166,	4,	"BICrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #82 = BICrsr
  { 83,	3,	0,	240,	4,	"BKPT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo30 },  // Inst #83 = BKPT
  { 84,	1,	0,	0,	4,	"BL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x100ULL, ImplicitList2, ImplicitList3, OperandInfo24 },  // Inst #84 = BL
  { 85,	1,	0,	0,	4,	"BLX", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x180ULL, ImplicitList2, ImplicitList3, OperandInfo31 },  // Inst #85 = BLX
  { 86,	3,	0,	0,	4,	"BLX_pred", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x180ULL, ImplicitList2, ImplicitList3, OperandInfo32 },  // Inst #86 = BLX_pred
  { 87,	1,	0,	240,	4,	"BLXi", 0|(1<<MCID::UnmodeledSideEffects), 0x180ULL, NULL, NULL, OperandInfo24 },  // Inst #87 = BLXi
  { 88,	1,	0,	0,	4,	"BLXr9", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo31 },  // Inst #88 = BLXr9
  { 89,	3,	0,	0,	4,	"BLXr9_pred", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo32 },  // Inst #89 = BLXr9_pred
  { 90,	3,	0,	0,	4,	"BL_pred", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x100ULL, ImplicitList2, ImplicitList3, OperandInfo33 },  // Inst #90 = BL_pred
  { 91,	1,	0,	0,	4,	"BLr9", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo24 },  // Inst #91 = BLr9
  { 92,	3,	0,	0,	4,	"BLr9_pred", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo33 },  // Inst #92 = BLr9_pred
  { 93,	1,	0,	0,	8,	"BMOVPCRX_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo34 },  // Inst #93 = BMOVPCRX_CALL
  { 94,	1,	0,	0,	8,	"BMOVPCRXr9_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo34 },  // Inst #94 = BMOVPCRXr9_CALL
  { 95,	4,	0,	0,	0,	"BR_JTadd", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #95 = BR_JTadd
  { 96,	5,	0,	0,	0,	"BR_JTm", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo36 },  // Inst #96 = BR_JTm
  { 97,	3,	0,	0,	0,	"BR_JTr", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #97 = BR_JTr
  { 98,	1,	0,	0,	4,	"BX", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x180ULL, NULL, NULL, OperandInfo31 },  // Inst #98 = BX
  { 99,	3,	0,	240,	4,	"BXJ", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo32 },  // Inst #99 = BXJ
  { 100,	1,	0,	0,	8,	"BX_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo34 },  // Inst #100 = BX_CALL
  { 101,	2,	0,	0,	4,	"BX_RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x180ULL, NULL, NULL, OperandInfo38 },  // Inst #101 = BX_RET
  { 102,	3,	0,	0,	4,	"BX_pred", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x180ULL, NULL, NULL, OperandInfo32 },  // Inst #102 = BX_pred
  { 103,	1,	0,	0,	8,	"BXr9_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo34 },  // Inst #103 = BXr9_CALL
  { 104,	3,	0,	0,	4,	"Bcc", 0|(1<<MCID::Branch)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo33 },  // Inst #104 = Bcc
  { 105,	8,	0,	240,	4,	"CDP", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo39 },  // Inst #105 = CDP
  { 106,	6,	0,	240,	4,	"CDP2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo40 },  // Inst #106 = CDP2
  { 107,	0,	0,	240,	4,	"CLREX", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, 0 },  // Inst #107 = CLREX
  { 108,	4,	1,	238,	4,	"CLZ", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo41 },  // Inst #108 = CLZ
  { 109,	4,	0,	172,	4,	"CMNzri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #109 = CMNzri
  { 110,	4,	0,	173,	4,	"CMNzrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo41 },  // Inst #110 = CMNzrr
  { 111,	5,	0,	175,	4,	"CMNzrsi", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo42 },  // Inst #111 = CMNzrsi
  { 112,	6,	0,	175,	4,	"CMNzrsr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo43 },  // Inst #112 = CMNzrsr
  { 113,	4,	0,	172,	4,	"CMPri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #113 = CMPri
  { 114,	4,	0,	173,	4,	"CMPrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo41 },  // Inst #114 = CMPrr
  { 115,	5,	0,	175,	4,	"CMPrsi", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo42 },  // Inst #115 = CMPrsi
  { 116,	6,	0,	175,	4,	"CMPrsr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo43 },  // Inst #116 = CMPrsr
  { 117,	3,	0,	240,	0,	"CONSTPOOL_ENTRY", 0|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #117 = CONSTPOOL_ENTRY
  { 118,	1,	0,	240,	4,	"CPS1p", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo5 },  // Inst #118 = CPS1p
  { 119,	2,	0,	240,	4,	"CPS2p", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo7 },  // Inst #119 = CPS2p
  { 120,	3,	0,	240,	4,	"CPS3p", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo44 },  // Inst #120 = CPS3p
  { 121,	3,	0,	240,	4,	"DBG", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo30 },  // Inst #121 = DBG
  { 122,	1,	0,	240,	4,	"DMB", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo5 },  // Inst #122 = DMB
  { 123,	1,	0,	240,	4,	"DSB", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo5 },  // Inst #123 = DSB
  { 124,	6,	1,	163,	4,	"EORri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #124 = EORri
  { 125,	6,	1,	164,	4,	"EORrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #125 = EORrr
  { 126,	7,	1,	166,	4,	"EORrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #126 = EORrsi
  { 127,	8,	1,	166,	4,	"EORrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #127 = EORrsr
  { 128,	4,	1,	156,	4,	"FCONSTD", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x8c00ULL, NULL, NULL, OperandInfo45 },  // Inst #128 = FCONSTD
  { 129,	4,	1,	155,	4,	"FCONSTS", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x8c00ULL, NULL, NULL, OperandInfo46 },  // Inst #129 = FCONSTS
  { 130,	2,	0,	150,	4,	"FMSTAT", 0|(1<<MCID::Predicable), 0x8c00ULL, ImplicitList6, ImplicitList1, OperandInfo38 },  // Inst #130 = FMSTAT
  { 131,	1,	0,	240,	4,	"ISB", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo5 },  // Inst #131 = ISB
  { 132,	1,	0,	240,	0,	"Int_eh_sjlj_dispatchsetup", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #132 = Int_eh_sjlj_dispatchsetup
  { 133,	2,	0,	240,	0,	"Int_eh_sjlj_longjmp", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList7, OperandInfo47 },  // Inst #133 = Int_eh_sjlj_longjmp
  { 134,	2,	0,	240,	0,	"Int_eh_sjlj_setjmp", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList8, OperandInfo47 },  // Inst #134 = Int_eh_sjlj_setjmp
  { 135,	2,	0,	240,	0,	"Int_eh_sjlj_setjmp_nofp", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList9, OperandInfo47 },  // Inst #135 = Int_eh_sjlj_setjmp_nofp
  { 136,	5,	0,	240,	4,	"LDC2L_OFFSET", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo48 },  // Inst #136 = LDC2L_OFFSET
  { 137,	4,	0,	240,	4,	"LDC2L_OPTION", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo49 },  // Inst #137 = LDC2L_OPTION
  { 138,	4,	0,	240,	4,	"LDC2L_POST", 0|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo50 },  // Inst #138 = LDC2L_POST
  { 139,	5,	0,	240,	4,	"LDC2L_PRE", 0|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo48 },  // Inst #139 = LDC2L_PRE
  { 140,	5,	0,	240,	4,	"LDC2_OFFSET", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo48 },  // Inst #140 = LDC2_OFFSET
  { 141,	4,	0,	240,	4,	"LDC2_OPTION", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo49 },  // Inst #141 = LDC2_OPTION
  { 142,	5,	0,	240,	4,	"LDC2_POST", 0|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo48 },  // Inst #142 = LDC2_POST
  { 143,	5,	0,	240,	4,	"LDC2_PRE", 0|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo48 },  // Inst #143 = LDC2_PRE
  { 144,	7,	0,	240,	4,	"LDCL_OFFSET", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo51 },  // Inst #144 = LDCL_OFFSET
  { 145,	6,	0,	240,	4,	"LDCL_OPTION", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo52 },  // Inst #145 = LDCL_OPTION
  { 146,	6,	0,	240,	4,	"LDCL_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo53 },  // Inst #146 = LDCL_POST
  { 147,	7,	0,	240,	4,	"LDCL_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo51 },  // Inst #147 = LDCL_PRE
  { 148,	7,	0,	240,	4,	"LDC_OFFSET", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo51 },  // Inst #148 = LDC_OFFSET
  { 149,	6,	0,	240,	4,	"LDC_OPTION", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo52 },  // Inst #149 = LDC_OPTION
  { 150,	7,	0,	240,	4,	"LDC_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo51 },  // Inst #150 = LDC_POST
  { 151,	7,	0,	240,	4,	"LDC_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo51 },  // Inst #151 = LDC_PRE
  { 152,	4,	0,	190,	4,	"LDMDA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #152 = LDMDA
  { 153,	5,	1,	192,	4,	"LDMDA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #153 = LDMDA_UPD
  { 154,	4,	0,	190,	4,	"LDMDB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #154 = LDMDB
  { 155,	5,	1,	192,	4,	"LDMDB_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #155 = LDMDB_UPD
  { 156,	4,	0,	190,	4,	"LDMIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #156 = LDMIA
  { 157,	5,	1,	191,	4,	"LDMIA_RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #157 = LDMIA_RET
  { 158,	5,	1,	192,	4,	"LDMIA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #158 = LDMIA_UPD
  { 159,	4,	0,	190,	4,	"LDMIB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #159 = LDMIB
  { 160,	5,	1,	192,	4,	"LDMIB_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #160 = LDMIB_UPD
  { 161,	7,	2,	182,	4,	"LDRBT_POST_IMM", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #161 = LDRBT_POST_IMM
  { 162,	7,	2,	182,	4,	"LDRBT_POST_REG", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #162 = LDRBT_POST_REG
  { 163,	7,	2,	182,	4,	"LDRB_POST_IMM", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #163 = LDRB_POST_IMM
  { 164,	7,	2,	182,	4,	"LDRB_POST_REG", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #164 = LDRB_POST_REG
  { 165,	7,	2,	182,	4,	"LDRB_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x322ULL, NULL, NULL, OperandInfo56 },  // Inst #165 = LDRB_PRE
  { 166,	5,	1,	181,	4,	"LDRBi12", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x310ULL, NULL, NULL, OperandInfo57 },  // Inst #166 = LDRBi12
  { 167,	6,	1,	183,	4,	"LDRBrs", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x300ULL, NULL, NULL, OperandInfo58 },  // Inst #167 = LDRBrs
  { 168,	7,	2,	186,	4,	"LDRD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x403ULL, NULL, NULL, OperandInfo59 },  // Inst #168 = LDRD
  { 169,	8,	3,	187,	4,	"LDRD_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x443ULL, NULL, NULL, OperandInfo60 },  // Inst #169 = LDRD_POST
  { 170,	8,	3,	187,	4,	"LDRD_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x423ULL, NULL, NULL, OperandInfo60 },  // Inst #170 = LDRD_PRE
  { 171,	4,	1,	240,	4,	"LDREX", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo61 },  // Inst #171 = LDREX
  { 172,	4,	1,	240,	4,	"LDREXB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo61 },  // Inst #172 = LDREXB
  { 173,	5,	2,	240,	4,	"LDREXD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0x580ULL, NULL, NULL, OperandInfo62 },  // Inst #173 = LDREXD
  { 174,	4,	1,	240,	4,	"LDREXH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo61 },  // Inst #174 = LDREXH
  { 175,	6,	1,	181,	4,	"LDRH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x403ULL, NULL, NULL, OperandInfo63 },  // Inst #175 = LDRH
  { 176,	6,	2,	182,	4,	"LDRHTi", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo64 },  // Inst #176 = LDRHTi
  { 177,	7,	2,	182,	4,	"LDRHTr", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #177 = LDRHTr
  { 178,	7,	2,	182,	4,	"LDRH_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #178 = LDRH_POST
  { 179,	7,	2,	182,	4,	"LDRH_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x423ULL, NULL, NULL, OperandInfo56 },  // Inst #179 = LDRH_PRE
  { 180,	6,	1,	181,	4,	"LDRSB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x403ULL, NULL, NULL, OperandInfo63 },  // Inst #180 = LDRSB
  { 181,	6,	2,	182,	4,	"LDRSBTi", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo64 },  // Inst #181 = LDRSBTi
  { 182,	7,	2,	182,	4,	"LDRSBTr", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #182 = LDRSBTr
  { 183,	7,	2,	182,	4,	"LDRSB_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #183 = LDRSB_POST
  { 184,	7,	2,	182,	4,	"LDRSB_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x423ULL, NULL, NULL, OperandInfo56 },  // Inst #184 = LDRSB_PRE
  { 185,	6,	1,	181,	4,	"LDRSH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x403ULL, NULL, NULL, OperandInfo63 },  // Inst #185 = LDRSH
  { 186,	6,	2,	182,	4,	"LDRSHTi", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo64 },  // Inst #186 = LDRSHTi
  { 187,	7,	2,	182,	4,	"LDRSHTr", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #187 = LDRSHTr
  { 188,	7,	2,	182,	4,	"LDRSH_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x443ULL, NULL, NULL, OperandInfo56 },  // Inst #188 = LDRSH_POST
  { 189,	7,	2,	182,	4,	"LDRSH_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x423ULL, NULL, NULL, OperandInfo56 },  // Inst #189 = LDRSH_PRE
  { 190,	7,	2,	194,	4,	"LDRT_POST_IMM", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #190 = LDRT_POST_IMM
  { 191,	7,	2,	194,	4,	"LDRT_POST_REG", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #191 = LDRT_POST_REG
  { 192,	7,	2,	194,	4,	"LDR_POST_IMM", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #192 = LDR_POST_IMM
  { 193,	7,	2,	194,	4,	"LDR_POST_REG", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x342ULL, NULL, NULL, OperandInfo56 },  // Inst #193 = LDR_POST_REG
  { 194,	7,	2,	194,	4,	"LDR_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x322ULL, NULL, NULL, OperandInfo56 },  // Inst #194 = LDR_PRE
  { 195,	5,	1,	193,	4,	"LDRcp", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x310ULL, NULL, NULL, OperandInfo42 },  // Inst #195 = LDRcp
  { 196,	5,	1,	193,	4,	"LDRi12", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x310ULL, NULL, NULL, OperandInfo42 },  // Inst #196 = LDRi12
  { 197,	6,	1,	195,	4,	"LDRrs", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x300ULL, NULL, NULL, OperandInfo65 },  // Inst #197 = LDRrs
  { 198,	4,	1,	157,	4,	"LEApcrel", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo66 },  // Inst #198 = LEApcrel
  { 199,	5,	1,	157,	4,	"LEApcrelJT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo67 },  // Inst #199 = LEApcrelJT
  { 200,	8,	0,	240,	4,	"MCR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo68 },  // Inst #200 = MCR
  { 201,	6,	0,	240,	4,	"MCR2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo69 },  // Inst #201 = MCR2
  { 202,	7,	0,	240,	4,	"MCRR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo70 },  // Inst #202 = MCRR
  { 203,	5,	0,	240,	4,	"MCRR2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo71 },  // Inst #203 = MCRR2
  { 204,	7,	1,	199,	4,	"MLA", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo72 },  // Inst #204 = MLA
  { 205,	7,	1,	199,	4,	"MLAv5", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo73 },  // Inst #205 = MLAv5
  { 206,	6,	1,	199,	4,	"MLS", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #206 = MLS
  { 207,	5,	1,	167,	4,	"MOVCCi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #207 = MOVCCi
  { 208,	5,	1,	201,	4,	"MOVCCi16", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #208 = MOVCCi16
  { 209,	5,	1,	168,	8,	"MOVCCi32imm", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo75 },  // Inst #209 = MOVCCi32imm
  { 210,	5,	1,	169,	4,	"MOVCCr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo76 },  // Inst #210 = MOVCCr
  { 211,	6,	1,	171,	4,	"MOVCCsi", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo77 },  // Inst #211 = MOVCCsi
  { 212,	7,	1,	171,	4,	"MOVCCsr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo78 },  // Inst #212 = MOVCCsr
  { 213,	2,	0,	0,	4,	"MOVPCLR", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x180ULL, NULL, NULL, OperandInfo38 },  // Inst #213 = MOVPCLR
  { 214,	1,	0,	0,	4,	"MOVPCRX", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo31 },  // Inst #214 = MOVPCRX
  { 215,	5,	1,	201,	4,	"MOVTi16", 0|(1<<MCID::Predicable), 0x2201ULL, NULL, NULL, OperandInfo79 },  // Inst #215 = MOVTi16
  { 216,	4,	1,	201,	0,	"MOVTi16_ga_pcrel", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo80 },  // Inst #216 = MOVTi16_ga_pcrel
  { 217,	2,	1,	202,	0,	"MOV_ga_dyn", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #217 = MOV_ga_dyn
  { 218,	2,	1,	203,	0,	"MOV_ga_pcrel", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #218 = MOV_ga_pcrel
  { 219,	2,	1,	204,	0,	"MOV_ga_pcrel_ldr", 0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #219 = MOV_ga_pcrel_ldr
  { 220,	5,	1,	201,	4,	"MOVi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef)|(1<<MCID::CheapAsAMove), 0x2201ULL, NULL, NULL, OperandInfo82 },  // Inst #220 = MOVi
  { 221,	4,	1,	201,	4,	"MOVi16", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x2201ULL, NULL, NULL, OperandInfo22 },  // Inst #221 = MOVi16
  { 222,	3,	1,	201,	0,	"MOVi16_ga_pcrel", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo83 },  // Inst #222 = MOVi16_ga_pcrel
  { 223,	2,	1,	202,	0,	"MOVi32imm", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo81 },  // Inst #223 = MOVi32imm
  { 224,	5,	1,	205,	4,	"MOVr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x2201ULL, NULL, NULL, OperandInfo84 },  // Inst #224 = MOVr
  { 225,	5,	1,	205,	4,	"MOVr_TC", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x2201ULL, NULL, NULL, OperandInfo85 },  // Inst #225 = MOVr_TC
  { 226,	6,	1,	207,	4,	"MOVsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x3501ULL, NULL, NULL, OperandInfo86 },  // Inst #226 = MOVsi
  { 227,	7,	1,	207,	4,	"MOVsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x2281ULL, NULL, NULL, OperandInfo87 },  // Inst #227 = MOVsr
  { 228,	2,	1,	206,	0,	"MOVsra_flag", 0, 0x2000ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #228 = MOVsra_flag
  { 229,	2,	1,	206,	0,	"MOVsrl_flag", 0, 0x2000ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #229 = MOVsrl_flag
  { 230,	8,	1,	240,	4,	"MRC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo88 },  // Inst #230 = MRC
  { 231,	6,	1,	240,	4,	"MRC2", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo89 },  // Inst #231 = MRC2
  { 232,	7,	0,	240,	4,	"MRRC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo70 },  // Inst #232 = MRRC
  { 233,	5,	0,	240,	4,	"MRRC2", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo71 },  // Inst #233 = MRRC2
  { 234,	3,	1,	240,	4,	"MRS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo32 },  // Inst #234 = MRS
  { 235,	3,	1,	240,	4,	"MRSsys", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo32 },  // Inst #235 = MRSsys
  { 236,	4,	0,	240,	4,	"MSR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo90 },  // Inst #236 = MSR
  { 237,	4,	0,	240,	4,	"MSRi", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo91 },  // Inst #237 = MSRi
  { 238,	6,	1,	209,	4,	"MUL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo13 },  // Inst #238 = MUL
  { 239,	6,	1,	209,	4,	"MULv5", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo92 },  // Inst #239 = MULv5
  { 240,	5,	1,	167,	4,	"MVNCCi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #240 = MVNCCi
  { 241,	5,	1,	211,	4,	"MVNi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef)|(1<<MCID::CheapAsAMove), 0x2201ULL, NULL, NULL, OperandInfo82 },  // Inst #241 = MVNi
  { 242,	5,	1,	212,	4,	"MVNr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x2201ULL, NULL, NULL, OperandInfo84 },  // Inst #242 = MVNr
  { 243,	6,	1,	214,	4,	"MVNsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x3501ULL, NULL, NULL, OperandInfo86 },  // Inst #243 = MVNsi
  { 244,	7,	1,	214,	4,	"MVNsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x2281ULL, NULL, NULL, OperandInfo93 },  // Inst #244 = MVNsr
  { 245,	2,	0,	240,	4,	"NOP", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo38 },  // Inst #245 = NOP
  { 246,	6,	1,	163,	4,	"ORRri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #246 = ORRri
  { 247,	6,	1,	164,	4,	"ORRrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #247 = ORRrr
  { 248,	7,	1,	166,	4,	"ORRrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #248 = ORRrsi
  { 249,	8,	1,	166,	4,	"ORRrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #249 = ORRrsr
  { 250,	5,	1,	158,	4,	"PICADD", 0|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #250 = PICADD
  { 251,	5,	1,	193,	4,	"PICLDR", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #251 = PICLDR
  { 252,	5,	1,	181,	4,	"PICLDRB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #252 = PICLDRB
  { 253,	5,	1,	181,	4,	"PICLDRH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #253 = PICLDRH
  { 254,	5,	1,	181,	4,	"PICLDRSB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #254 = PICLDRSB
  { 255,	5,	1,	181,	4,	"PICLDRSH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #255 = PICLDRSH
  { 256,	5,	0,	230,	4,	"PICSTR", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #256 = PICSTR
  { 257,	5,	0,	219,	4,	"PICSTRB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #257 = PICSTRB
  { 258,	5,	0,	219,	4,	"PICSTRH", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo42 },  // Inst #258 = PICSTRH
  { 259,	6,	1,	159,	4,	"PKHBT", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo94 },  // Inst #259 = PKHBT
  { 260,	6,	1,	165,	4,	"PKHTB", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo94 },  // Inst #260 = PKHTB
  { 261,	2,	0,	1,	4,	"PLDWi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo95 },  // Inst #261 = PLDWi12
  { 262,	3,	0,	1,	4,	"PLDWrs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo96 },  // Inst #262 = PLDWrs
  { 263,	2,	0,	1,	4,	"PLDi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo95 },  // Inst #263 = PLDi12
  { 264,	3,	0,	1,	4,	"PLDrs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo96 },  // Inst #264 = PLDrs
  { 265,	2,	0,	1,	4,	"PLIi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo95 },  // Inst #265 = PLIi12
  { 266,	3,	0,	1,	4,	"PLIrs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0xd00ULL, NULL, NULL, OperandInfo96 },  // Inst #266 = PLIrs
  { 267,	5,	1,	158,	4,	"QADD", 0|(1<<MCID::Predicable), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #267 = QADD
  { 268,	5,	1,	158,	4,	"QADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #268 = QADD16
  { 269,	5,	1,	158,	4,	"QADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #269 = QADD8
  { 270,	5,	1,	158,	4,	"QASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #270 = QASX
  { 271,	5,	1,	158,	4,	"QDADD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #271 = QDADD
  { 272,	5,	1,	158,	4,	"QDSUB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #272 = QDSUB
  { 273,	5,	1,	158,	4,	"QSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #273 = QSAX
  { 274,	5,	1,	158,	4,	"QSUB", 0|(1<<MCID::Predicable), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #274 = QSUB
  { 275,	5,	1,	158,	4,	"QSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #275 = QSUB16
  { 276,	5,	1,	158,	4,	"QSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #276 = QSUB8
  { 277,	4,	1,	238,	4,	"RBIT", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo41 },  // Inst #277 = RBIT
  { 278,	4,	1,	238,	4,	"REV", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo41 },  // Inst #278 = REV
  { 279,	4,	1,	238,	4,	"REV16", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo41 },  // Inst #279 = REV16
  { 280,	4,	1,	238,	4,	"REVSH", 0|(1<<MCID::Predicable), 0x600ULL, NULL, NULL, OperandInfo41 },  // Inst #280 = REVSH
  { 281,	1,	0,	240,	4,	"RFEDA", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #281 = RFEDA
  { 282,	1,	0,	240,	4,	"RFEDA_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #282 = RFEDA_UPD
  { 283,	1,	0,	240,	4,	"RFEDB", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #283 = RFEDB
  { 284,	1,	0,	240,	4,	"RFEDB_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #284 = RFEDB_UPD
  { 285,	1,	0,	240,	4,	"RFEIA", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #285 = RFEIA
  { 286,	1,	0,	240,	4,	"RFEIA_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #286 = RFEIA_UPD
  { 287,	1,	0,	240,	4,	"RFEIB", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #287 = RFEIB
  { 288,	1,	0,	240,	4,	"RFEIB_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo31 },  // Inst #288 = RFEIB_UPD
  { 289,	2,	1,	206,	0,	"RRX", 0, 0x2000ULL, ImplicitList1, NULL, OperandInfo47 },  // Inst #289 = RRX
  { 290,	3,	1,	157,	4,	"RSBSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #290 = RSBSri
  { 291,	3,	1,	158,	4,	"RSBSrr", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #291 = RSBSrr
  { 292,	4,	1,	161,	4,	"RSBSrsi", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #292 = RSBSrsi
  { 293,	5,	1,	161,	4,	"RSBSrsr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #293 = RSBSrsr
  { 294,	6,	1,	157,	4,	"RSBri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #294 = RSBri
  { 295,	6,	1,	158,	4,	"RSBrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef)|(1<<MCID::UnmodeledSideEffects), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #295 = RSBrr
  { 296,	7,	1,	161,	4,	"RSBrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #296 = RSBrsi
  { 297,	8,	1,	161,	4,	"RSBrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #297 = RSBrsr
  { 298,	3,	1,	157,	4,	"RSCSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #298 = RSCSri
  { 299,	4,	1,	161,	4,	"RSCSrsi", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #299 = RSCSrsi
  { 300,	5,	1,	161,	4,	"RSCSrsr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo11 },  // Inst #300 = RSCSrsr
  { 301,	6,	1,	157,	4,	"RSCri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, ImplicitList1, NULL, OperandInfo12 },  // Inst #301 = RSCri
  { 302,	6,	1,	158,	4,	"RSCrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef)|(1<<MCID::UnmodeledSideEffects), 0x201ULL, ImplicitList1, NULL, OperandInfo13 },  // Inst #302 = RSCrr
  { 303,	7,	1,	161,	4,	"RSCrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #303 = RSCrsi
  { 304,	8,	1,	161,	4,	"RSCrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #304 = RSCrsr
  { 305,	5,	1,	158,	4,	"SADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #305 = SADD16
  { 306,	5,	1,	158,	4,	"SADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #306 = SADD8
  { 307,	5,	1,	158,	4,	"SASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #307 = SASX
  { 308,	3,	1,	157,	4,	"SBCSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo8 },  // Inst #308 = SBCSri
  { 309,	3,	1,	158,	4,	"SBCSrr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo9 },  // Inst #309 = SBCSrr
  { 310,	4,	1,	161,	4,	"SBCSrsi", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo10 },  // Inst #310 = SBCSrsi
  { 311,	5,	1,	161,	4,	"SBCSrsr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #311 = SBCSrsr
  { 312,	6,	1,	157,	4,	"SBCri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, ImplicitList1, NULL, OperandInfo12 },  // Inst #312 = SBCri
  { 313,	6,	1,	158,	4,	"SBCrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, ImplicitList1, NULL, OperandInfo13 },  // Inst #313 = SBCrr
  { 314,	7,	1,	161,	4,	"SBCrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #314 = SBCrsi
  { 315,	8,	1,	161,	4,	"SBCrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, ImplicitList1, NULL, OperandInfo15 },  // Inst #315 = SBCrsr
  { 316,	6,	1,	239,	4,	"SBFX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x201ULL, NULL, NULL, OperandInfo98 },  // Inst #316 = SBFX
  { 317,	5,	1,	240,	4,	"SEL", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo17 },  // Inst #317 = SEL
  { 318,	1,	0,	240,	4,	"SETEND", 0|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo5 },  // Inst #318 = SETEND
  { 319,	2,	0,	240,	4,	"SEV", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo38 },  // Inst #319 = SEV
  { 320,	5,	1,	158,	4,	"SHADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #320 = SHADD16
  { 321,	5,	1,	158,	4,	"SHADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #321 = SHADD8
  { 322,	5,	1,	158,	4,	"SHASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #322 = SHASX
  { 323,	5,	1,	158,	4,	"SHSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #323 = SHSAX
  { 324,	5,	1,	158,	4,	"SHSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #324 = SHSUB16
  { 325,	5,	1,	158,	4,	"SHSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #325 = SHSUB8
  { 326,	3,	0,	240,	4,	"SMC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo30 },  // Inst #326 = SMC
  { 327,	6,	1,	198,	4,	"SMLABB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #327 = SMLABB
  { 328,	6,	1,	198,	4,	"SMLABT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #328 = SMLABT
  { 329,	6,	1,	240,	4,	"SMLAD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #329 = SMLAD
  { 330,	6,	1,	240,	4,	"SMLADX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #330 = SMLADX
  { 331,	7,	2,	200,	4,	"SMLAL", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo72 },  // Inst #331 = SMLAL
  { 332,	6,	2,	200,	4,	"SMLALBB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #332 = SMLALBB
  { 333,	6,	2,	200,	4,	"SMLALBT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #333 = SMLALBT
  { 334,	6,	2,	240,	4,	"SMLALD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #334 = SMLALD
  { 335,	6,	2,	240,	4,	"SMLALDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #335 = SMLALDX
  { 336,	6,	2,	200,	4,	"SMLALTB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #336 = SMLALTB
  { 337,	6,	2,	200,	4,	"SMLALTT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #337 = SMLALTT
  { 338,	7,	2,	200,	4,	"SMLALv5", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #338 = SMLALv5
  { 339,	6,	1,	198,	4,	"SMLATB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #339 = SMLATB
  { 340,	6,	1,	198,	4,	"SMLATT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #340 = SMLATT
  { 341,	6,	1,	198,	4,	"SMLAWB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #341 = SMLAWB
  { 342,	6,	1,	198,	4,	"SMLAWT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #342 = SMLAWT
  { 343,	6,	1,	240,	4,	"SMLSD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #343 = SMLSD
  { 344,	6,	1,	240,	4,	"SMLSDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo99 },  // Inst #344 = SMLSDX
  { 345,	6,	2,	240,	4,	"SMLSLD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #345 = SMLSLD
  { 346,	6,	2,	240,	4,	"SMLSLDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo100 },  // Inst #346 = SMLSLDX
  { 347,	6,	1,	199,	4,	"SMMLA", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #347 = SMMLA
  { 348,	6,	1,	199,	4,	"SMMLAR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #348 = SMMLAR
  { 349,	6,	1,	199,	4,	"SMMLS", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #349 = SMMLS
  { 350,	6,	1,	199,	4,	"SMMLSR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #350 = SMMLSR
  { 351,	5,	1,	209,	4,	"SMMUL", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #351 = SMMUL
  { 352,	5,	1,	209,	4,	"SMMULR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #352 = SMMULR
  { 353,	5,	1,	240,	4,	"SMUAD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo97 },  // Inst #353 = SMUAD
  { 354,	5,	1,	240,	4,	"SMUADX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo97 },  // Inst #354 = SMUADX
  { 355,	5,	1,	208,	4,	"SMULBB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #355 = SMULBB
  { 356,	5,	1,	208,	4,	"SMULBT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #356 = SMULBT
  { 357,	7,	2,	210,	4,	"SMULL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo72 },  // Inst #357 = SMULL
  { 358,	7,	2,	210,	4,	"SMULLv5", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #358 = SMULLv5
  { 359,	5,	1,	208,	4,	"SMULTB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #359 = SMULTB
  { 360,	5,	1,	208,	4,	"SMULTT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #360 = SMULTT
  { 361,	5,	1,	208,	4,	"SMULWB", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #361 = SMULWB
  { 362,	5,	1,	208,	4,	"SMULWT", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #362 = SMULWT
  { 363,	5,	1,	240,	4,	"SMUSD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo97 },  // Inst #363 = SMUSD
  { 364,	5,	1,	240,	4,	"SMUSDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo97 },  // Inst #364 = SMUSDX
  { 365,	1,	0,	240,	4,	"SRSDA", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #365 = SRSDA
  { 366,	1,	0,	240,	4,	"SRSDA_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #366 = SRSDA_UPD
  { 367,	1,	0,	240,	4,	"SRSDB", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #367 = SRSDB
  { 368,	1,	0,	240,	4,	"SRSDB_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #368 = SRSDB_UPD
  { 369,	1,	0,	240,	4,	"SRSIA", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #369 = SRSIA
  { 370,	1,	0,	240,	4,	"SRSIA_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #370 = SRSIA_UPD
  { 371,	1,	0,	240,	4,	"SRSIB", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #371 = SRSIB
  { 372,	1,	0,	240,	4,	"SRSIB_UPD", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo5 },  // Inst #372 = SRSIB_UPD
  { 373,	6,	1,	240,	4,	"SSAT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x680ULL, NULL, NULL, OperandInfo102 },  // Inst #373 = SSAT
  { 374,	5,	1,	240,	4,	"SSAT16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x680ULL, NULL, NULL, OperandInfo103 },  // Inst #374 = SSAT16
  { 375,	5,	1,	158,	4,	"SSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #375 = SSAX
  { 376,	5,	1,	158,	4,	"SSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #376 = SSUB16
  { 377,	5,	1,	158,	4,	"SSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #377 = SSUB8
  { 378,	5,	0,	240,	4,	"STC2L_OFFSET", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo48 },  // Inst #378 = STC2L_OFFSET
  { 379,	4,	0,	240,	4,	"STC2L_OPTION", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo49 },  // Inst #379 = STC2L_OPTION
  { 380,	4,	0,	240,	4,	"STC2L_POST", 0|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo50 },  // Inst #380 = STC2L_POST
  { 381,	5,	0,	240,	4,	"STC2L_PRE", 0|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo48 },  // Inst #381 = STC2L_PRE
  { 382,	5,	0,	240,	4,	"STC2_OFFSET", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo48 },  // Inst #382 = STC2_OFFSET
  { 383,	4,	0,	240,	4,	"STC2_OPTION", 0|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo49 },  // Inst #383 = STC2_OPTION
  { 384,	5,	0,	240,	4,	"STC2_POST", 0|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo48 },  // Inst #384 = STC2_POST
  { 385,	5,	0,	240,	4,	"STC2_PRE", 0|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo48 },  // Inst #385 = STC2_PRE
  { 386,	7,	0,	240,	4,	"STCL_OFFSET", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo51 },  // Inst #386 = STCL_OFFSET
  { 387,	6,	0,	240,	4,	"STCL_OPTION", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo52 },  // Inst #387 = STCL_OPTION
  { 388,	6,	0,	240,	4,	"STCL_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo53 },  // Inst #388 = STCL_POST
  { 389,	7,	0,	240,	4,	"STCL_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo51 },  // Inst #389 = STCL_PRE
  { 390,	7,	0,	240,	4,	"STC_OFFSET", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo51 },  // Inst #390 = STC_OFFSET
  { 391,	6,	0,	240,	4,	"STC_OPTION", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, NULL, NULL, OperandInfo52 },  // Inst #391 = STC_OPTION
  { 392,	7,	0,	240,	4,	"STC_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x140ULL, NULL, NULL, OperandInfo51 },  // Inst #392 = STC_POST
  { 393,	7,	0,	240,	4,	"STC_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x120ULL, NULL, NULL, OperandInfo51 },  // Inst #393 = STC_PRE
  { 394,	4,	0,	228,	4,	"STMDA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #394 = STMDA
  { 395,	5,	1,	229,	4,	"STMDA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #395 = STMDA_UPD
  { 396,	4,	0,	228,	4,	"STMDB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #396 = STMDB
  { 397,	5,	1,	229,	4,	"STMDB_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #397 = STMDB_UPD
  { 398,	4,	0,	228,	4,	"STMIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #398 = STMIA
  { 399,	5,	1,	229,	4,	"STMIA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #399 = STMIA_UPD
  { 400,	4,	0,	228,	4,	"STMIB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x504ULL, NULL, NULL, OperandInfo54 },  // Inst #400 = STMIB
  { 401,	5,	1,	229,	4,	"STMIB_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x564ULL, NULL, NULL, OperandInfo55 },  // Inst #401 = STMIB_UPD
  { 402,	7,	1,	220,	4,	"STRBT_POST_IMM", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #402 = STRBT_POST_IMM
  { 403,	7,	1,	220,	4,	"STRBT_POST_REG", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #403 = STRBT_POST_REG
  { 404,	7,	1,	220,	4,	"STRB_POST_IMM", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #404 = STRB_POST_IMM
  { 405,	7,	1,	220,	4,	"STRB_POST_REG", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #405 = STRB_POST_REG
  { 406,	6,	1,	220,	4,	"STRB_PRE_IMM", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3a2ULL, NULL, NULL, OperandInfo105 },  // Inst #406 = STRB_PRE_IMM
  { 407,	7,	1,	220,	4,	"STRB_PRE_REG", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3a2ULL, NULL, NULL, OperandInfo106 },  // Inst #407 = STRB_PRE_REG
  { 408,	5,	0,	219,	4,	"STRBi12", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x390ULL, NULL, NULL, OperandInfo57 },  // Inst #408 = STRBi12
  { 409,	7,	1,	231,	4,	"STRBi_preidx", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #409 = STRBi_preidx
  { 410,	7,	1,	231,	4,	"STRBr_preidx", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #410 = STRBr_preidx
  { 411,	6,	0,	221,	4,	"STRBrs", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x380ULL, NULL, NULL, OperandInfo58 },  // Inst #411 = STRBrs
  { 412,	7,	0,	224,	4,	"STRD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x483ULL, NULL, NULL, OperandInfo59 },  // Inst #412 = STRD
  { 413,	8,	1,	225,	4,	"STRD_POST", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x4c3ULL, NULL, NULL, OperandInfo108 },  // Inst #413 = STRD_POST
  { 414,	8,	1,	225,	4,	"STRD_PRE", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x4a3ULL, NULL, NULL, OperandInfo108 },  // Inst #414 = STRD_PRE
  { 415,	5,	1,	240,	4,	"STREX", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo109 },  // Inst #415 = STREX
  { 416,	5,	1,	240,	4,	"STREXB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo109 },  // Inst #416 = STREXB
  { 417,	6,	1,	240,	4,	"STREXD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x580ULL, NULL, NULL, OperandInfo110 },  // Inst #417 = STREXD
  { 418,	5,	1,	240,	4,	"STREXH", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x580ULL, NULL, NULL, OperandInfo109 },  // Inst #418 = STREXH
  { 419,	6,	0,	219,	4,	"STRH", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x483ULL, NULL, NULL, OperandInfo63 },  // Inst #419 = STRH
  { 420,	6,	1,	220,	4,	"STRHTi", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x4c3ULL, NULL, NULL, OperandInfo105 },  // Inst #420 = STRHTi
  { 421,	7,	1,	220,	4,	"STRHTr", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x4c3ULL, NULL, NULL, OperandInfo104 },  // Inst #421 = STRHTr
  { 422,	7,	1,	220,	4,	"STRH_POST", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x4c3ULL, NULL, NULL, OperandInfo104 },  // Inst #422 = STRH_POST
  { 423,	7,	1,	220,	4,	"STRH_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x4a3ULL, NULL, NULL, OperandInfo104 },  // Inst #423 = STRH_PRE
  { 424,	7,	1,	231,	4,	"STRH_preidx", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #424 = STRH_preidx
  { 425,	7,	1,	231,	4,	"STRT_POST_IMM", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #425 = STRT_POST_IMM
  { 426,	7,	1,	231,	4,	"STRT_POST_REG", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #426 = STRT_POST_REG
  { 427,	7,	1,	231,	4,	"STR_POST_IMM", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #427 = STR_POST_IMM
  { 428,	7,	1,	231,	4,	"STR_POST_REG", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3c2ULL, NULL, NULL, OperandInfo104 },  // Inst #428 = STR_POST_REG
  { 429,	6,	1,	231,	4,	"STR_PRE_IMM", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3a2ULL, NULL, NULL, OperandInfo105 },  // Inst #429 = STR_PRE_IMM
  { 430,	7,	1,	231,	4,	"STR_PRE_REG", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x3a2ULL, NULL, NULL, OperandInfo106 },  // Inst #430 = STR_PRE_REG
  { 431,	5,	0,	230,	4,	"STRi12", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x390ULL, NULL, NULL, OperandInfo42 },  // Inst #431 = STRi12
  { 432,	7,	1,	231,	4,	"STRi_preidx", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #432 = STRi_preidx
  { 433,	7,	1,	231,	4,	"STRr_preidx", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo107 },  // Inst #433 = STRr_preidx
  { 434,	6,	0,	232,	4,	"STRrs", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x380ULL, NULL, NULL, OperandInfo65 },  // Inst #434 = STRrs
  { 435,	5,	1,	157,	4,	"SUBSri", 0|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #435 = SUBSri
  { 436,	5,	1,	158,	4,	"SUBSrr", 0|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #436 = SUBSrr
  { 437,	6,	1,	161,	4,	"SUBSrsi", 0|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #437 = SUBSrsi
  { 438,	7,	1,	161,	4,	"SUBSrsr", 0|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #438 = SUBSrsr
  { 439,	6,	1,	157,	4,	"SUBri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo12 },  // Inst #439 = SUBri
  { 440,	6,	1,	158,	4,	"SUBrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x201ULL, NULL, NULL, OperandInfo13 },  // Inst #440 = SUBrr
  { 441,	7,	1,	161,	4,	"SUBrsi", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x1501ULL, NULL, NULL, OperandInfo14 },  // Inst #441 = SUBrsi
  { 442,	8,	1,	161,	4,	"SUBrsr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x281ULL, NULL, NULL, OperandInfo15 },  // Inst #442 = SUBrsr
  { 443,	3,	0,	0,	4,	"SVC", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x100ULL, ImplicitList2, NULL, OperandInfo30 },  // Inst #443 = SVC
  { 444,	5,	1,	240,	4,	"SWP", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo62 },  // Inst #444 = SWP
  { 445,	5,	1,	240,	4,	"SWPB", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo62 },  // Inst #445 = SWPB
  { 446,	6,	1,	176,	4,	"SXTAB", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #446 = SXTAB
  { 447,	6,	1,	176,	4,	"SXTAB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #447 = SXTAB16
  { 448,	6,	1,	176,	4,	"SXTAH", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #448 = SXTAH
  { 449,	5,	1,	178,	4,	"SXTB", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #449 = SXTB
  { 450,	5,	1,	178,	4,	"SXTB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #450 = SXTB16
  { 451,	5,	1,	178,	4,	"SXTH", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #451 = SXTH
  { 452,	1,	0,	0,	4,	"TAILJMPd", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo24 },  // Inst #452 = TAILJMPd
  { 453,	1,	0,	0,	4,	"TAILJMPdND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo24 },  // Inst #453 = TAILJMPdND
  { 454,	1,	0,	0,	4,	"TAILJMPr", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo113 },  // Inst #454 = TAILJMPr
  { 455,	1,	0,	0,	4,	"TAILJMPrND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo113 },  // Inst #455 = TAILJMPrND
  { 456,	1,	0,	0,	0,	"TCRETURNdi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo2 },  // Inst #456 = TCRETURNdi
  { 457,	1,	0,	0,	0,	"TCRETURNdiND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo2 },  // Inst #457 = TCRETURNdiND
  { 458,	1,	0,	0,	0,	"TCRETURNri", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo113 },  // Inst #458 = TCRETURNri
  { 459,	1,	0,	0,	0,	"TCRETURNriND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo113 },  // Inst #459 = TCRETURNriND
  { 460,	4,	0,	234,	4,	"TEQri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #460 = TEQri
  { 461,	4,	0,	235,	4,	"TEQrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x201ULL, NULL, ImplicitList1, OperandInfo41 },  // Inst #461 = TEQrr
  { 462,	5,	0,	237,	4,	"TEQrsi", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo42 },  // Inst #462 = TEQrsi
  { 463,	6,	0,	237,	4,	"TEQrsr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo43 },  // Inst #463 = TEQrsr
  { 464,	0,	0,	0,	0,	"TPsoft", 0|(1<<MCID::Call), 0x0ULL, ImplicitList2, ImplicitList12, 0 },  // Inst #464 = TPsoft
  { 465,	0,	0,	240,	4,	"TRAP", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, 0 },  // Inst #465 = TRAP
  { 466,	4,	0,	234,	4,	"TSTri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x201ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #466 = TSTri
  { 467,	4,	0,	235,	4,	"TSTrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x201ULL, NULL, ImplicitList1, OperandInfo41 },  // Inst #467 = TSTrr
  { 468,	5,	0,	237,	4,	"TSTrsi", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x1501ULL, NULL, ImplicitList1, OperandInfo42 },  // Inst #468 = TSTrsi
  { 469,	6,	0,	237,	4,	"TSTrsr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0x281ULL, NULL, ImplicitList1, OperandInfo43 },  // Inst #469 = TSTrsr
  { 470,	5,	1,	158,	4,	"UADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #470 = UADD16
  { 471,	5,	1,	158,	4,	"UADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #471 = UADD8
  { 472,	5,	1,	158,	4,	"UASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #472 = UASX
  { 473,	6,	1,	239,	4,	"UBFX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x201ULL, NULL, NULL, OperandInfo114 },  // Inst #473 = UBFX
  { 474,	5,	1,	158,	4,	"UHADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #474 = UHADD16
  { 475,	5,	1,	158,	4,	"UHADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #475 = UHADD8
  { 476,	5,	1,	158,	4,	"UHASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #476 = UHASX
  { 477,	5,	1,	158,	4,	"UHSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #477 = UHSAX
  { 478,	5,	1,	158,	4,	"UHSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #478 = UHSUB16
  { 479,	5,	1,	158,	4,	"UHSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #479 = UHSUB8
  { 480,	6,	2,	200,	4,	"UMAAL", 0|(1<<MCID::Predicable), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #480 = UMAAL
  { 481,	6,	2,	200,	4,	"UMAALv5", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo115 },  // Inst #481 = UMAALv5
  { 482,	7,	2,	200,	4,	"UMLAL", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo72 },  // Inst #482 = UMLAL
  { 483,	7,	2,	200,	4,	"UMLALv5", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #483 = UMLALv5
  { 484,	7,	2,	210,	4,	"UMULL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x80ULL, NULL, NULL, OperandInfo72 },  // Inst #484 = UMULL
  { 485,	7,	2,	210,	4,	"UMULLv5", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0x0ULL, NULL, NULL, OperandInfo101 },  // Inst #485 = UMULLv5
  { 486,	5,	1,	158,	4,	"UQADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #486 = UQADD16
  { 487,	5,	1,	158,	4,	"UQADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #487 = UQADD8
  { 488,	5,	1,	158,	4,	"UQASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #488 = UQASX
  { 489,	5,	1,	158,	4,	"UQSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #489 = UQSAX
  { 490,	5,	1,	158,	4,	"UQSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #490 = UQSUB16
  { 491,	5,	1,	158,	4,	"UQSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #491 = UQSUB8
  { 492,	5,	1,	240,	4,	"USAD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo17 },  // Inst #492 = USAD8
  { 493,	6,	1,	240,	4,	"USADA8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x80ULL, NULL, NULL, OperandInfo74 },  // Inst #493 = USADA8
  { 494,	6,	1,	240,	4,	"USAT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x680ULL, NULL, NULL, OperandInfo102 },  // Inst #494 = USAT
  { 495,	5,	1,	240,	4,	"USAT16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x680ULL, NULL, NULL, OperandInfo103 },  // Inst #495 = USAT16
  { 496,	5,	1,	158,	4,	"USAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #496 = USAX
  { 497,	5,	1,	158,	4,	"USUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #497 = USUB16
  { 498,	5,	1,	158,	4,	"USUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x200ULL, NULL, NULL, OperandInfo97 },  // Inst #498 = USUB8
  { 499,	6,	1,	176,	4,	"UXTAB", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #499 = UXTAB
  { 500,	6,	1,	176,	4,	"UXTAB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #500 = UXTAB16
  { 501,	6,	1,	176,	4,	"UXTAH", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo111 },  // Inst #501 = UXTAH
  { 502,	5,	1,	178,	4,	"UXTB", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #502 = UXTB
  { 503,	5,	1,	178,	4,	"UXTB16", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #503 = UXTB16
  { 504,	5,	1,	178,	4,	"UXTH", 0|(1<<MCID::Predicable), 0x700ULL, NULL, NULL, OperandInfo112 },  // Inst #504 = UXTH
  { 505,	6,	1,	2,	4,	"VABALsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #505 = VABALsv2i64
  { 506,	6,	1,	2,	4,	"VABALsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #506 = VABALsv4i32
  { 507,	6,	1,	2,	4,	"VABALsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #507 = VABALsv8i16
  { 508,	6,	1,	2,	4,	"VABALuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #508 = VABALuv2i64
  { 509,	6,	1,	2,	4,	"VABALuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #509 = VABALuv4i32
  { 510,	6,	1,	2,	4,	"VABALuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #510 = VABALuv8i16
  { 511,	6,	1,	3,	4,	"VABAsv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #511 = VABAsv16i8
  { 512,	6,	1,	2,	4,	"VABAsv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #512 = VABAsv2i32
  { 513,	6,	1,	2,	4,	"VABAsv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #513 = VABAsv4i16
  { 514,	6,	1,	3,	4,	"VABAsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #514 = VABAsv4i32
  { 515,	6,	1,	3,	4,	"VABAsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #515 = VABAsv8i16
  { 516,	6,	1,	2,	4,	"VABAsv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #516 = VABAsv8i8
  { 517,	6,	1,	3,	4,	"VABAuv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #517 = VABAuv16i8
  { 518,	6,	1,	2,	4,	"VABAuv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #518 = VABAuv2i32
  { 519,	6,	1,	2,	4,	"VABAuv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #519 = VABAuv4i16
  { 520,	6,	1,	3,	4,	"VABAuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #520 = VABAuv4i32
  { 521,	6,	1,	3,	4,	"VABAuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #521 = VABAuv8i16
  { 522,	6,	1,	2,	4,	"VABAuv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #522 = VABAuv8i8
  { 523,	5,	1,	107,	4,	"VABDLsv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #523 = VABDLsv2i64
  { 524,	5,	1,	107,	4,	"VABDLsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #524 = VABDLsv4i32
  { 525,	5,	1,	107,	4,	"VABDLsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #525 = VABDLsv8i16
  { 526,	5,	1,	107,	4,	"VABDLuv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #526 = VABDLuv2i64
  { 527,	5,	1,	107,	4,	"VABDLuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #527 = VABDLuv4i32
  { 528,	5,	1,	107,	4,	"VABDLuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #528 = VABDLuv8i16
  { 529,	5,	1,	4,	4,	"VABDfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #529 = VABDfd
  { 530,	5,	1,	5,	4,	"VABDfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #530 = VABDfq
  { 531,	5,	1,	107,	4,	"VABDsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #531 = VABDsv16i8
  { 532,	5,	1,	106,	4,	"VABDsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #532 = VABDsv2i32
  { 533,	5,	1,	106,	4,	"VABDsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #533 = VABDsv4i16
  { 534,	5,	1,	107,	4,	"VABDsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #534 = VABDsv4i32
  { 535,	5,	1,	107,	4,	"VABDsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #535 = VABDsv8i16
  { 536,	5,	1,	106,	4,	"VABDsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #536 = VABDsv8i8
  { 537,	5,	1,	107,	4,	"VABDuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #537 = VABDuv16i8
  { 538,	5,	1,	106,	4,	"VABDuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #538 = VABDuv2i32
  { 539,	5,	1,	106,	4,	"VABDuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #539 = VABDuv4i16
  { 540,	5,	1,	107,	4,	"VABDuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #540 = VABDuv4i32
  { 541,	5,	1,	107,	4,	"VABDuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #541 = VABDuv8i16
  { 542,	5,	1,	106,	4,	"VABDuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #542 = VABDuv8i8
  { 543,	4,	1,	156,	4,	"VABSD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo122 },  // Inst #543 = VABSD
  { 544,	4,	1,	155,	4,	"VABSS", 0|(1<<MCID::Predicable), 0x28780ULL, NULL, NULL, OperandInfo123 },  // Inst #544 = VABSS
  { 545,	4,	1,	118,	4,	"VABSfd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #545 = VABSfd
  { 546,	4,	1,	119,	4,	"VABSfq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #546 = VABSfq
  { 547,	4,	1,	121,	4,	"VABSv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #547 = VABSv16i8
  { 548,	4,	1,	120,	4,	"VABSv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #548 = VABSv2i32
  { 549,	4,	1,	120,	4,	"VABSv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #549 = VABSv4i16
  { 550,	4,	1,	121,	4,	"VABSv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #550 = VABSv4i32
  { 551,	4,	1,	121,	4,	"VABSv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #551 = VABSv8i16
  { 552,	4,	1,	120,	4,	"VABSv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #552 = VABSv8i8
  { 553,	5,	1,	4,	4,	"VACGEd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #553 = VACGEd
  { 554,	5,	1,	5,	4,	"VACGEq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #554 = VACGEq
  { 555,	5,	1,	4,	4,	"VACGTd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #555 = VACGTd
  { 556,	5,	1,	5,	4,	"VACGTq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #556 = VACGTq
  { 557,	5,	1,	123,	4,	"VADDD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo120 },  // Inst #557 = VADDD
  { 558,	5,	1,	6,	4,	"VADDHNv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #558 = VADDHNv2i32
  { 559,	5,	1,	6,	4,	"VADDHNv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #559 = VADDHNv4i16
  { 560,	5,	1,	6,	4,	"VADDHNv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #560 = VADDHNv8i8
  { 561,	5,	1,	80,	4,	"VADDLsv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #561 = VADDLsv2i64
  { 562,	5,	1,	80,	4,	"VADDLsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #562 = VADDLsv4i32
  { 563,	5,	1,	80,	4,	"VADDLsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #563 = VADDLsv8i16
  { 564,	5,	1,	80,	4,	"VADDLuv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #564 = VADDLuv2i64
  { 565,	5,	1,	80,	4,	"VADDLuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #565 = VADDLuv4i32
  { 566,	5,	1,	80,	4,	"VADDLuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #566 = VADDLuv8i16
  { 567,	5,	1,	122,	4,	"VADDS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo126 },  // Inst #567 = VADDS
  { 568,	5,	1,	108,	4,	"VADDWsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #568 = VADDWsv2i64
  { 569,	5,	1,	108,	4,	"VADDWsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #569 = VADDWsv4i32
  { 570,	5,	1,	108,	4,	"VADDWsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #570 = VADDWsv8i16
  { 571,	5,	1,	108,	4,	"VADDWuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #571 = VADDWuv2i64
  { 572,	5,	1,	108,	4,	"VADDWuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #572 = VADDWuv4i32
  { 573,	5,	1,	108,	4,	"VADDWuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #573 = VADDWuv8i16
  { 574,	5,	1,	4,	4,	"VADDfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #574 = VADDfd
  { 575,	5,	1,	5,	4,	"VADDfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #575 = VADDfq
  { 576,	5,	1,	9,	4,	"VADDv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #576 = VADDv16i8
  { 577,	5,	1,	8,	4,	"VADDv1i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #577 = VADDv1i64
  { 578,	5,	1,	8,	4,	"VADDv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #578 = VADDv2i32
  { 579,	5,	1,	9,	4,	"VADDv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #579 = VADDv2i64
  { 580,	5,	1,	8,	4,	"VADDv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #580 = VADDv4i16
  { 581,	5,	1,	9,	4,	"VADDv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #581 = VADDv4i32
  { 582,	5,	1,	9,	4,	"VADDv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #582 = VADDv8i16
  { 583,	5,	1,	8,	4,	"VADDv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #583 = VADDv8i8
  { 584,	5,	1,	8,	4,	"VANDd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #584 = VANDd
  { 585,	5,	1,	9,	4,	"VANDq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #585 = VANDq
  { 586,	5,	1,	8,	4,	"VBICd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #586 = VBICd
  { 587,	5,	1,	60,	4,	"VBICiv2i32", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo128 },  // Inst #587 = VBICiv2i32
  { 588,	5,	1,	60,	4,	"VBICiv4i16", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo128 },  // Inst #588 = VBICiv4i16
  { 589,	5,	1,	60,	4,	"VBICiv4i32", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo129 },  // Inst #589 = VBICiv4i32
  { 590,	5,	1,	60,	4,	"VBICiv8i16", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo129 },  // Inst #590 = VBICiv8i16
  { 591,	5,	1,	9,	4,	"VBICq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #591 = VBICq
  { 592,	6,	1,	8,	4,	"VBIFd", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #592 = VBIFd
  { 593,	6,	1,	9,	4,	"VBIFq", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #593 = VBIFq
  { 594,	6,	1,	8,	4,	"VBITd", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #594 = VBITd
  { 595,	6,	1,	9,	4,	"VBITq", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #595 = VBITq
  { 596,	6,	1,	10,	4,	"VBSLd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #596 = VBSLd
  { 597,	6,	1,	11,	4,	"VBSLq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #597 = VBSLq
  { 598,	5,	1,	4,	4,	"VCEQfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #598 = VCEQfd
  { 599,	5,	1,	5,	4,	"VCEQfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #599 = VCEQfq
  { 600,	5,	1,	107,	4,	"VCEQv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #600 = VCEQv16i8
  { 601,	5,	1,	106,	4,	"VCEQv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #601 = VCEQv2i32
  { 602,	5,	1,	106,	4,	"VCEQv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #602 = VCEQv4i16
  { 603,	5,	1,	107,	4,	"VCEQv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #603 = VCEQv4i32
  { 604,	5,	1,	107,	4,	"VCEQv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #604 = VCEQv8i16
  { 605,	5,	1,	106,	4,	"VCEQv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #605 = VCEQv8i8
  { 606,	4,	1,	240,	4,	"VCEQzv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #606 = VCEQzv16i8
  { 607,	4,	1,	240,	4,	"VCEQzv2f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #607 = VCEQzv2f32
  { 608,	4,	1,	240,	4,	"VCEQzv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #608 = VCEQzv2i32
  { 609,	4,	1,	240,	4,	"VCEQzv4f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #609 = VCEQzv4f32
  { 610,	4,	1,	240,	4,	"VCEQzv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #610 = VCEQzv4i16
  { 611,	4,	1,	240,	4,	"VCEQzv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #611 = VCEQzv4i32
  { 612,	4,	1,	240,	4,	"VCEQzv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #612 = VCEQzv8i16
  { 613,	4,	1,	240,	4,	"VCEQzv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #613 = VCEQzv8i8
  { 614,	5,	1,	4,	4,	"VCGEfd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #614 = VCGEfd
  { 615,	5,	1,	5,	4,	"VCGEfq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #615 = VCGEfq
  { 616,	5,	1,	107,	4,	"VCGEsv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #616 = VCGEsv16i8
  { 617,	5,	1,	106,	4,	"VCGEsv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #617 = VCGEsv2i32
  { 618,	5,	1,	106,	4,	"VCGEsv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #618 = VCGEsv4i16
  { 619,	5,	1,	107,	4,	"VCGEsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #619 = VCGEsv4i32
  { 620,	5,	1,	107,	4,	"VCGEsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #620 = VCGEsv8i16
  { 621,	5,	1,	106,	4,	"VCGEsv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #621 = VCGEsv8i8
  { 622,	5,	1,	107,	4,	"VCGEuv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #622 = VCGEuv16i8
  { 623,	5,	1,	106,	4,	"VCGEuv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #623 = VCGEuv2i32
  { 624,	5,	1,	106,	4,	"VCGEuv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #624 = VCGEuv4i16
  { 625,	5,	1,	107,	4,	"VCGEuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #625 = VCGEuv4i32
  { 626,	5,	1,	107,	4,	"VCGEuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #626 = VCGEuv8i16
  { 627,	5,	1,	106,	4,	"VCGEuv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #627 = VCGEuv8i8
  { 628,	4,	1,	240,	4,	"VCGEzv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #628 = VCGEzv16i8
  { 629,	4,	1,	240,	4,	"VCGEzv2f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #629 = VCGEzv2f32
  { 630,	4,	1,	240,	4,	"VCGEzv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #630 = VCGEzv2i32
  { 631,	4,	1,	240,	4,	"VCGEzv4f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #631 = VCGEzv4f32
  { 632,	4,	1,	240,	4,	"VCGEzv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #632 = VCGEzv4i16
  { 633,	4,	1,	240,	4,	"VCGEzv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #633 = VCGEzv4i32
  { 634,	4,	1,	240,	4,	"VCGEzv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #634 = VCGEzv8i16
  { 635,	4,	1,	240,	4,	"VCGEzv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #635 = VCGEzv8i8
  { 636,	5,	1,	4,	4,	"VCGTfd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #636 = VCGTfd
  { 637,	5,	1,	5,	4,	"VCGTfq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #637 = VCGTfq
  { 638,	5,	1,	107,	4,	"VCGTsv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #638 = VCGTsv16i8
  { 639,	5,	1,	106,	4,	"VCGTsv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #639 = VCGTsv2i32
  { 640,	5,	1,	106,	4,	"VCGTsv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #640 = VCGTsv4i16
  { 641,	5,	1,	107,	4,	"VCGTsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #641 = VCGTsv4i32
  { 642,	5,	1,	107,	4,	"VCGTsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #642 = VCGTsv8i16
  { 643,	5,	1,	106,	4,	"VCGTsv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #643 = VCGTsv8i8
  { 644,	5,	1,	107,	4,	"VCGTuv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #644 = VCGTuv16i8
  { 645,	5,	1,	106,	4,	"VCGTuv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #645 = VCGTuv2i32
  { 646,	5,	1,	106,	4,	"VCGTuv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #646 = VCGTuv4i16
  { 647,	5,	1,	107,	4,	"VCGTuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #647 = VCGTuv4i32
  { 648,	5,	1,	107,	4,	"VCGTuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #648 = VCGTuv8i16
  { 649,	5,	1,	106,	4,	"VCGTuv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #649 = VCGTuv8i8
  { 650,	4,	1,	240,	4,	"VCGTzv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #650 = VCGTzv16i8
  { 651,	4,	1,	240,	4,	"VCGTzv2f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #651 = VCGTzv2f32
  { 652,	4,	1,	240,	4,	"VCGTzv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #652 = VCGTzv2i32
  { 653,	4,	1,	240,	4,	"VCGTzv4f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #653 = VCGTzv4f32
  { 654,	4,	1,	240,	4,	"VCGTzv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #654 = VCGTzv4i16
  { 655,	4,	1,	240,	4,	"VCGTzv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #655 = VCGTzv4i32
  { 656,	4,	1,	240,	4,	"VCGTzv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #656 = VCGTzv8i16
  { 657,	4,	1,	240,	4,	"VCGTzv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #657 = VCGTzv8i8
  { 658,	4,	1,	240,	4,	"VCLEzv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #658 = VCLEzv16i8
  { 659,	4,	1,	240,	4,	"VCLEzv2f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #659 = VCLEzv2f32
  { 660,	4,	1,	240,	4,	"VCLEzv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #660 = VCLEzv2i32
  { 661,	4,	1,	240,	4,	"VCLEzv4f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #661 = VCLEzv4f32
  { 662,	4,	1,	240,	4,	"VCLEzv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #662 = VCLEzv4i16
  { 663,	4,	1,	240,	4,	"VCLEzv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #663 = VCLEzv4i32
  { 664,	4,	1,	240,	4,	"VCLEzv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #664 = VCLEzv8i16
  { 665,	4,	1,	240,	4,	"VCLEzv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #665 = VCLEzv8i8
  { 666,	4,	1,	11,	4,	"VCLSv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #666 = VCLSv16i8
  { 667,	4,	1,	10,	4,	"VCLSv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #667 = VCLSv2i32
  { 668,	4,	1,	10,	4,	"VCLSv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #668 = VCLSv4i16
  { 669,	4,	1,	11,	4,	"VCLSv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #669 = VCLSv4i32
  { 670,	4,	1,	11,	4,	"VCLSv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #670 = VCLSv8i16
  { 671,	4,	1,	10,	4,	"VCLSv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #671 = VCLSv8i8
  { 672,	4,	1,	240,	4,	"VCLTzv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #672 = VCLTzv16i8
  { 673,	4,	1,	240,	4,	"VCLTzv2f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #673 = VCLTzv2f32
  { 674,	4,	1,	240,	4,	"VCLTzv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #674 = VCLTzv2i32
  { 675,	4,	1,	240,	4,	"VCLTzv4f32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #675 = VCLTzv4f32
  { 676,	4,	1,	240,	4,	"VCLTzv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #676 = VCLTzv4i16
  { 677,	4,	1,	240,	4,	"VCLTzv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #677 = VCLTzv4i32
  { 678,	4,	1,	240,	4,	"VCLTzv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #678 = VCLTzv8i16
  { 679,	4,	1,	240,	4,	"VCLTzv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #679 = VCLTzv8i8
  { 680,	4,	1,	11,	4,	"VCLZv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #680 = VCLZv16i8
  { 681,	4,	1,	10,	4,	"VCLZv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #681 = VCLZv2i32
  { 682,	4,	1,	10,	4,	"VCLZv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #682 = VCLZv4i16
  { 683,	4,	1,	11,	4,	"VCLZv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #683 = VCLZv4i32
  { 684,	4,	1,	11,	4,	"VCLZv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #684 = VCLZv8i16
  { 685,	4,	1,	10,	4,	"VCLZv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #685 = VCLZv8i8
  { 686,	4,	0,	125,	4,	"VCMPD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, ImplicitList6, OperandInfo122 },  // Inst #686 = VCMPD
  { 687,	4,	0,	125,	4,	"VCMPED", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, ImplicitList6, OperandInfo122 },  // Inst #687 = VCMPED
  { 688,	4,	0,	124,	4,	"VCMPES", 0|(1<<MCID::Predicable), 0x28780ULL, NULL, ImplicitList6, OperandInfo123 },  // Inst #688 = VCMPES
  { 689,	3,	0,	125,	4,	"VCMPEZD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, ImplicitList6, OperandInfo130 },  // Inst #689 = VCMPEZD
  { 690,	3,	0,	124,	4,	"VCMPEZS", 0|(1<<MCID::Predicable), 0x28780ULL, NULL, ImplicitList6, OperandInfo131 },  // Inst #690 = VCMPEZS
  { 691,	4,	0,	124,	4,	"VCMPS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28780ULL, NULL, ImplicitList6, OperandInfo123 },  // Inst #691 = VCMPS
  { 692,	3,	0,	125,	4,	"VCMPZD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, ImplicitList6, OperandInfo130 },  // Inst #692 = VCMPZD
  { 693,	3,	0,	124,	4,	"VCMPZS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28780ULL, NULL, ImplicitList6, OperandInfo131 },  // Inst #693 = VCMPZS
  { 694,	4,	1,	10,	4,	"VCNTd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #694 = VCNTd
  { 695,	4,	1,	11,	4,	"VCNTq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #695 = VCNTq
  { 696,	4,	1,	128,	4,	"VCVTBHS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #696 = VCVTBHS
  { 697,	4,	1,	132,	4,	"VCVTBSH", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #697 = VCVTBSH
  { 698,	4,	1,	127,	4,	"VCVTDS", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo132 },  // Inst #698 = VCVTDS
  { 699,	4,	1,	131,	4,	"VCVTSD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo133 },  // Inst #699 = VCVTSD
  { 700,	4,	1,	128,	4,	"VCVTTHS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #700 = VCVTTHS
  { 701,	4,	1,	132,	4,	"VCVTTSH", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #701 = VCVTTSH
  { 702,	4,	1,	119,	4,	"VCVTf2h", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #702 = VCVTf2h
  { 703,	4,	1,	118,	4,	"VCVTf2sd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #703 = VCVTf2sd
  { 704,	4,	1,	119,	4,	"VCVTf2sq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #704 = VCVTf2sq
  { 705,	4,	1,	118,	4,	"VCVTf2ud", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #705 = VCVTf2ud
  { 706,	4,	1,	119,	4,	"VCVTf2uq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #706 = VCVTf2uq
  { 707,	5,	1,	118,	4,	"VCVTf2xsd", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo135 },  // Inst #707 = VCVTf2xsd
  { 708,	5,	1,	119,	4,	"VCVTf2xsq", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo136 },  // Inst #708 = VCVTf2xsq
  { 709,	5,	1,	118,	4,	"VCVTf2xud", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo135 },  // Inst #709 = VCVTf2xud
  { 710,	5,	1,	119,	4,	"VCVTf2xuq", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo136 },  // Inst #710 = VCVTf2xuq
  { 711,	4,	1,	119,	4,	"VCVTh2f", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #711 = VCVTh2f
  { 712,	4,	1,	118,	4,	"VCVTs2fd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #712 = VCVTs2fd
  { 713,	4,	1,	119,	4,	"VCVTs2fq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #713 = VCVTs2fq
  { 714,	4,	1,	118,	4,	"VCVTu2fd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #714 = VCVTu2fd
  { 715,	4,	1,	119,	4,	"VCVTu2fq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #715 = VCVTu2fq
  { 716,	5,	1,	118,	4,	"VCVTxs2fd", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo135 },  // Inst #716 = VCVTxs2fd
  { 717,	5,	1,	119,	4,	"VCVTxs2fq", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo136 },  // Inst #717 = VCVTxs2fq
  { 718,	5,	1,	118,	4,	"VCVTxu2fd", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo135 },  // Inst #718 = VCVTxu2fd
  { 719,	5,	1,	119,	4,	"VCVTxu2fq", 0|(1<<MCID::Predicable), 0x11080ULL, NULL, NULL, OperandInfo136 },  // Inst #719 = VCVTxu2fq
  { 720,	5,	1,	135,	4,	"VDIVD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo120 },  // Inst #720 = VDIVD
  { 721,	5,	1,	134,	4,	"VDIVS", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo126 },  // Inst #721 = VDIVS
  { 722,	4,	1,	58,	4,	"VDUP16d", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo138 },  // Inst #722 = VDUP16d
  { 723,	4,	1,	58,	4,	"VDUP16q", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo139 },  // Inst #723 = VDUP16q
  { 724,	4,	1,	58,	4,	"VDUP32d", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo138 },  // Inst #724 = VDUP32d
  { 725,	4,	1,	58,	4,	"VDUP32q", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo139 },  // Inst #725 = VDUP32q
  { 726,	4,	1,	58,	4,	"VDUP8d", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo138 },  // Inst #726 = VDUP8d
  { 727,	4,	1,	58,	4,	"VDUP8q", 0|(1<<MCID::Predicable), 0x10e80ULL, NULL, NULL, OperandInfo139 },  // Inst #727 = VDUP8q
  { 728,	5,	1,	55,	4,	"VDUPLN16d", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo135 },  // Inst #728 = VDUPLN16d
  { 729,	5,	1,	62,	4,	"VDUPLN16q", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo140 },  // Inst #729 = VDUPLN16q
  { 730,	5,	1,	55,	4,	"VDUPLN32d", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo135 },  // Inst #730 = VDUPLN32d
  { 731,	5,	1,	62,	4,	"VDUPLN32q", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo140 },  // Inst #731 = VDUPLN32q
  { 732,	5,	1,	55,	4,	"VDUPLN8d", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo135 },  // Inst #732 = VDUPLN8d
  { 733,	5,	1,	62,	4,	"VDUPLN8q", 0|(1<<MCID::Predicable), 0x11100ULL, NULL, NULL, OperandInfo140 },  // Inst #733 = VDUPLN8q
  { 734,	4,	1,	55,	4,	"VDUPfdf", 0|(1<<MCID::Predicable), 0x10000ULL, NULL, NULL, OperandInfo132 },  // Inst #734 = VDUPfdf
  { 735,	4,	1,	55,	4,	"VDUPfqf", 0|(1<<MCID::Predicable), 0x10000ULL, NULL, NULL, OperandInfo141 },  // Inst #735 = VDUPfqf
  { 736,	5,	1,	8,	4,	"VEORd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #736 = VEORd
  { 737,	5,	1,	9,	4,	"VEORq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #737 = VEORq
  { 738,	6,	1,	12,	4,	"VEXTd16", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo142 },  // Inst #738 = VEXTd16
  { 739,	6,	1,	12,	4,	"VEXTd32", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo142 },  // Inst #739 = VEXTd32
  { 740,	6,	1,	12,	4,	"VEXTd8", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo142 },  // Inst #740 = VEXTd8
  { 741,	6,	1,	13,	4,	"VEXTq16", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo143 },  // Inst #741 = VEXTq16
  { 742,	6,	1,	13,	4,	"VEXTq32", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo143 },  // Inst #742 = VEXTq32
  { 743,	6,	1,	13,	4,	"VEXTq8", 0|(1<<MCID::Predicable), 0x11380ULL, NULL, NULL, OperandInfo143 },  // Inst #743 = VEXTq8
  { 744,	5,	1,	63,	4,	"VGETLNi32", 0|(1<<MCID::Predicable), 0x10d80ULL, NULL, NULL, OperandInfo144 },  // Inst #744 = VGETLNi32
  { 745,	5,	1,	63,	4,	"VGETLNs16", 0|(1<<MCID::Predicable), 0x10d80ULL, NULL, NULL, OperandInfo144 },  // Inst #745 = VGETLNs16
  { 746,	5,	1,	63,	4,	"VGETLNs8", 0|(1<<MCID::Predicable), 0x10d80ULL, NULL, NULL, OperandInfo144 },  // Inst #746 = VGETLNs8
  { 747,	5,	1,	63,	4,	"VGETLNu16", 0|(1<<MCID::Predicable), 0x10d80ULL, NULL, NULL, OperandInfo144 },  // Inst #747 = VGETLNu16
  { 748,	5,	1,	63,	4,	"VGETLNu8", 0|(1<<MCID::Predicable), 0x10d80ULL, NULL, NULL, OperandInfo144 },  // Inst #748 = VGETLNu8
  { 749,	5,	1,	7,	4,	"VHADDsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #749 = VHADDsv16i8
  { 750,	5,	1,	6,	4,	"VHADDsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #750 = VHADDsv2i32
  { 751,	5,	1,	6,	4,	"VHADDsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #751 = VHADDsv4i16
  { 752,	5,	1,	7,	4,	"VHADDsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #752 = VHADDsv4i32
  { 753,	5,	1,	7,	4,	"VHADDsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #753 = VHADDsv8i16
  { 754,	5,	1,	6,	4,	"VHADDsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #754 = VHADDsv8i8
  { 755,	5,	1,	7,	4,	"VHADDuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #755 = VHADDuv16i8
  { 756,	5,	1,	6,	4,	"VHADDuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #756 = VHADDuv2i32
  { 757,	5,	1,	6,	4,	"VHADDuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #757 = VHADDuv4i16
  { 758,	5,	1,	7,	4,	"VHADDuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #758 = VHADDuv4i32
  { 759,	5,	1,	7,	4,	"VHADDuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #759 = VHADDuv8i16
  { 760,	5,	1,	6,	4,	"VHADDuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #760 = VHADDuv8i8
  { 761,	5,	1,	107,	4,	"VHSUBsv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #761 = VHSUBsv16i8
  { 762,	5,	1,	106,	4,	"VHSUBsv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #762 = VHSUBsv2i32
  { 763,	5,	1,	106,	4,	"VHSUBsv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #763 = VHSUBsv4i16
  { 764,	5,	1,	107,	4,	"VHSUBsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #764 = VHSUBsv4i32
  { 765,	5,	1,	107,	4,	"VHSUBsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #765 = VHSUBsv8i16
  { 766,	5,	1,	106,	4,	"VHSUBsv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #766 = VHSUBsv8i8
  { 767,	5,	1,	107,	4,	"VHSUBuv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #767 = VHSUBuv16i8
  { 768,	5,	1,	106,	4,	"VHSUBuv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #768 = VHSUBuv2i32
  { 769,	5,	1,	106,	4,	"VHSUBuv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #769 = VHSUBuv4i16
  { 770,	5,	1,	107,	4,	"VHSUBuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #770 = VHSUBuv4i32
  { 771,	5,	1,	107,	4,	"VHSUBuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #771 = VHSUBuv8i16
  { 772,	5,	1,	106,	4,	"VHSUBuv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #772 = VHSUBuv8i8
  { 773,	5,	1,	17,	4,	"VLD1DUPd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #773 = VLD1DUPd16
  { 774,	7,	2,	18,	4,	"VLD1DUPd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #774 = VLD1DUPd16_UPD
  { 775,	5,	1,	17,	4,	"VLD1DUPd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #775 = VLD1DUPd32
  { 776,	7,	2,	18,	4,	"VLD1DUPd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #776 = VLD1DUPd32_UPD
  { 777,	5,	1,	17,	4,	"VLD1DUPd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #777 = VLD1DUPd8
  { 778,	7,	2,	18,	4,	"VLD1DUPd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #778 = VLD1DUPd8_UPD
  { 779,	6,	2,	17,	4,	"VLD1DUPq16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #779 = VLD1DUPq16
  { 780,	5,	1,	17,	4,	"VLD1DUPq16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #780 = VLD1DUPq16Pseudo
  { 781,	7,	2,	18,	4,	"VLD1DUPq16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #781 = VLD1DUPq16Pseudo_UPD
  { 782,	8,	3,	18,	4,	"VLD1DUPq16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #782 = VLD1DUPq16_UPD
  { 783,	6,	2,	17,	4,	"VLD1DUPq32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #783 = VLD1DUPq32
  { 784,	5,	1,	17,	4,	"VLD1DUPq32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #784 = VLD1DUPq32Pseudo
  { 785,	7,	2,	18,	4,	"VLD1DUPq32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #785 = VLD1DUPq32Pseudo_UPD
  { 786,	8,	3,	18,	4,	"VLD1DUPq32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #786 = VLD1DUPq32_UPD
  { 787,	6,	2,	17,	4,	"VLD1DUPq8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #787 = VLD1DUPq8
  { 788,	5,	1,	17,	4,	"VLD1DUPq8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #788 = VLD1DUPq8Pseudo
  { 789,	7,	2,	18,	4,	"VLD1DUPq8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #789 = VLD1DUPq8Pseudo_UPD
  { 790,	8,	3,	18,	4,	"VLD1DUPq8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #790 = VLD1DUPq8_UPD
  { 791,	7,	1,	19,	4,	"VLD1LNd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo151 },  // Inst #791 = VLD1LNd16
  { 792,	9,	2,	20,	4,	"VLD1LNd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo152 },  // Inst #792 = VLD1LNd16_UPD
  { 793,	7,	1,	19,	4,	"VLD1LNd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo151 },  // Inst #793 = VLD1LNd32
  { 794,	9,	2,	20,	4,	"VLD1LNd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo152 },  // Inst #794 = VLD1LNd32_UPD
  { 795,	7,	1,	19,	4,	"VLD1LNd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo151 },  // Inst #795 = VLD1LNd8
  { 796,	9,	2,	20,	4,	"VLD1LNd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo152 },  // Inst #796 = VLD1LNd8_UPD
  { 797,	7,	1,	19,	4,	"VLD1LNq16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #797 = VLD1LNq16Pseudo
  { 798,	9,	2,	20,	4,	"VLD1LNq16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #798 = VLD1LNq16Pseudo_UPD
  { 799,	7,	1,	19,	4,	"VLD1LNq32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #799 = VLD1LNq32Pseudo
  { 800,	9,	2,	20,	4,	"VLD1LNq32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #800 = VLD1LNq32Pseudo_UPD
  { 801,	7,	1,	19,	4,	"VLD1LNq8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #801 = VLD1LNq8Pseudo
  { 802,	9,	2,	20,	4,	"VLD1LNq8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #802 = VLD1LNq8Pseudo_UPD
  { 803,	5,	1,	16,	4,	"VLD1d16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #803 = VLD1d16
  { 804,	8,	4,	26,	4,	"VLD1d16Q", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #804 = VLD1d16Q
  { 805,	10,	5,	27,	4,	"VLD1d16Q_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #805 = VLD1d16Q_UPD
  { 806,	7,	3,	24,	4,	"VLD1d16T", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #806 = VLD1d16T
  { 807,	9,	4,	25,	4,	"VLD1d16T_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #807 = VLD1d16T_UPD
  { 808,	7,	2,	21,	4,	"VLD1d16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #808 = VLD1d16_UPD
  { 809,	5,	1,	16,	4,	"VLD1d32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #809 = VLD1d32
  { 810,	8,	4,	26,	4,	"VLD1d32Q", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #810 = VLD1d32Q
  { 811,	10,	5,	27,	4,	"VLD1d32Q_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #811 = VLD1d32Q_UPD
  { 812,	7,	3,	24,	4,	"VLD1d32T", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #812 = VLD1d32T
  { 813,	9,	4,	25,	4,	"VLD1d32T_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #813 = VLD1d32T_UPD
  { 814,	7,	2,	21,	4,	"VLD1d32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #814 = VLD1d32_UPD
  { 815,	5,	1,	16,	4,	"VLD1d64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #815 = VLD1d64
  { 816,	8,	4,	26,	4,	"VLD1d64Q", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #816 = VLD1d64Q
  { 817,	5,	1,	26,	4,	"VLD1d64QPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #817 = VLD1d64QPseudo
  { 818,	7,	2,	27,	4,	"VLD1d64QPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #818 = VLD1d64QPseudo_UPD
  { 819,	10,	5,	27,	4,	"VLD1d64Q_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #819 = VLD1d64Q_UPD
  { 820,	7,	3,	24,	4,	"VLD1d64T", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #820 = VLD1d64T
  { 821,	5,	1,	24,	4,	"VLD1d64TPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #821 = VLD1d64TPseudo
  { 822,	7,	2,	25,	4,	"VLD1d64TPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #822 = VLD1d64TPseudo_UPD
  { 823,	9,	4,	25,	4,	"VLD1d64T_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #823 = VLD1d64T_UPD
  { 824,	7,	2,	21,	4,	"VLD1d64_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #824 = VLD1d64_UPD
  { 825,	5,	1,	16,	4,	"VLD1d8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo145 },  // Inst #825 = VLD1d8
  { 826,	8,	4,	26,	4,	"VLD1d8Q", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #826 = VLD1d8Q
  { 827,	10,	5,	27,	4,	"VLD1d8Q_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #827 = VLD1d8Q_UPD
  { 828,	7,	3,	24,	4,	"VLD1d8T", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #828 = VLD1d8T
  { 829,	9,	4,	25,	4,	"VLD1d8T_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #829 = VLD1d8T_UPD
  { 830,	7,	2,	21,	4,	"VLD1d8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo146 },  // Inst #830 = VLD1d8_UPD
  { 831,	6,	2,	22,	4,	"VLD1q16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #831 = VLD1q16
  { 832,	5,	1,	22,	4,	"VLD1q16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #832 = VLD1q16Pseudo
  { 833,	7,	2,	23,	4,	"VLD1q16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #833 = VLD1q16Pseudo_UPD
  { 834,	8,	3,	23,	4,	"VLD1q16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #834 = VLD1q16_UPD
  { 835,	6,	2,	22,	4,	"VLD1q32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #835 = VLD1q32
  { 836,	5,	1,	22,	4,	"VLD1q32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #836 = VLD1q32Pseudo
  { 837,	7,	2,	23,	4,	"VLD1q32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #837 = VLD1q32Pseudo_UPD
  { 838,	8,	3,	23,	4,	"VLD1q32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #838 = VLD1q32_UPD
  { 839,	6,	2,	22,	4,	"VLD1q64", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #839 = VLD1q64
  { 840,	5,	1,	22,	4,	"VLD1q64Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #840 = VLD1q64Pseudo
  { 841,	7,	2,	23,	4,	"VLD1q64Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #841 = VLD1q64Pseudo_UPD
  { 842,	8,	3,	23,	4,	"VLD1q64_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #842 = VLD1q64_UPD
  { 843,	6,	2,	22,	4,	"VLD1q8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #843 = VLD1q8
  { 844,	5,	1,	22,	4,	"VLD1q8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #844 = VLD1q8Pseudo
  { 845,	7,	2,	23,	4,	"VLD1q8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #845 = VLD1q8Pseudo_UPD
  { 846,	8,	3,	23,	4,	"VLD1q8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #846 = VLD1q8_UPD
  { 847,	6,	2,	29,	4,	"VLD2DUPd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #847 = VLD2DUPd16
  { 848,	5,	1,	29,	4,	"VLD2DUPd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #848 = VLD2DUPd16Pseudo
  { 849,	7,	2,	30,	4,	"VLD2DUPd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #849 = VLD2DUPd16Pseudo_UPD
  { 850,	8,	3,	30,	4,	"VLD2DUPd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #850 = VLD2DUPd16_UPD
  { 851,	6,	2,	29,	4,	"VLD2DUPd16x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #851 = VLD2DUPd16x2
  { 852,	8,	3,	30,	4,	"VLD2DUPd16x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #852 = VLD2DUPd16x2_UPD
  { 853,	6,	2,	29,	4,	"VLD2DUPd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #853 = VLD2DUPd32
  { 854,	5,	1,	29,	4,	"VLD2DUPd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #854 = VLD2DUPd32Pseudo
  { 855,	7,	2,	30,	4,	"VLD2DUPd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #855 = VLD2DUPd32Pseudo_UPD
  { 856,	8,	3,	30,	4,	"VLD2DUPd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #856 = VLD2DUPd32_UPD
  { 857,	6,	2,	29,	4,	"VLD2DUPd32x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #857 = VLD2DUPd32x2
  { 858,	8,	3,	30,	4,	"VLD2DUPd32x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #858 = VLD2DUPd32x2_UPD
  { 859,	6,	2,	29,	4,	"VLD2DUPd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #859 = VLD2DUPd8
  { 860,	5,	1,	29,	4,	"VLD2DUPd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #860 = VLD2DUPd8Pseudo
  { 861,	7,	2,	30,	4,	"VLD2DUPd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #861 = VLD2DUPd8Pseudo_UPD
  { 862,	8,	3,	30,	4,	"VLD2DUPd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #862 = VLD2DUPd8_UPD
  { 863,	6,	2,	29,	4,	"VLD2DUPd8x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #863 = VLD2DUPd8x2
  { 864,	8,	3,	30,	4,	"VLD2DUPd8x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #864 = VLD2DUPd8x2_UPD
  { 865,	9,	2,	31,	4,	"VLD2LNd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo161 },  // Inst #865 = VLD2LNd16
  { 866,	7,	1,	31,	4,	"VLD2LNd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #866 = VLD2LNd16Pseudo
  { 867,	9,	2,	32,	4,	"VLD2LNd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #867 = VLD2LNd16Pseudo_UPD
  { 868,	11,	3,	32,	4,	"VLD2LNd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo162 },  // Inst #868 = VLD2LNd16_UPD
  { 869,	9,	2,	31,	4,	"VLD2LNd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo161 },  // Inst #869 = VLD2LNd32
  { 870,	7,	1,	31,	4,	"VLD2LNd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #870 = VLD2LNd32Pseudo
  { 871,	9,	2,	32,	4,	"VLD2LNd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #871 = VLD2LNd32Pseudo_UPD
  { 872,	11,	3,	32,	4,	"VLD2LNd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo162 },  // Inst #872 = VLD2LNd32_UPD
  { 873,	9,	2,	31,	4,	"VLD2LNd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo161 },  // Inst #873 = VLD2LNd8
  { 874,	7,	1,	31,	4,	"VLD2LNd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo153 },  // Inst #874 = VLD2LNd8Pseudo
  { 875,	9,	2,	32,	4,	"VLD2LNd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo154 },  // Inst #875 = VLD2LNd8Pseudo_UPD
  { 876,	11,	3,	32,	4,	"VLD2LNd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo162 },  // Inst #876 = VLD2LNd8_UPD
  { 877,	9,	2,	31,	4,	"VLD2LNq16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo161 },  // Inst #877 = VLD2LNq16
  { 878,	7,	1,	31,	4,	"VLD2LNq16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #878 = VLD2LNq16Pseudo
  { 879,	9,	2,	32,	4,	"VLD2LNq16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #879 = VLD2LNq16Pseudo_UPD
  { 880,	11,	3,	32,	4,	"VLD2LNq16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo162 },  // Inst #880 = VLD2LNq16_UPD
  { 881,	9,	2,	31,	4,	"VLD2LNq32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo161 },  // Inst #881 = VLD2LNq32
  { 882,	7,	1,	31,	4,	"VLD2LNq32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #882 = VLD2LNq32Pseudo
  { 883,	9,	2,	32,	4,	"VLD2LNq32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #883 = VLD2LNq32Pseudo_UPD
  { 884,	11,	3,	32,	4,	"VLD2LNq32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo162 },  // Inst #884 = VLD2LNq32_UPD
  { 885,	6,	2,	28,	4,	"VLD2b16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #885 = VLD2b16
  { 886,	8,	3,	33,	4,	"VLD2b16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #886 = VLD2b16_UPD
  { 887,	6,	2,	28,	4,	"VLD2b32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #887 = VLD2b32
  { 888,	8,	3,	33,	4,	"VLD2b32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #888 = VLD2b32_UPD
  { 889,	6,	2,	28,	4,	"VLD2b8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #889 = VLD2b8
  { 890,	8,	3,	33,	4,	"VLD2b8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #890 = VLD2b8_UPD
  { 891,	6,	2,	28,	4,	"VLD2d16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #891 = VLD2d16
  { 892,	5,	1,	28,	4,	"VLD2d16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #892 = VLD2d16Pseudo
  { 893,	7,	2,	33,	4,	"VLD2d16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #893 = VLD2d16Pseudo_UPD
  { 894,	8,	3,	33,	4,	"VLD2d16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #894 = VLD2d16_UPD
  { 895,	6,	2,	28,	4,	"VLD2d32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #895 = VLD2d32
  { 896,	5,	1,	28,	4,	"VLD2d32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #896 = VLD2d32Pseudo
  { 897,	7,	2,	33,	4,	"VLD2d32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #897 = VLD2d32Pseudo_UPD
  { 898,	8,	3,	33,	4,	"VLD2d32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #898 = VLD2d32_UPD
  { 899,	6,	2,	28,	4,	"VLD2d8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo147 },  // Inst #899 = VLD2d8
  { 900,	5,	1,	28,	4,	"VLD2d8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo148 },  // Inst #900 = VLD2d8Pseudo
  { 901,	7,	2,	33,	4,	"VLD2d8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo149 },  // Inst #901 = VLD2d8Pseudo_UPD
  { 902,	8,	3,	33,	4,	"VLD2d8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo150 },  // Inst #902 = VLD2d8_UPD
  { 903,	8,	4,	34,	4,	"VLD2q16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #903 = VLD2q16
  { 904,	5,	1,	34,	4,	"VLD2q16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #904 = VLD2q16Pseudo
  { 905,	7,	2,	35,	4,	"VLD2q16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #905 = VLD2q16Pseudo_UPD
  { 906,	10,	5,	35,	4,	"VLD2q16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #906 = VLD2q16_UPD
  { 907,	8,	4,	34,	4,	"VLD2q32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #907 = VLD2q32
  { 908,	5,	1,	34,	4,	"VLD2q32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #908 = VLD2q32Pseudo
  { 909,	7,	2,	35,	4,	"VLD2q32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #909 = VLD2q32Pseudo_UPD
  { 910,	10,	5,	35,	4,	"VLD2q32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #910 = VLD2q32_UPD
  { 911,	8,	4,	34,	4,	"VLD2q8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #911 = VLD2q8
  { 912,	5,	1,	34,	4,	"VLD2q8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #912 = VLD2q8Pseudo
  { 913,	7,	2,	35,	4,	"VLD2q8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #913 = VLD2q8Pseudo_UPD
  { 914,	10,	5,	35,	4,	"VLD2q8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #914 = VLD2q8_UPD
  { 915,	7,	3,	37,	4,	"VLD3DUPd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #915 = VLD3DUPd16
  { 916,	5,	1,	37,	4,	"VLD3DUPd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #916 = VLD3DUPd16Pseudo
  { 917,	7,	2,	38,	4,	"VLD3DUPd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #917 = VLD3DUPd16Pseudo_UPD
  { 918,	9,	4,	38,	4,	"VLD3DUPd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #918 = VLD3DUPd16_UPD
  { 919,	7,	3,	37,	4,	"VLD3DUPd16x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #919 = VLD3DUPd16x2
  { 920,	9,	4,	38,	4,	"VLD3DUPd16x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #920 = VLD3DUPd16x2_UPD
  { 921,	7,	3,	37,	4,	"VLD3DUPd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #921 = VLD3DUPd32
  { 922,	5,	1,	37,	4,	"VLD3DUPd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #922 = VLD3DUPd32Pseudo
  { 923,	7,	2,	38,	4,	"VLD3DUPd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #923 = VLD3DUPd32Pseudo_UPD
  { 924,	9,	4,	38,	4,	"VLD3DUPd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #924 = VLD3DUPd32_UPD
  { 925,	7,	3,	37,	4,	"VLD3DUPd32x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #925 = VLD3DUPd32x2
  { 926,	9,	4,	38,	4,	"VLD3DUPd32x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #926 = VLD3DUPd32x2_UPD
  { 927,	7,	3,	37,	4,	"VLD3DUPd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #927 = VLD3DUPd8
  { 928,	5,	1,	37,	4,	"VLD3DUPd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #928 = VLD3DUPd8Pseudo
  { 929,	7,	2,	38,	4,	"VLD3DUPd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #929 = VLD3DUPd8Pseudo_UPD
  { 930,	9,	4,	38,	4,	"VLD3DUPd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #930 = VLD3DUPd8_UPD
  { 931,	7,	3,	37,	4,	"VLD3DUPd8x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #931 = VLD3DUPd8x2
  { 932,	9,	4,	38,	4,	"VLD3DUPd8x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #932 = VLD3DUPd8x2_UPD
  { 933,	11,	3,	39,	4,	"VLD3LNd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo165 },  // Inst #933 = VLD3LNd16
  { 934,	7,	1,	39,	4,	"VLD3LNd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #934 = VLD3LNd16Pseudo
  { 935,	9,	2,	40,	4,	"VLD3LNd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #935 = VLD3LNd16Pseudo_UPD
  { 936,	13,	4,	40,	4,	"VLD3LNd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo166 },  // Inst #936 = VLD3LNd16_UPD
  { 937,	11,	3,	39,	4,	"VLD3LNd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo165 },  // Inst #937 = VLD3LNd32
  { 938,	7,	1,	39,	4,	"VLD3LNd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #938 = VLD3LNd32Pseudo
  { 939,	9,	2,	40,	4,	"VLD3LNd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #939 = VLD3LNd32Pseudo_UPD
  { 940,	13,	4,	40,	4,	"VLD3LNd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo166 },  // Inst #940 = VLD3LNd32_UPD
  { 941,	11,	3,	39,	4,	"VLD3LNd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo165 },  // Inst #941 = VLD3LNd8
  { 942,	7,	1,	39,	4,	"VLD3LNd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #942 = VLD3LNd8Pseudo
  { 943,	9,	2,	40,	4,	"VLD3LNd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #943 = VLD3LNd8Pseudo_UPD
  { 944,	13,	4,	40,	4,	"VLD3LNd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo166 },  // Inst #944 = VLD3LNd8_UPD
  { 945,	11,	3,	39,	4,	"VLD3LNq16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo165 },  // Inst #945 = VLD3LNq16
  { 946,	7,	1,	39,	4,	"VLD3LNq16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo167 },  // Inst #946 = VLD3LNq16Pseudo
  { 947,	9,	2,	40,	4,	"VLD3LNq16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo168 },  // Inst #947 = VLD3LNq16Pseudo_UPD
  { 948,	13,	4,	40,	4,	"VLD3LNq16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo166 },  // Inst #948 = VLD3LNq16_UPD
  { 949,	11,	3,	39,	4,	"VLD3LNq32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo165 },  // Inst #949 = VLD3LNq32
  { 950,	7,	1,	39,	4,	"VLD3LNq32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo167 },  // Inst #950 = VLD3LNq32Pseudo
  { 951,	9,	2,	40,	4,	"VLD3LNq32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo168 },  // Inst #951 = VLD3LNq32Pseudo_UPD
  { 952,	13,	4,	40,	4,	"VLD3LNq32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo166 },  // Inst #952 = VLD3LNq32_UPD
  { 953,	7,	3,	36,	4,	"VLD3d16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #953 = VLD3d16
  { 954,	5,	1,	36,	4,	"VLD3d16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #954 = VLD3d16Pseudo
  { 955,	7,	2,	41,	4,	"VLD3d16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #955 = VLD3d16Pseudo_UPD
  { 956,	9,	4,	41,	4,	"VLD3d16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #956 = VLD3d16_UPD
  { 957,	7,	3,	36,	4,	"VLD3d32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #957 = VLD3d32
  { 958,	5,	1,	36,	4,	"VLD3d32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #958 = VLD3d32Pseudo
  { 959,	7,	2,	41,	4,	"VLD3d32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #959 = VLD3d32Pseudo_UPD
  { 960,	9,	4,	41,	4,	"VLD3d32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #960 = VLD3d32_UPD
  { 961,	7,	3,	36,	4,	"VLD3d8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #961 = VLD3d8
  { 962,	5,	1,	36,	4,	"VLD3d8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #962 = VLD3d8Pseudo
  { 963,	7,	2,	41,	4,	"VLD3d8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #963 = VLD3d8Pseudo_UPD
  { 964,	9,	4,	41,	4,	"VLD3d8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #964 = VLD3d8_UPD
  { 965,	7,	3,	36,	4,	"VLD3q16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #965 = VLD3q16
  { 966,	8,	2,	41,	4,	"VLD3q16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #966 = VLD3q16Pseudo_UPD
  { 967,	9,	4,	41,	4,	"VLD3q16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #967 = VLD3q16_UPD
  { 968,	6,	1,	36,	4,	"VLD3q16oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #968 = VLD3q16oddPseudo
  { 969,	8,	2,	41,	4,	"VLD3q16oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #969 = VLD3q16oddPseudo_UPD
  { 970,	7,	3,	36,	4,	"VLD3q32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #970 = VLD3q32
  { 971,	8,	2,	41,	4,	"VLD3q32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #971 = VLD3q32Pseudo_UPD
  { 972,	9,	4,	41,	4,	"VLD3q32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #972 = VLD3q32_UPD
  { 973,	6,	1,	36,	4,	"VLD3q32oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #973 = VLD3q32oddPseudo
  { 974,	8,	2,	41,	4,	"VLD3q32oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #974 = VLD3q32oddPseudo_UPD
  { 975,	7,	3,	36,	4,	"VLD3q8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo157 },  // Inst #975 = VLD3q8
  { 976,	8,	2,	41,	4,	"VLD3q8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #976 = VLD3q8Pseudo_UPD
  { 977,	9,	4,	41,	4,	"VLD3q8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo158 },  // Inst #977 = VLD3q8_UPD
  { 978,	6,	1,	36,	4,	"VLD3q8oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #978 = VLD3q8oddPseudo
  { 979,	8,	2,	41,	4,	"VLD3q8oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #979 = VLD3q8oddPseudo_UPD
  { 980,	8,	4,	43,	4,	"VLD4DUPd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #980 = VLD4DUPd16
  { 981,	5,	1,	43,	4,	"VLD4DUPd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #981 = VLD4DUPd16Pseudo
  { 982,	7,	2,	44,	4,	"VLD4DUPd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #982 = VLD4DUPd16Pseudo_UPD
  { 983,	10,	5,	44,	4,	"VLD4DUPd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #983 = VLD4DUPd16_UPD
  { 984,	8,	4,	43,	4,	"VLD4DUPd16x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #984 = VLD4DUPd16x2
  { 985,	10,	5,	44,	4,	"VLD4DUPd16x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #985 = VLD4DUPd16x2_UPD
  { 986,	8,	4,	43,	4,	"VLD4DUPd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #986 = VLD4DUPd32
  { 987,	5,	1,	43,	4,	"VLD4DUPd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #987 = VLD4DUPd32Pseudo
  { 988,	7,	2,	44,	4,	"VLD4DUPd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #988 = VLD4DUPd32Pseudo_UPD
  { 989,	10,	5,	44,	4,	"VLD4DUPd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #989 = VLD4DUPd32_UPD
  { 990,	8,	4,	43,	4,	"VLD4DUPd32x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #990 = VLD4DUPd32x2
  { 991,	10,	5,	44,	4,	"VLD4DUPd32x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #991 = VLD4DUPd32x2_UPD
  { 992,	8,	4,	43,	4,	"VLD4DUPd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #992 = VLD4DUPd8
  { 993,	5,	1,	43,	4,	"VLD4DUPd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #993 = VLD4DUPd8Pseudo
  { 994,	7,	2,	44,	4,	"VLD4DUPd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #994 = VLD4DUPd8Pseudo_UPD
  { 995,	10,	5,	44,	4,	"VLD4DUPd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #995 = VLD4DUPd8_UPD
  { 996,	8,	4,	43,	4,	"VLD4DUPd8x2", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #996 = VLD4DUPd8x2
  { 997,	10,	5,	44,	4,	"VLD4DUPd8x2_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #997 = VLD4DUPd8x2_UPD
  { 998,	13,	4,	45,	4,	"VLD4LNd16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo171 },  // Inst #998 = VLD4LNd16
  { 999,	7,	1,	45,	4,	"VLD4LNd16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #999 = VLD4LNd16Pseudo
  { 1000,	9,	2,	46,	4,	"VLD4LNd16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #1000 = VLD4LNd16Pseudo_UPD
  { 1001,	15,	5,	46,	4,	"VLD4LNd16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo172 },  // Inst #1001 = VLD4LNd16_UPD
  { 1002,	13,	4,	45,	4,	"VLD4LNd32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo171 },  // Inst #1002 = VLD4LNd32
  { 1003,	7,	1,	45,	4,	"VLD4LNd32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #1003 = VLD4LNd32Pseudo
  { 1004,	9,	2,	46,	4,	"VLD4LNd32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #1004 = VLD4LNd32Pseudo_UPD
  { 1005,	15,	5,	46,	4,	"VLD4LNd32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo172 },  // Inst #1005 = VLD4LNd32_UPD
  { 1006,	13,	4,	45,	4,	"VLD4LNd8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo171 },  // Inst #1006 = VLD4LNd8
  { 1007,	7,	1,	45,	4,	"VLD4LNd8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo163 },  // Inst #1007 = VLD4LNd8Pseudo
  { 1008,	9,	2,	46,	4,	"VLD4LNd8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo164 },  // Inst #1008 = VLD4LNd8Pseudo_UPD
  { 1009,	15,	5,	46,	4,	"VLD4LNd8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo172 },  // Inst #1009 = VLD4LNd8_UPD
  { 1010,	13,	4,	45,	4,	"VLD4LNq16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo171 },  // Inst #1010 = VLD4LNq16
  { 1011,	7,	1,	45,	4,	"VLD4LNq16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo167 },  // Inst #1011 = VLD4LNq16Pseudo
  { 1012,	9,	2,	46,	4,	"VLD4LNq16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo168 },  // Inst #1012 = VLD4LNq16Pseudo_UPD
  { 1013,	15,	5,	46,	4,	"VLD4LNq16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo172 },  // Inst #1013 = VLD4LNq16_UPD
  { 1014,	13,	4,	45,	4,	"VLD4LNq32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo171 },  // Inst #1014 = VLD4LNq32
  { 1015,	7,	1,	45,	4,	"VLD4LNq32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo167 },  // Inst #1015 = VLD4LNq32Pseudo
  { 1016,	9,	2,	46,	4,	"VLD4LNq32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo168 },  // Inst #1016 = VLD4LNq32Pseudo_UPD
  { 1017,	15,	5,	46,	4,	"VLD4LNq32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo172 },  // Inst #1017 = VLD4LNq32_UPD
  { 1018,	8,	4,	42,	4,	"VLD4d16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1018 = VLD4d16
  { 1019,	5,	1,	42,	4,	"VLD4d16Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #1019 = VLD4d16Pseudo
  { 1020,	7,	2,	47,	4,	"VLD4d16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #1020 = VLD4d16Pseudo_UPD
  { 1021,	10,	5,	47,	4,	"VLD4d16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1021 = VLD4d16_UPD
  { 1022,	8,	4,	42,	4,	"VLD4d32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1022 = VLD4d32
  { 1023,	5,	1,	42,	4,	"VLD4d32Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #1023 = VLD4d32Pseudo
  { 1024,	7,	2,	47,	4,	"VLD4d32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #1024 = VLD4d32Pseudo_UPD
  { 1025,	10,	5,	47,	4,	"VLD4d32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1025 = VLD4d32_UPD
  { 1026,	8,	4,	42,	4,	"VLD4d8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1026 = VLD4d8
  { 1027,	5,	1,	42,	4,	"VLD4d8Pseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo159 },  // Inst #1027 = VLD4d8Pseudo
  { 1028,	7,	2,	47,	4,	"VLD4d8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo160 },  // Inst #1028 = VLD4d8Pseudo_UPD
  { 1029,	10,	5,	47,	4,	"VLD4d8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1029 = VLD4d8_UPD
  { 1030,	8,	4,	42,	4,	"VLD4q16", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1030 = VLD4q16
  { 1031,	8,	2,	47,	4,	"VLD4q16Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1031 = VLD4q16Pseudo_UPD
  { 1032,	10,	5,	47,	4,	"VLD4q16_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1032 = VLD4q16_UPD
  { 1033,	6,	1,	42,	4,	"VLD4q16oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #1033 = VLD4q16oddPseudo
  { 1034,	8,	2,	47,	4,	"VLD4q16oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1034 = VLD4q16oddPseudo_UPD
  { 1035,	8,	4,	42,	4,	"VLD4q32", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1035 = VLD4q32
  { 1036,	8,	2,	47,	4,	"VLD4q32Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1036 = VLD4q32Pseudo_UPD
  { 1037,	10,	5,	47,	4,	"VLD4q32_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1037 = VLD4q32_UPD
  { 1038,	6,	1,	42,	4,	"VLD4q32oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #1038 = VLD4q32oddPseudo
  { 1039,	8,	2,	47,	4,	"VLD4q32oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1039 = VLD4q32oddPseudo_UPD
  { 1040,	8,	4,	42,	4,	"VLD4q8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo155 },  // Inst #1040 = VLD4q8
  { 1041,	8,	2,	47,	4,	"VLD4q8Pseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1041 = VLD4q8Pseudo_UPD
  { 1042,	10,	5,	47,	4,	"VLD4q8_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo156 },  // Inst #1042 = VLD4q8_UPD
  { 1043,	6,	1,	42,	4,	"VLD4q8oddPseudo", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo170 },  // Inst #1043 = VLD4q8oddPseudo
  { 1044,	8,	2,	47,	4,	"VLD4q8oddPseudo_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo169 },  // Inst #1044 = VLD4q8oddPseudo_UPD
  { 1045,	5,	1,	139,	4,	"VLDMDDB_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x8be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1045 = VLDMDDB_UPD
  { 1046,	4,	0,	138,	4,	"VLDMDIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x8b84ULL, NULL, NULL, OperandInfo54 },  // Inst #1046 = VLDMDIA
  { 1047,	5,	1,	139,	4,	"VLDMDIA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x8be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1047 = VLDMDIA_UPD
  { 1048,	4,	1,	138,	4,	"VLDMQIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0x18004ULL, NULL, NULL, OperandInfo139 },  // Inst #1048 = VLDMQIA
  { 1049,	5,	1,	139,	4,	"VLDMSDB_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x18be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1049 = VLDMSDB_UPD
  { 1050,	4,	0,	138,	4,	"VLDMSIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x18b84ULL, NULL, NULL, OperandInfo54 },  // Inst #1050 = VLDMSIA
  { 1051,	5,	1,	139,	4,	"VLDMSIA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x18be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1051 = VLDMSIA_UPD
  { 1052,	5,	1,	137,	4,	"VLDRD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x18b05ULL, NULL, NULL, OperandInfo145 },  // Inst #1052 = VLDRD
  { 1053,	5,	1,	136,	4,	"VLDRS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x18b05ULL, NULL, NULL, OperandInfo173 },  // Inst #1053 = VLDRS
  { 1054,	5,	1,	4,	4,	"VMAXfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1054 = VMAXfd
  { 1055,	5,	1,	5,	4,	"VMAXfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1055 = VMAXfq
  { 1056,	5,	1,	107,	4,	"VMAXsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1056 = VMAXsv16i8
  { 1057,	5,	1,	106,	4,	"VMAXsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1057 = VMAXsv2i32
  { 1058,	5,	1,	106,	4,	"VMAXsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1058 = VMAXsv4i16
  { 1059,	5,	1,	107,	4,	"VMAXsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1059 = VMAXsv4i32
  { 1060,	5,	1,	107,	4,	"VMAXsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1060 = VMAXsv8i16
  { 1061,	5,	1,	106,	4,	"VMAXsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1061 = VMAXsv8i8
  { 1062,	5,	1,	107,	4,	"VMAXuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1062 = VMAXuv16i8
  { 1063,	5,	1,	106,	4,	"VMAXuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1063 = VMAXuv2i32
  { 1064,	5,	1,	106,	4,	"VMAXuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1064 = VMAXuv4i16
  { 1065,	5,	1,	107,	4,	"VMAXuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1065 = VMAXuv4i32
  { 1066,	5,	1,	107,	4,	"VMAXuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1066 = VMAXuv8i16
  { 1067,	5,	1,	106,	4,	"VMAXuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1067 = VMAXuv8i8
  { 1068,	5,	1,	4,	4,	"VMINfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1068 = VMINfd
  { 1069,	5,	1,	5,	4,	"VMINfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1069 = VMINfq
  { 1070,	5,	1,	107,	4,	"VMINsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1070 = VMINsv16i8
  { 1071,	5,	1,	106,	4,	"VMINsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1071 = VMINsv2i32
  { 1072,	5,	1,	106,	4,	"VMINsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1072 = VMINsv4i16
  { 1073,	5,	1,	107,	4,	"VMINsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1073 = VMINsv4i32
  { 1074,	5,	1,	107,	4,	"VMINsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1074 = VMINsv8i16
  { 1075,	5,	1,	106,	4,	"VMINsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1075 = VMINsv8i8
  { 1076,	5,	1,	107,	4,	"VMINuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1076 = VMINuv16i8
  { 1077,	5,	1,	106,	4,	"VMINuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1077 = VMINuv2i32
  { 1078,	5,	1,	106,	4,	"VMINuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1078 = VMINuv4i16
  { 1079,	5,	1,	107,	4,	"VMINuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1079 = VMINuv4i32
  { 1080,	5,	1,	107,	4,	"VMINuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1080 = VMINuv8i16
  { 1081,	5,	1,	106,	4,	"VMINuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1081 = VMINuv8i8
  { 1082,	6,	1,	141,	4,	"VMLAD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo118 },  // Inst #1082 = VMLAD
  { 1083,	7,	1,	52,	4,	"VMLALslsv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1083 = VMLALslsv2i32
  { 1084,	7,	1,	50,	4,	"VMLALslsv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1084 = VMLALslsv4i16
  { 1085,	7,	1,	52,	4,	"VMLALsluv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1085 = VMLALsluv2i32
  { 1086,	7,	1,	50,	4,	"VMLALsluv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1086 = VMLALsluv4i16
  { 1087,	6,	1,	52,	4,	"VMLALsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1087 = VMLALsv2i64
  { 1088,	6,	1,	50,	4,	"VMLALsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1088 = VMLALsv4i32
  { 1089,	6,	1,	50,	4,	"VMLALsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1089 = VMLALsv8i16
  { 1090,	6,	1,	52,	4,	"VMLALuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1090 = VMLALuv2i64
  { 1091,	6,	1,	50,	4,	"VMLALuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1091 = VMLALuv4i32
  { 1092,	6,	1,	50,	4,	"VMLALuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1092 = VMLALuv8i16
  { 1093,	6,	1,	140,	4,	"VMLAS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo176 },  // Inst #1093 = VMLAS
  { 1094,	6,	1,	48,	4,	"VMLAfd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1094 = VMLAfd
  { 1095,	6,	1,	49,	4,	"VMLAfq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1095 = VMLAfq
  { 1096,	7,	1,	48,	4,	"VMLAslfd", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo177 },  // Inst #1096 = VMLAslfd
  { 1097,	7,	1,	49,	4,	"VMLAslfq", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo178 },  // Inst #1097 = VMLAslfq
  { 1098,	7,	1,	52,	4,	"VMLAslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo177 },  // Inst #1098 = VMLAslv2i32
  { 1099,	7,	1,	50,	4,	"VMLAslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo179 },  // Inst #1099 = VMLAslv4i16
  { 1100,	7,	1,	53,	4,	"VMLAslv4i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo178 },  // Inst #1100 = VMLAslv4i32
  { 1101,	7,	1,	51,	4,	"VMLAslv8i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo180 },  // Inst #1101 = VMLAslv8i16
  { 1102,	6,	1,	51,	4,	"VMLAv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1102 = VMLAv16i8
  { 1103,	6,	1,	52,	4,	"VMLAv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1103 = VMLAv2i32
  { 1104,	6,	1,	50,	4,	"VMLAv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1104 = VMLAv4i16
  { 1105,	6,	1,	53,	4,	"VMLAv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1105 = VMLAv4i32
  { 1106,	6,	1,	51,	4,	"VMLAv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1106 = VMLAv8i16
  { 1107,	6,	1,	50,	4,	"VMLAv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1107 = VMLAv8i8
  { 1108,	6,	1,	141,	4,	"VMLSD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo118 },  // Inst #1108 = VMLSD
  { 1109,	7,	1,	52,	4,	"VMLSLslsv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1109 = VMLSLslsv2i32
  { 1110,	7,	1,	50,	4,	"VMLSLslsv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1110 = VMLSLslsv4i16
  { 1111,	7,	1,	52,	4,	"VMLSLsluv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1111 = VMLSLsluv2i32
  { 1112,	7,	1,	50,	4,	"VMLSLsluv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1112 = VMLSLsluv4i16
  { 1113,	6,	1,	52,	4,	"VMLSLsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1113 = VMLSLsv2i64
  { 1114,	6,	1,	50,	4,	"VMLSLsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1114 = VMLSLsv4i32
  { 1115,	6,	1,	50,	4,	"VMLSLsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1115 = VMLSLsv8i16
  { 1116,	6,	1,	52,	4,	"VMLSLuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1116 = VMLSLuv2i64
  { 1117,	6,	1,	50,	4,	"VMLSLuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1117 = VMLSLuv4i32
  { 1118,	6,	1,	50,	4,	"VMLSLuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1118 = VMLSLuv8i16
  { 1119,	6,	1,	140,	4,	"VMLSS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo176 },  // Inst #1119 = VMLSS
  { 1120,	6,	1,	48,	4,	"VMLSfd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1120 = VMLSfd
  { 1121,	6,	1,	49,	4,	"VMLSfq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1121 = VMLSfq
  { 1122,	7,	1,	48,	4,	"VMLSslfd", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo177 },  // Inst #1122 = VMLSslfd
  { 1123,	7,	1,	49,	4,	"VMLSslfq", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo178 },  // Inst #1123 = VMLSslfq
  { 1124,	7,	1,	52,	4,	"VMLSslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo177 },  // Inst #1124 = VMLSslv2i32
  { 1125,	7,	1,	50,	4,	"VMLSslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo179 },  // Inst #1125 = VMLSslv4i16
  { 1126,	7,	1,	53,	4,	"VMLSslv4i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo178 },  // Inst #1126 = VMLSslv4i32
  { 1127,	7,	1,	51,	4,	"VMLSslv8i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo180 },  // Inst #1127 = VMLSslv8i16
  { 1128,	6,	1,	51,	4,	"VMLSv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1128 = VMLSv16i8
  { 1129,	6,	1,	52,	4,	"VMLSv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1129 = VMLSv2i32
  { 1130,	6,	1,	50,	4,	"VMLSv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1130 = VMLSv4i16
  { 1131,	6,	1,	53,	4,	"VMLSv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1131 = VMLSv4i32
  { 1132,	6,	1,	51,	4,	"VMLSv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo117 },  // Inst #1132 = VMLSv8i16
  { 1133,	6,	1,	50,	4,	"VMLSv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo118 },  // Inst #1133 = VMLSv8i8
  { 1134,	4,	1,	156,	4,	"VMOVD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo122 },  // Inst #1134 = VMOVD
  { 1135,	5,	1,	143,	4,	"VMOVDRR", 0|(1<<MCID::Predicable), 0x18a80ULL, NULL, NULL, OperandInfo181 },  // Inst #1135 = VMOVDRR
  { 1136,	5,	1,	156,	4,	"VMOVDcc", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo182 },  // Inst #1136 = VMOVDcc
  { 1137,	4,	1,	74,	4,	"VMOVLsv2i64", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1137 = VMOVLsv2i64
  { 1138,	4,	1,	74,	4,	"VMOVLsv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1138 = VMOVLsv4i32
  { 1139,	4,	1,	74,	4,	"VMOVLsv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1139 = VMOVLsv8i16
  { 1140,	4,	1,	74,	4,	"VMOVLuv2i64", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1140 = VMOVLuv2i64
  { 1141,	4,	1,	74,	4,	"VMOVLuv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1141 = VMOVLuv4i32
  { 1142,	4,	1,	74,	4,	"VMOVLuv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo137 },  // Inst #1142 = VMOVLuv8i16
  { 1143,	4,	1,	61,	4,	"VMOVNv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1143 = VMOVNv2i32
  { 1144,	4,	1,	61,	4,	"VMOVNv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1144 = VMOVNv4i16
  { 1145,	4,	1,	61,	4,	"VMOVNv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1145 = VMOVNv8i8
  { 1146,	2,	1,	240,	0,	"VMOVQQ", 0, 0x0ULL, NULL, NULL, OperandInfo183 },  // Inst #1146 = VMOVQQ
  { 1147,	2,	1,	240,	0,	"VMOVQQQQ", 0, 0x0ULL, NULL, NULL, OperandInfo184 },  // Inst #1147 = VMOVQQQQ
  { 1148,	5,	2,	142,	4,	"VMOVRRD", 0|(1<<MCID::Predicable), 0x18980ULL, NULL, NULL, OperandInfo185 },  // Inst #1148 = VMOVRRD
  { 1149,	6,	2,	142,	4,	"VMOVRRS", 0|(1<<MCID::Predicable), 0x18980ULL, NULL, NULL, OperandInfo186 },  // Inst #1149 = VMOVRRS
  { 1150,	4,	1,	145,	4,	"VMOVRS", 0|(1<<MCID::Bitcast)|(1<<MCID::Predicable), 0x18900ULL, NULL, NULL, OperandInfo187 },  // Inst #1150 = VMOVRS
  { 1151,	4,	1,	155,	4,	"VMOVS", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #1151 = VMOVS
  { 1152,	4,	1,	144,	4,	"VMOVSR", 0|(1<<MCID::Bitcast)|(1<<MCID::Predicable), 0x18a00ULL, NULL, NULL, OperandInfo188 },  // Inst #1152 = VMOVSR
  { 1153,	6,	2,	143,	4,	"VMOVSRR", 0|(1<<MCID::Predicable), 0x18a80ULL, NULL, NULL, OperandInfo189 },  // Inst #1153 = VMOVSRR
  { 1154,	5,	1,	155,	4,	"VMOVScc", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo190 },  // Inst #1154 = VMOVScc
  { 1155,	4,	1,	60,	4,	"VMOVv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1155 = VMOVv16i8
  { 1156,	4,	1,	60,	4,	"VMOVv1i64", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1156 = VMOVv1i64
  { 1157,	4,	1,	60,	4,	"VMOVv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1157 = VMOVv2i32
  { 1158,	4,	1,	60,	4,	"VMOVv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1158 = VMOVv2i64
  { 1159,	4,	1,	60,	4,	"VMOVv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1159 = VMOVv4i16
  { 1160,	4,	1,	60,	4,	"VMOVv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1160 = VMOVv4i32
  { 1161,	4,	1,	60,	4,	"VMOVv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1161 = VMOVv8i16
  { 1162,	4,	1,	60,	4,	"VMOVv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1162 = VMOVv8i8
  { 1163,	3,	1,	150,	4,	"VMRS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, ImplicitList6, NULL, OperandInfo32 },  // Inst #1163 = VMRS
  { 1164,	3,	1,	150,	4,	"VMRS_FPEXC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, ImplicitList6, NULL, OperandInfo32 },  // Inst #1164 = VMRS_FPEXC
  { 1165,	3,	1,	150,	4,	"VMRS_FPSID", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, ImplicitList6, NULL, OperandInfo32 },  // Inst #1165 = VMRS_FPSID
  { 1166,	3,	0,	150,	4,	"VMSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, NULL, ImplicitList6, OperandInfo32 },  // Inst #1166 = VMSR
  { 1167,	3,	0,	150,	4,	"VMSR_FPEXC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, NULL, ImplicitList6, OperandInfo32 },  // Inst #1167 = VMSR_FPEXC
  { 1168,	3,	0,	150,	4,	"VMSR_FPSID", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8c00ULL, NULL, ImplicitList6, OperandInfo32 },  // Inst #1168 = VMSR_FPSID
  { 1169,	5,	1,	147,	4,	"VMULD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo120 },  // Inst #1169 = VMULD
  { 1170,	5,	1,	64,	4,	"VMULLp", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1170 = VMULLp
  { 1171,	6,	1,	64,	4,	"VMULLslsv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo192 },  // Inst #1171 = VMULLslsv2i32
  { 1172,	6,	1,	64,	4,	"VMULLslsv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo193 },  // Inst #1172 = VMULLslsv4i16
  { 1173,	6,	1,	64,	4,	"VMULLsluv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo192 },  // Inst #1173 = VMULLsluv2i32
  { 1174,	6,	1,	64,	4,	"VMULLsluv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo193 },  // Inst #1174 = VMULLsluv4i16
  { 1175,	5,	1,	66,	4,	"VMULLsv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1175 = VMULLsv2i64
  { 1176,	5,	1,	64,	4,	"VMULLsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1176 = VMULLsv4i32
  { 1177,	5,	1,	64,	4,	"VMULLsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1177 = VMULLsv8i16
  { 1178,	5,	1,	66,	4,	"VMULLuv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1178 = VMULLuv2i64
  { 1179,	5,	1,	64,	4,	"VMULLuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1179 = VMULLuv4i32
  { 1180,	5,	1,	64,	4,	"VMULLuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1180 = VMULLuv8i16
  { 1181,	5,	1,	146,	4,	"VMULS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo126 },  // Inst #1181 = VMULS
  { 1182,	5,	1,	14,	4,	"VMULfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1182 = VMULfd
  { 1183,	5,	1,	15,	4,	"VMULfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1183 = VMULfq
  { 1184,	5,	1,	64,	4,	"VMULpd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1184 = VMULpd
  { 1185,	5,	1,	65,	4,	"VMULpq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1185 = VMULpq
  { 1186,	6,	1,	4,	4,	"VMULslfd", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo194 },  // Inst #1186 = VMULslfd
  { 1187,	6,	1,	5,	4,	"VMULslfq", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo195 },  // Inst #1187 = VMULslfq
  { 1188,	6,	1,	66,	4,	"VMULslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo194 },  // Inst #1188 = VMULslv2i32
  { 1189,	6,	1,	64,	4,	"VMULslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo196 },  // Inst #1189 = VMULslv4i16
  { 1190,	6,	1,	67,	4,	"VMULslv4i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo195 },  // Inst #1190 = VMULslv4i32
  { 1191,	6,	1,	65,	4,	"VMULslv8i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo197 },  // Inst #1191 = VMULslv8i16
  { 1192,	5,	1,	65,	4,	"VMULv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1192 = VMULv16i8
  { 1193,	5,	1,	66,	4,	"VMULv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1193 = VMULv2i32
  { 1194,	5,	1,	64,	4,	"VMULv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1194 = VMULv4i16
  { 1195,	5,	1,	67,	4,	"VMULv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1195 = VMULv4i32
  { 1196,	5,	1,	65,	4,	"VMULv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1196 = VMULv8i16
  { 1197,	5,	1,	64,	4,	"VMULv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1197 = VMULv8i8
  { 1198,	4,	1,	108,	4,	"VMVNd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1198 = VMVNd
  { 1199,	4,	1,	108,	4,	"VMVNq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1199 = VMVNq
  { 1200,	4,	1,	60,	4,	"VMVNv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1200 = VMVNv2i32
  { 1201,	4,	1,	60,	4,	"VMVNv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo45 },  // Inst #1201 = VMVNv4i16
  { 1202,	4,	1,	60,	4,	"VMVNv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1202 = VMVNv4i32
  { 1203,	4,	1,	60,	4,	"VMVNv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x10f80ULL, NULL, NULL, OperandInfo191 },  // Inst #1203 = VMVNv8i16
  { 1204,	4,	1,	156,	4,	"VNEGD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo122 },  // Inst #1204 = VNEGD
  { 1205,	4,	1,	155,	4,	"VNEGS", 0|(1<<MCID::Predicable), 0x28780ULL, NULL, NULL, OperandInfo123 },  // Inst #1205 = VNEGS
  { 1206,	4,	1,	119,	4,	"VNEGf32q", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1206 = VNEGf32q
  { 1207,	4,	1,	118,	4,	"VNEGfd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1207 = VNEGfd
  { 1208,	4,	1,	80,	4,	"VNEGs16d", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1208 = VNEGs16d
  { 1209,	4,	1,	81,	4,	"VNEGs16q", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1209 = VNEGs16q
  { 1210,	4,	1,	80,	4,	"VNEGs32d", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1210 = VNEGs32d
  { 1211,	4,	1,	81,	4,	"VNEGs32q", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1211 = VNEGs32q
  { 1212,	4,	1,	80,	4,	"VNEGs8d", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1212 = VNEGs8d
  { 1213,	4,	1,	81,	4,	"VNEGs8q", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1213 = VNEGs8q
  { 1214,	6,	1,	141,	4,	"VNMLAD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo118 },  // Inst #1214 = VNMLAD
  { 1215,	6,	1,	140,	4,	"VNMLAS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo176 },  // Inst #1215 = VNMLAS
  { 1216,	6,	1,	141,	4,	"VNMLSD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo118 },  // Inst #1216 = VNMLSD
  { 1217,	6,	1,	140,	4,	"VNMLSS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo176 },  // Inst #1217 = VNMLSS
  { 1218,	5,	1,	147,	4,	"VNMULD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo120 },  // Inst #1218 = VNMULD
  { 1219,	5,	1,	146,	4,	"VNMULS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo126 },  // Inst #1219 = VNMULS
  { 1220,	5,	1,	8,	4,	"VORNd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1220 = VORNd
  { 1221,	5,	1,	9,	4,	"VORNq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1221 = VORNq
  { 1222,	5,	1,	8,	4,	"VORRd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1222 = VORRd
  { 1223,	5,	1,	60,	4,	"VORRiv2i32", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo128 },  // Inst #1223 = VORRiv2i32
  { 1224,	5,	1,	60,	4,	"VORRiv4i16", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo128 },  // Inst #1224 = VORRiv4i16
  { 1225,	5,	1,	60,	4,	"VORRiv4i32", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo129 },  // Inst #1225 = VORRiv4i32
  { 1226,	5,	1,	60,	4,	"VORRiv8i16", 0|(1<<MCID::Predicable), 0x10f80ULL, NULL, NULL, OperandInfo129 },  // Inst #1226 = VORRiv8i16
  { 1227,	5,	1,	9,	4,	"VORRq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1227 = VORRq
  { 1228,	5,	1,	69,	4,	"VPADALsv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1228 = VPADALsv16i8
  { 1229,	5,	1,	68,	4,	"VPADALsv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1229 = VPADALsv2i32
  { 1230,	5,	1,	68,	4,	"VPADALsv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1230 = VPADALsv4i16
  { 1231,	5,	1,	69,	4,	"VPADALsv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1231 = VPADALsv4i32
  { 1232,	5,	1,	69,	4,	"VPADALsv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1232 = VPADALsv8i16
  { 1233,	5,	1,	68,	4,	"VPADALsv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1233 = VPADALsv8i8
  { 1234,	5,	1,	69,	4,	"VPADALuv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1234 = VPADALuv16i8
  { 1235,	5,	1,	68,	4,	"VPADALuv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1235 = VPADALuv2i32
  { 1236,	5,	1,	68,	4,	"VPADALuv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1236 = VPADALuv4i16
  { 1237,	5,	1,	69,	4,	"VPADALuv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1237 = VPADALuv4i32
  { 1238,	5,	1,	69,	4,	"VPADALuv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo198 },  // Inst #1238 = VPADALuv8i16
  { 1239,	5,	1,	68,	4,	"VPADALuv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo182 },  // Inst #1239 = VPADALuv8i8
  { 1240,	4,	1,	80,	4,	"VPADDLsv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1240 = VPADDLsv16i8
  { 1241,	4,	1,	80,	4,	"VPADDLsv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1241 = VPADDLsv2i32
  { 1242,	4,	1,	80,	4,	"VPADDLsv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1242 = VPADDLsv4i16
  { 1243,	4,	1,	80,	4,	"VPADDLsv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1243 = VPADDLsv4i32
  { 1244,	4,	1,	80,	4,	"VPADDLsv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1244 = VPADDLsv8i16
  { 1245,	4,	1,	80,	4,	"VPADDLsv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1245 = VPADDLsv8i8
  { 1246,	4,	1,	80,	4,	"VPADDLuv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1246 = VPADDLuv16i8
  { 1247,	4,	1,	80,	4,	"VPADDLuv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1247 = VPADDLuv2i32
  { 1248,	4,	1,	80,	4,	"VPADDLuv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1248 = VPADDLuv4i16
  { 1249,	4,	1,	80,	4,	"VPADDLuv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1249 = VPADDLuv4i32
  { 1250,	4,	1,	80,	4,	"VPADDLuv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1250 = VPADDLuv8i16
  { 1251,	4,	1,	80,	4,	"VPADDLuv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1251 = VPADDLuv8i8
  { 1252,	5,	1,	70,	4,	"VPADDf", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1252 = VPADDf
  { 1253,	5,	1,	80,	4,	"VPADDi16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1253 = VPADDi16
  { 1254,	5,	1,	80,	4,	"VPADDi32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1254 = VPADDi32
  { 1255,	5,	1,	80,	4,	"VPADDi8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1255 = VPADDi8
  { 1256,	5,	1,	70,	4,	"VPMAXf", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1256 = VPMAXf
  { 1257,	5,	1,	106,	4,	"VPMAXs16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1257 = VPMAXs16
  { 1258,	5,	1,	106,	4,	"VPMAXs32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1258 = VPMAXs32
  { 1259,	5,	1,	106,	4,	"VPMAXs8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1259 = VPMAXs8
  { 1260,	5,	1,	106,	4,	"VPMAXu16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1260 = VPMAXu16
  { 1261,	5,	1,	106,	4,	"VPMAXu32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1261 = VPMAXu32
  { 1262,	5,	1,	106,	4,	"VPMAXu8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1262 = VPMAXu8
  { 1263,	5,	1,	70,	4,	"VPMINf", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1263 = VPMINf
  { 1264,	5,	1,	106,	4,	"VPMINs16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1264 = VPMINs16
  { 1265,	5,	1,	106,	4,	"VPMINs32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1265 = VPMINs32
  { 1266,	5,	1,	106,	4,	"VPMINs8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1266 = VPMINs8
  { 1267,	5,	1,	106,	4,	"VPMINu16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1267 = VPMINu16
  { 1268,	5,	1,	106,	4,	"VPMINu32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1268 = VPMINu32
  { 1269,	5,	1,	106,	4,	"VPMINu8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1269 = VPMINu8
  { 1270,	4,	1,	75,	4,	"VQABSv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1270 = VQABSv16i8
  { 1271,	4,	1,	74,	4,	"VQABSv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1271 = VQABSv2i32
  { 1272,	4,	1,	74,	4,	"VQABSv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1272 = VQABSv4i16
  { 1273,	4,	1,	75,	4,	"VQABSv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1273 = VQABSv4i32
  { 1274,	4,	1,	75,	4,	"VQABSv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1274 = VQABSv8i16
  { 1275,	4,	1,	74,	4,	"VQABSv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1275 = VQABSv8i8
  { 1276,	5,	1,	7,	4,	"VQADDsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1276 = VQADDsv16i8
  { 1277,	5,	1,	6,	4,	"VQADDsv1i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1277 = VQADDsv1i64
  { 1278,	5,	1,	6,	4,	"VQADDsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1278 = VQADDsv2i32
  { 1279,	5,	1,	7,	4,	"VQADDsv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1279 = VQADDsv2i64
  { 1280,	5,	1,	6,	4,	"VQADDsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1280 = VQADDsv4i16
  { 1281,	5,	1,	7,	4,	"VQADDsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1281 = VQADDsv4i32
  { 1282,	5,	1,	7,	4,	"VQADDsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1282 = VQADDsv8i16
  { 1283,	5,	1,	6,	4,	"VQADDsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1283 = VQADDsv8i8
  { 1284,	5,	1,	7,	4,	"VQADDuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1284 = VQADDuv16i8
  { 1285,	5,	1,	6,	4,	"VQADDuv1i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1285 = VQADDuv1i64
  { 1286,	5,	1,	6,	4,	"VQADDuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1286 = VQADDuv2i32
  { 1287,	5,	1,	7,	4,	"VQADDuv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1287 = VQADDuv2i64
  { 1288,	5,	1,	6,	4,	"VQADDuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1288 = VQADDuv4i16
  { 1289,	5,	1,	7,	4,	"VQADDuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1289 = VQADDuv4i32
  { 1290,	5,	1,	7,	4,	"VQADDuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1290 = VQADDuv8i16
  { 1291,	5,	1,	6,	4,	"VQADDuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1291 = VQADDuv8i8
  { 1292,	7,	1,	52,	4,	"VQDMLALslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1292 = VQDMLALslv2i32
  { 1293,	7,	1,	50,	4,	"VQDMLALslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1293 = VQDMLALslv4i16
  { 1294,	6,	1,	52,	4,	"VQDMLALv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1294 = VQDMLALv2i64
  { 1295,	6,	1,	50,	4,	"VQDMLALv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1295 = VQDMLALv4i32
  { 1296,	7,	1,	52,	4,	"VQDMLSLslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo174 },  // Inst #1296 = VQDMLSLslv2i32
  { 1297,	7,	1,	50,	4,	"VQDMLSLslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo175 },  // Inst #1297 = VQDMLSLslv4i16
  { 1298,	6,	1,	52,	4,	"VQDMLSLv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1298 = VQDMLSLv2i64
  { 1299,	6,	1,	50,	4,	"VQDMLSLv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo116 },  // Inst #1299 = VQDMLSLv4i32
  { 1300,	6,	1,	66,	4,	"VQDMULHslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo194 },  // Inst #1300 = VQDMULHslv2i32
  { 1301,	6,	1,	64,	4,	"VQDMULHslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo196 },  // Inst #1301 = VQDMULHslv4i16
  { 1302,	6,	1,	67,	4,	"VQDMULHslv4i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo195 },  // Inst #1302 = VQDMULHslv4i32
  { 1303,	6,	1,	65,	4,	"VQDMULHslv8i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo197 },  // Inst #1303 = VQDMULHslv8i16
  { 1304,	5,	1,	66,	4,	"VQDMULHv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1304 = VQDMULHv2i32
  { 1305,	5,	1,	64,	4,	"VQDMULHv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1305 = VQDMULHv4i16
  { 1306,	5,	1,	67,	4,	"VQDMULHv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1306 = VQDMULHv4i32
  { 1307,	5,	1,	65,	4,	"VQDMULHv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1307 = VQDMULHv8i16
  { 1308,	6,	1,	64,	4,	"VQDMULLslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo192 },  // Inst #1308 = VQDMULLslv2i32
  { 1309,	6,	1,	64,	4,	"VQDMULLslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo193 },  // Inst #1309 = VQDMULLslv4i16
  { 1310,	5,	1,	66,	4,	"VQDMULLv2i64", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1310 = VQDMULLv2i64
  { 1311,	5,	1,	64,	4,	"VQDMULLv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1311 = VQDMULLv4i32
  { 1312,	4,	1,	74,	4,	"VQMOVNsuv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1312 = VQMOVNsuv2i32
  { 1313,	4,	1,	74,	4,	"VQMOVNsuv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1313 = VQMOVNsuv4i16
  { 1314,	4,	1,	74,	4,	"VQMOVNsuv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1314 = VQMOVNsuv8i8
  { 1315,	4,	1,	74,	4,	"VQMOVNsv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1315 = VQMOVNsv2i32
  { 1316,	4,	1,	74,	4,	"VQMOVNsv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1316 = VQMOVNsv4i16
  { 1317,	4,	1,	74,	4,	"VQMOVNsv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1317 = VQMOVNsv8i8
  { 1318,	4,	1,	74,	4,	"VQMOVNuv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1318 = VQMOVNuv2i32
  { 1319,	4,	1,	74,	4,	"VQMOVNuv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1319 = VQMOVNuv4i16
  { 1320,	4,	1,	74,	4,	"VQMOVNuv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo134 },  // Inst #1320 = VQMOVNuv8i8
  { 1321,	4,	1,	75,	4,	"VQNEGv16i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1321 = VQNEGv16i8
  { 1322,	4,	1,	74,	4,	"VQNEGv2i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1322 = VQNEGv2i32
  { 1323,	4,	1,	74,	4,	"VQNEGv4i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1323 = VQNEGv4i16
  { 1324,	4,	1,	75,	4,	"VQNEGv4i32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1324 = VQNEGv4i32
  { 1325,	4,	1,	75,	4,	"VQNEGv8i16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1325 = VQNEGv8i16
  { 1326,	4,	1,	74,	4,	"VQNEGv8i8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1326 = VQNEGv8i8
  { 1327,	6,	1,	66,	4,	"VQRDMULHslv2i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo194 },  // Inst #1327 = VQRDMULHslv2i32
  { 1328,	6,	1,	64,	4,	"VQRDMULHslv4i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo196 },  // Inst #1328 = VQRDMULHslv4i16
  { 1329,	6,	1,	67,	4,	"VQRDMULHslv4i32", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo195 },  // Inst #1329 = VQRDMULHslv4i32
  { 1330,	6,	1,	65,	4,	"VQRDMULHslv8i16", 0|(1<<MCID::Predicable), 0x11400ULL, NULL, NULL, OperandInfo197 },  // Inst #1330 = VQRDMULHslv8i16
  { 1331,	5,	1,	66,	4,	"VQRDMULHv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1331 = VQRDMULHv2i32
  { 1332,	5,	1,	64,	4,	"VQRDMULHv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1332 = VQRDMULHv4i16
  { 1333,	5,	1,	67,	4,	"VQRDMULHv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1333 = VQRDMULHv4i32
  { 1334,	5,	1,	65,	4,	"VQRDMULHv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1334 = VQRDMULHv8i16
  { 1335,	5,	1,	79,	4,	"VQRSHLsv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1335 = VQRSHLsv16i8
  { 1336,	5,	1,	78,	4,	"VQRSHLsv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1336 = VQRSHLsv1i64
  { 1337,	5,	1,	78,	4,	"VQRSHLsv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1337 = VQRSHLsv2i32
  { 1338,	5,	1,	79,	4,	"VQRSHLsv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1338 = VQRSHLsv2i64
  { 1339,	5,	1,	78,	4,	"VQRSHLsv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1339 = VQRSHLsv4i16
  { 1340,	5,	1,	79,	4,	"VQRSHLsv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1340 = VQRSHLsv4i32
  { 1341,	5,	1,	79,	4,	"VQRSHLsv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1341 = VQRSHLsv8i16
  { 1342,	5,	1,	78,	4,	"VQRSHLsv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1342 = VQRSHLsv8i8
  { 1343,	5,	1,	79,	4,	"VQRSHLuv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1343 = VQRSHLuv16i8
  { 1344,	5,	1,	78,	4,	"VQRSHLuv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1344 = VQRSHLuv1i64
  { 1345,	5,	1,	78,	4,	"VQRSHLuv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1345 = VQRSHLuv2i32
  { 1346,	5,	1,	79,	4,	"VQRSHLuv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1346 = VQRSHLuv2i64
  { 1347,	5,	1,	78,	4,	"VQRSHLuv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1347 = VQRSHLuv4i16
  { 1348,	5,	1,	79,	4,	"VQRSHLuv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1348 = VQRSHLuv4i32
  { 1349,	5,	1,	79,	4,	"VQRSHLuv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1349 = VQRSHLuv8i16
  { 1350,	5,	1,	78,	4,	"VQRSHLuv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1350 = VQRSHLuv8i8
  { 1351,	5,	1,	78,	4,	"VQRSHRNsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1351 = VQRSHRNsv2i32
  { 1352,	5,	1,	78,	4,	"VQRSHRNsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1352 = VQRSHRNsv4i16
  { 1353,	5,	1,	78,	4,	"VQRSHRNsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1353 = VQRSHRNsv8i8
  { 1354,	5,	1,	78,	4,	"VQRSHRNuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1354 = VQRSHRNuv2i32
  { 1355,	5,	1,	78,	4,	"VQRSHRNuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1355 = VQRSHRNuv4i16
  { 1356,	5,	1,	78,	4,	"VQRSHRNuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1356 = VQRSHRNuv8i8
  { 1357,	5,	1,	78,	4,	"VQRSHRUNv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1357 = VQRSHRUNv2i32
  { 1358,	5,	1,	78,	4,	"VQRSHRUNv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1358 = VQRSHRUNv4i16
  { 1359,	5,	1,	78,	4,	"VQRSHRUNv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1359 = VQRSHRUNv8i8
  { 1360,	5,	1,	78,	4,	"VQSHLsiv16i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1360 = VQSHLsiv16i8
  { 1361,	5,	1,	78,	4,	"VQSHLsiv1i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1361 = VQSHLsiv1i64
  { 1362,	5,	1,	78,	4,	"VQSHLsiv2i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1362 = VQSHLsiv2i32
  { 1363,	5,	1,	78,	4,	"VQSHLsiv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1363 = VQSHLsiv2i64
  { 1364,	5,	1,	78,	4,	"VQSHLsiv4i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1364 = VQSHLsiv4i16
  { 1365,	5,	1,	78,	4,	"VQSHLsiv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1365 = VQSHLsiv4i32
  { 1366,	5,	1,	78,	4,	"VQSHLsiv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1366 = VQSHLsiv8i16
  { 1367,	5,	1,	78,	4,	"VQSHLsiv8i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1367 = VQSHLsiv8i8
  { 1368,	5,	1,	78,	4,	"VQSHLsuv16i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1368 = VQSHLsuv16i8
  { 1369,	5,	1,	78,	4,	"VQSHLsuv1i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1369 = VQSHLsuv1i64
  { 1370,	5,	1,	78,	4,	"VQSHLsuv2i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1370 = VQSHLsuv2i32
  { 1371,	5,	1,	78,	4,	"VQSHLsuv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1371 = VQSHLsuv2i64
  { 1372,	5,	1,	78,	4,	"VQSHLsuv4i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1372 = VQSHLsuv4i16
  { 1373,	5,	1,	78,	4,	"VQSHLsuv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1373 = VQSHLsuv4i32
  { 1374,	5,	1,	78,	4,	"VQSHLsuv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1374 = VQSHLsuv8i16
  { 1375,	5,	1,	78,	4,	"VQSHLsuv8i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1375 = VQSHLsuv8i8
  { 1376,	5,	1,	79,	4,	"VQSHLsv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1376 = VQSHLsv16i8
  { 1377,	5,	1,	78,	4,	"VQSHLsv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1377 = VQSHLsv1i64
  { 1378,	5,	1,	78,	4,	"VQSHLsv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1378 = VQSHLsv2i32
  { 1379,	5,	1,	79,	4,	"VQSHLsv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1379 = VQSHLsv2i64
  { 1380,	5,	1,	78,	4,	"VQSHLsv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1380 = VQSHLsv4i16
  { 1381,	5,	1,	79,	4,	"VQSHLsv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1381 = VQSHLsv4i32
  { 1382,	5,	1,	79,	4,	"VQSHLsv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1382 = VQSHLsv8i16
  { 1383,	5,	1,	78,	4,	"VQSHLsv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1383 = VQSHLsv8i8
  { 1384,	5,	1,	78,	4,	"VQSHLuiv16i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1384 = VQSHLuiv16i8
  { 1385,	5,	1,	78,	4,	"VQSHLuiv1i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1385 = VQSHLuiv1i64
  { 1386,	5,	1,	78,	4,	"VQSHLuiv2i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1386 = VQSHLuiv2i32
  { 1387,	5,	1,	78,	4,	"VQSHLuiv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1387 = VQSHLuiv2i64
  { 1388,	5,	1,	78,	4,	"VQSHLuiv4i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1388 = VQSHLuiv4i16
  { 1389,	5,	1,	78,	4,	"VQSHLuiv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1389 = VQSHLuiv4i32
  { 1390,	5,	1,	78,	4,	"VQSHLuiv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1390 = VQSHLuiv8i16
  { 1391,	5,	1,	78,	4,	"VQSHLuiv8i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1391 = VQSHLuiv8i8
  { 1392,	5,	1,	79,	4,	"VQSHLuv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1392 = VQSHLuv16i8
  { 1393,	5,	1,	78,	4,	"VQSHLuv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1393 = VQSHLuv1i64
  { 1394,	5,	1,	78,	4,	"VQSHLuv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1394 = VQSHLuv2i32
  { 1395,	5,	1,	79,	4,	"VQSHLuv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1395 = VQSHLuv2i64
  { 1396,	5,	1,	78,	4,	"VQSHLuv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1396 = VQSHLuv4i16
  { 1397,	5,	1,	79,	4,	"VQSHLuv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1397 = VQSHLuv4i32
  { 1398,	5,	1,	79,	4,	"VQSHLuv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1398 = VQSHLuv8i16
  { 1399,	5,	1,	78,	4,	"VQSHLuv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1399 = VQSHLuv8i8
  { 1400,	5,	1,	78,	4,	"VQSHRNsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1400 = VQSHRNsv2i32
  { 1401,	5,	1,	78,	4,	"VQSHRNsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1401 = VQSHRNsv4i16
  { 1402,	5,	1,	78,	4,	"VQSHRNsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1402 = VQSHRNsv8i8
  { 1403,	5,	1,	78,	4,	"VQSHRNuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1403 = VQSHRNuv2i32
  { 1404,	5,	1,	78,	4,	"VQSHRNuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1404 = VQSHRNuv4i16
  { 1405,	5,	1,	78,	4,	"VQSHRNuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1405 = VQSHRNuv8i8
  { 1406,	5,	1,	78,	4,	"VQSHRUNv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1406 = VQSHRUNv2i32
  { 1407,	5,	1,	78,	4,	"VQSHRUNv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1407 = VQSHRUNv4i16
  { 1408,	5,	1,	78,	4,	"VQSHRUNv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1408 = VQSHRUNv8i8
  { 1409,	5,	1,	107,	4,	"VQSUBsv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1409 = VQSUBsv16i8
  { 1410,	5,	1,	106,	4,	"VQSUBsv1i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1410 = VQSUBsv1i64
  { 1411,	5,	1,	106,	4,	"VQSUBsv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1411 = VQSUBsv2i32
  { 1412,	5,	1,	107,	4,	"VQSUBsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1412 = VQSUBsv2i64
  { 1413,	5,	1,	106,	4,	"VQSUBsv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1413 = VQSUBsv4i16
  { 1414,	5,	1,	107,	4,	"VQSUBsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1414 = VQSUBsv4i32
  { 1415,	5,	1,	107,	4,	"VQSUBsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1415 = VQSUBsv8i16
  { 1416,	5,	1,	106,	4,	"VQSUBsv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1416 = VQSUBsv8i8
  { 1417,	5,	1,	107,	4,	"VQSUBuv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1417 = VQSUBuv16i8
  { 1418,	5,	1,	106,	4,	"VQSUBuv1i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1418 = VQSUBuv1i64
  { 1419,	5,	1,	106,	4,	"VQSUBuv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1419 = VQSUBuv2i32
  { 1420,	5,	1,	107,	4,	"VQSUBuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1420 = VQSUBuv2i64
  { 1421,	5,	1,	106,	4,	"VQSUBuv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1421 = VQSUBuv4i16
  { 1422,	5,	1,	107,	4,	"VQSUBuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1422 = VQSUBuv4i32
  { 1423,	5,	1,	107,	4,	"VQSUBuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1423 = VQSUBuv8i16
  { 1424,	5,	1,	106,	4,	"VQSUBuv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1424 = VQSUBuv8i8
  { 1425,	5,	1,	6,	4,	"VRADDHNv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1425 = VRADDHNv2i32
  { 1426,	5,	1,	6,	4,	"VRADDHNv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1426 = VRADDHNv4i16
  { 1427,	5,	1,	6,	4,	"VRADDHNv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1427 = VRADDHNv8i8
  { 1428,	4,	1,	118,	4,	"VRECPEd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1428 = VRECPEd
  { 1429,	4,	1,	118,	4,	"VRECPEfd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1429 = VRECPEfd
  { 1430,	4,	1,	119,	4,	"VRECPEfq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1430 = VRECPEfq
  { 1431,	4,	1,	119,	4,	"VRECPEq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1431 = VRECPEq
  { 1432,	5,	1,	76,	4,	"VRECPSfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1432 = VRECPSfd
  { 1433,	5,	1,	77,	4,	"VRECPSfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1433 = VRECPSfq
  { 1434,	4,	1,	55,	4,	"VREV16d8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1434 = VREV16d8
  { 1435,	4,	1,	62,	4,	"VREV16q8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1435 = VREV16q8
  { 1436,	4,	1,	55,	4,	"VREV32d16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1436 = VREV32d16
  { 1437,	4,	1,	55,	4,	"VREV32d8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1437 = VREV32d8
  { 1438,	4,	1,	62,	4,	"VREV32q16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1438 = VREV32q16
  { 1439,	4,	1,	62,	4,	"VREV32q8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1439 = VREV32q8
  { 1440,	4,	1,	55,	4,	"VREV64d16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1440 = VREV64d16
  { 1441,	4,	1,	55,	4,	"VREV64d32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1441 = VREV64d32
  { 1442,	4,	1,	55,	4,	"VREV64d8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1442 = VREV64d8
  { 1443,	4,	1,	62,	4,	"VREV64q16", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1443 = VREV64q16
  { 1444,	4,	1,	62,	4,	"VREV64q32", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1444 = VREV64q32
  { 1445,	4,	1,	62,	4,	"VREV64q8", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1445 = VREV64q8
  { 1446,	5,	1,	7,	4,	"VRHADDsv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1446 = VRHADDsv16i8
  { 1447,	5,	1,	6,	4,	"VRHADDsv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1447 = VRHADDsv2i32
  { 1448,	5,	1,	6,	4,	"VRHADDsv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1448 = VRHADDsv4i16
  { 1449,	5,	1,	7,	4,	"VRHADDsv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1449 = VRHADDsv4i32
  { 1450,	5,	1,	7,	4,	"VRHADDsv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1450 = VRHADDsv8i16
  { 1451,	5,	1,	6,	4,	"VRHADDsv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1451 = VRHADDsv8i8
  { 1452,	5,	1,	7,	4,	"VRHADDuv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1452 = VRHADDuv16i8
  { 1453,	5,	1,	6,	4,	"VRHADDuv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1453 = VRHADDuv2i32
  { 1454,	5,	1,	6,	4,	"VRHADDuv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1454 = VRHADDuv4i16
  { 1455,	5,	1,	7,	4,	"VRHADDuv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1455 = VRHADDuv4i32
  { 1456,	5,	1,	7,	4,	"VRHADDuv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1456 = VRHADDuv8i16
  { 1457,	5,	1,	6,	4,	"VRHADDuv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1457 = VRHADDuv8i8
  { 1458,	5,	1,	79,	4,	"VRSHLsv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1458 = VRSHLsv16i8
  { 1459,	5,	1,	78,	4,	"VRSHLsv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1459 = VRSHLsv1i64
  { 1460,	5,	1,	78,	4,	"VRSHLsv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1460 = VRSHLsv2i32
  { 1461,	5,	1,	79,	4,	"VRSHLsv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1461 = VRSHLsv2i64
  { 1462,	5,	1,	78,	4,	"VRSHLsv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1462 = VRSHLsv4i16
  { 1463,	5,	1,	79,	4,	"VRSHLsv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1463 = VRSHLsv4i32
  { 1464,	5,	1,	79,	4,	"VRSHLsv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1464 = VRSHLsv8i16
  { 1465,	5,	1,	78,	4,	"VRSHLsv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1465 = VRSHLsv8i8
  { 1466,	5,	1,	79,	4,	"VRSHLuv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1466 = VRSHLuv16i8
  { 1467,	5,	1,	78,	4,	"VRSHLuv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1467 = VRSHLuv1i64
  { 1468,	5,	1,	78,	4,	"VRSHLuv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1468 = VRSHLuv2i32
  { 1469,	5,	1,	79,	4,	"VRSHLuv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1469 = VRSHLuv2i64
  { 1470,	5,	1,	78,	4,	"VRSHLuv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1470 = VRSHLuv4i16
  { 1471,	5,	1,	79,	4,	"VRSHLuv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1471 = VRSHLuv4i32
  { 1472,	5,	1,	79,	4,	"VRSHLuv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1472 = VRSHLuv8i16
  { 1473,	5,	1,	78,	4,	"VRSHLuv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1473 = VRSHLuv8i8
  { 1474,	5,	1,	78,	4,	"VRSHRNv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1474 = VRSHRNv2i32
  { 1475,	5,	1,	78,	4,	"VRSHRNv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1475 = VRSHRNv4i16
  { 1476,	5,	1,	78,	4,	"VRSHRNv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1476 = VRSHRNv8i8
  { 1477,	5,	1,	78,	4,	"VRSHRsv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1477 = VRSHRsv16i8
  { 1478,	5,	1,	78,	4,	"VRSHRsv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1478 = VRSHRsv1i64
  { 1479,	5,	1,	78,	4,	"VRSHRsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1479 = VRSHRsv2i32
  { 1480,	5,	1,	78,	4,	"VRSHRsv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1480 = VRSHRsv2i64
  { 1481,	5,	1,	78,	4,	"VRSHRsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1481 = VRSHRsv4i16
  { 1482,	5,	1,	78,	4,	"VRSHRsv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1482 = VRSHRsv4i32
  { 1483,	5,	1,	78,	4,	"VRSHRsv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1483 = VRSHRsv8i16
  { 1484,	5,	1,	78,	4,	"VRSHRsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1484 = VRSHRsv8i8
  { 1485,	5,	1,	78,	4,	"VRSHRuv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1485 = VRSHRuv16i8
  { 1486,	5,	1,	78,	4,	"VRSHRuv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1486 = VRSHRuv1i64
  { 1487,	5,	1,	78,	4,	"VRSHRuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1487 = VRSHRuv2i32
  { 1488,	5,	1,	78,	4,	"VRSHRuv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1488 = VRSHRuv2i64
  { 1489,	5,	1,	78,	4,	"VRSHRuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1489 = VRSHRuv4i16
  { 1490,	5,	1,	78,	4,	"VRSHRuv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1490 = VRSHRuv4i32
  { 1491,	5,	1,	78,	4,	"VRSHRuv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1491 = VRSHRuv8i16
  { 1492,	5,	1,	78,	4,	"VRSHRuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1492 = VRSHRuv8i8
  { 1493,	4,	1,	118,	4,	"VRSQRTEd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1493 = VRSQRTEd
  { 1494,	4,	1,	118,	4,	"VRSQRTEfd", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1494 = VRSQRTEfd
  { 1495,	4,	1,	119,	4,	"VRSQRTEfq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1495 = VRSQRTEfq
  { 1496,	4,	1,	119,	4,	"VRSQRTEq", 0|(1<<MCID::Predicable), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1496 = VRSQRTEq
  { 1497,	5,	1,	76,	4,	"VRSQRTSfd", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1497 = VRSQRTSfd
  { 1498,	5,	1,	77,	4,	"VRSQRTSfq", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1498 = VRSQRTSfq
  { 1499,	6,	1,	68,	4,	"VRSRAsv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1499 = VRSRAsv16i8
  { 1500,	6,	1,	68,	4,	"VRSRAsv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1500 = VRSRAsv1i64
  { 1501,	6,	1,	68,	4,	"VRSRAsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1501 = VRSRAsv2i32
  { 1502,	6,	1,	68,	4,	"VRSRAsv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1502 = VRSRAsv2i64
  { 1503,	6,	1,	68,	4,	"VRSRAsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1503 = VRSRAsv4i16
  { 1504,	6,	1,	68,	4,	"VRSRAsv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1504 = VRSRAsv4i32
  { 1505,	6,	1,	68,	4,	"VRSRAsv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1505 = VRSRAsv8i16
  { 1506,	6,	1,	68,	4,	"VRSRAsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1506 = VRSRAsv8i8
  { 1507,	6,	1,	68,	4,	"VRSRAuv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1507 = VRSRAuv16i8
  { 1508,	6,	1,	68,	4,	"VRSRAuv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1508 = VRSRAuv1i64
  { 1509,	6,	1,	68,	4,	"VRSRAuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1509 = VRSRAuv2i32
  { 1510,	6,	1,	68,	4,	"VRSRAuv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1510 = VRSRAuv2i64
  { 1511,	6,	1,	68,	4,	"VRSRAuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1511 = VRSRAuv4i16
  { 1512,	6,	1,	68,	4,	"VRSRAuv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1512 = VRSRAuv4i32
  { 1513,	6,	1,	68,	4,	"VRSRAuv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1513 = VRSRAuv8i16
  { 1514,	6,	1,	68,	4,	"VRSRAuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1514 = VRSRAuv8i8
  { 1515,	5,	1,	6,	4,	"VRSUBHNv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1515 = VRSUBHNv2i32
  { 1516,	5,	1,	6,	4,	"VRSUBHNv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1516 = VRSUBHNv4i16
  { 1517,	5,	1,	6,	4,	"VRSUBHNv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1517 = VRSUBHNv8i8
  { 1518,	6,	1,	59,	4,	"VSETLNi16", 0|(1<<MCID::Predicable), 0x10e00ULL, NULL, NULL, OperandInfo204 },  // Inst #1518 = VSETLNi16
  { 1519,	6,	1,	59,	4,	"VSETLNi32", 0|(1<<MCID::Predicable), 0x10e00ULL, NULL, NULL, OperandInfo204 },  // Inst #1519 = VSETLNi32
  { 1520,	6,	1,	59,	4,	"VSETLNi8", 0|(1<<MCID::Predicable), 0x10e00ULL, NULL, NULL, OperandInfo204 },  // Inst #1520 = VSETLNi8
  { 1521,	5,	1,	80,	4,	"VSHLLi16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1521 = VSHLLi16
  { 1522,	5,	1,	80,	4,	"VSHLLi32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1522 = VSHLLi32
  { 1523,	5,	1,	80,	4,	"VSHLLi8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1523 = VSHLLi8
  { 1524,	5,	1,	80,	4,	"VSHLLsv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1524 = VSHLLsv2i64
  { 1525,	5,	1,	80,	4,	"VSHLLsv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1525 = VSHLLsv4i32
  { 1526,	5,	1,	80,	4,	"VSHLLsv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1526 = VSHLLsv8i16
  { 1527,	5,	1,	80,	4,	"VSHLLuv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1527 = VSHLLuv2i64
  { 1528,	5,	1,	80,	4,	"VSHLLuv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1528 = VSHLLuv4i32
  { 1529,	5,	1,	80,	4,	"VSHLLuv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo205 },  // Inst #1529 = VSHLLuv8i16
  { 1530,	5,	1,	80,	4,	"VSHLiv16i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1530 = VSHLiv16i8
  { 1531,	5,	1,	80,	4,	"VSHLiv1i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1531 = VSHLiv1i64
  { 1532,	5,	1,	80,	4,	"VSHLiv2i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1532 = VSHLiv2i32
  { 1533,	5,	1,	80,	4,	"VSHLiv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1533 = VSHLiv2i64
  { 1534,	5,	1,	80,	4,	"VSHLiv4i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1534 = VSHLiv4i16
  { 1535,	5,	1,	80,	4,	"VSHLiv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1535 = VSHLiv4i32
  { 1536,	5,	1,	80,	4,	"VSHLiv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo200 },  // Inst #1536 = VSHLiv8i16
  { 1537,	5,	1,	80,	4,	"VSHLiv8i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo201 },  // Inst #1537 = VSHLiv8i8
  { 1538,	5,	1,	81,	4,	"VSHLsv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1538 = VSHLsv16i8
  { 1539,	5,	1,	80,	4,	"VSHLsv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1539 = VSHLsv1i64
  { 1540,	5,	1,	80,	4,	"VSHLsv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1540 = VSHLsv2i32
  { 1541,	5,	1,	81,	4,	"VSHLsv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1541 = VSHLsv2i64
  { 1542,	5,	1,	80,	4,	"VSHLsv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1542 = VSHLsv4i16
  { 1543,	5,	1,	81,	4,	"VSHLsv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1543 = VSHLsv4i32
  { 1544,	5,	1,	81,	4,	"VSHLsv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1544 = VSHLsv8i16
  { 1545,	5,	1,	80,	4,	"VSHLsv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1545 = VSHLsv8i8
  { 1546,	5,	1,	81,	4,	"VSHLuv16i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1546 = VSHLuv16i8
  { 1547,	5,	1,	80,	4,	"VSHLuv1i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1547 = VSHLuv1i64
  { 1548,	5,	1,	80,	4,	"VSHLuv2i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1548 = VSHLuv2i32
  { 1549,	5,	1,	81,	4,	"VSHLuv2i64", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1549 = VSHLuv2i64
  { 1550,	5,	1,	80,	4,	"VSHLuv4i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1550 = VSHLuv4i16
  { 1551,	5,	1,	81,	4,	"VSHLuv4i32", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1551 = VSHLuv4i32
  { 1552,	5,	1,	81,	4,	"VSHLuv8i16", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo121 },  // Inst #1552 = VSHLuv8i16
  { 1553,	5,	1,	80,	4,	"VSHLuv8i8", 0|(1<<MCID::Predicable), 0x11300ULL, NULL, NULL, OperandInfo120 },  // Inst #1553 = VSHLuv8i8
  { 1554,	5,	1,	80,	4,	"VSHRNv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1554 = VSHRNv2i32
  { 1555,	5,	1,	80,	4,	"VSHRNv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1555 = VSHRNv4i16
  { 1556,	5,	1,	80,	4,	"VSHRNv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo199 },  // Inst #1556 = VSHRNv8i8
  { 1557,	5,	1,	80,	4,	"VSHRsv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1557 = VSHRsv16i8
  { 1558,	5,	1,	80,	4,	"VSHRsv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1558 = VSHRsv1i64
  { 1559,	5,	1,	80,	4,	"VSHRsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1559 = VSHRsv2i32
  { 1560,	5,	1,	80,	4,	"VSHRsv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1560 = VSHRsv2i64
  { 1561,	5,	1,	80,	4,	"VSHRsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1561 = VSHRsv4i16
  { 1562,	5,	1,	80,	4,	"VSHRsv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1562 = VSHRsv4i32
  { 1563,	5,	1,	80,	4,	"VSHRsv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1563 = VSHRsv8i16
  { 1564,	5,	1,	80,	4,	"VSHRsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1564 = VSHRsv8i8
  { 1565,	5,	1,	80,	4,	"VSHRuv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1565 = VSHRuv16i8
  { 1566,	5,	1,	80,	4,	"VSHRuv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1566 = VSHRuv1i64
  { 1567,	5,	1,	80,	4,	"VSHRuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1567 = VSHRuv2i32
  { 1568,	5,	1,	80,	4,	"VSHRuv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1568 = VSHRuv2i64
  { 1569,	5,	1,	80,	4,	"VSHRuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1569 = VSHRuv4i16
  { 1570,	5,	1,	80,	4,	"VSHRuv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1570 = VSHRuv4i32
  { 1571,	5,	1,	80,	4,	"VSHRuv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo136 },  // Inst #1571 = VSHRuv8i16
  { 1572,	5,	1,	80,	4,	"VSHRuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo135 },  // Inst #1572 = VSHRuv8i8
  { 1573,	5,	1,	129,	4,	"VSHTOD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1573 = VSHTOD
  { 1574,	5,	1,	130,	4,	"VSHTOS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1574 = VSHTOS
  { 1575,	4,	1,	129,	4,	"VSITOD", 0|(1<<MCID::Predicable), 0x8880ULL, NULL, NULL, OperandInfo132 },  // Inst #1575 = VSITOD
  { 1576,	4,	1,	130,	4,	"VSITOS", 0|(1<<MCID::Predicable), 0x28880ULL, NULL, NULL, OperandInfo123 },  // Inst #1576 = VSITOS
  { 1577,	6,	1,	81,	4,	"VSLIv16i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo208 },  // Inst #1577 = VSLIv16i8
  { 1578,	6,	1,	80,	4,	"VSLIv1i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo209 },  // Inst #1578 = VSLIv1i64
  { 1579,	6,	1,	80,	4,	"VSLIv2i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo209 },  // Inst #1579 = VSLIv2i32
  { 1580,	6,	1,	81,	4,	"VSLIv2i64", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo208 },  // Inst #1580 = VSLIv2i64
  { 1581,	6,	1,	80,	4,	"VSLIv4i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo209 },  // Inst #1581 = VSLIv4i16
  { 1582,	6,	1,	81,	4,	"VSLIv4i32", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo208 },  // Inst #1582 = VSLIv4i32
  { 1583,	6,	1,	81,	4,	"VSLIv8i16", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo208 },  // Inst #1583 = VSLIv8i16
  { 1584,	6,	1,	80,	4,	"VSLIv8i8", 0|(1<<MCID::Predicable), 0x11180ULL, NULL, NULL, OperandInfo209 },  // Inst #1584 = VSLIv8i8
  { 1585,	5,	1,	129,	4,	"VSLTOD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1585 = VSLTOD
  { 1586,	5,	1,	130,	4,	"VSLTOS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1586 = VSLTOS
  { 1587,	4,	1,	149,	4,	"VSQRTD", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo122 },  // Inst #1587 = VSQRTD
  { 1588,	4,	1,	148,	4,	"VSQRTS", 0|(1<<MCID::Predicable), 0x8780ULL, NULL, NULL, OperandInfo123 },  // Inst #1588 = VSQRTS
  { 1589,	6,	1,	68,	4,	"VSRAsv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1589 = VSRAsv16i8
  { 1590,	6,	1,	68,	4,	"VSRAsv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1590 = VSRAsv1i64
  { 1591,	6,	1,	68,	4,	"VSRAsv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1591 = VSRAsv2i32
  { 1592,	6,	1,	68,	4,	"VSRAsv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1592 = VSRAsv2i64
  { 1593,	6,	1,	68,	4,	"VSRAsv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1593 = VSRAsv4i16
  { 1594,	6,	1,	68,	4,	"VSRAsv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1594 = VSRAsv4i32
  { 1595,	6,	1,	68,	4,	"VSRAsv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1595 = VSRAsv8i16
  { 1596,	6,	1,	68,	4,	"VSRAsv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1596 = VSRAsv8i8
  { 1597,	6,	1,	68,	4,	"VSRAuv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1597 = VSRAuv16i8
  { 1598,	6,	1,	68,	4,	"VSRAuv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1598 = VSRAuv1i64
  { 1599,	6,	1,	68,	4,	"VSRAuv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1599 = VSRAuv2i32
  { 1600,	6,	1,	68,	4,	"VSRAuv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1600 = VSRAuv2i64
  { 1601,	6,	1,	68,	4,	"VSRAuv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1601 = VSRAuv4i16
  { 1602,	6,	1,	68,	4,	"VSRAuv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1602 = VSRAuv4i32
  { 1603,	6,	1,	68,	4,	"VSRAuv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1603 = VSRAuv8i16
  { 1604,	6,	1,	68,	4,	"VSRAuv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1604 = VSRAuv8i8
  { 1605,	6,	1,	81,	4,	"VSRIv16i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1605 = VSRIv16i8
  { 1606,	6,	1,	80,	4,	"VSRIv1i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1606 = VSRIv1i64
  { 1607,	6,	1,	80,	4,	"VSRIv2i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1607 = VSRIv2i32
  { 1608,	6,	1,	81,	4,	"VSRIv2i64", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1608 = VSRIv2i64
  { 1609,	6,	1,	80,	4,	"VSRIv4i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1609 = VSRIv4i16
  { 1610,	6,	1,	81,	4,	"VSRIv4i32", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1610 = VSRIv4i32
  { 1611,	6,	1,	81,	4,	"VSRIv8i16", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo202 },  // Inst #1611 = VSRIv8i16
  { 1612,	6,	1,	80,	4,	"VSRIv8i8", 0|(1<<MCID::Predicable), 0x11200ULL, NULL, NULL, OperandInfo203 },  // Inst #1612 = VSRIv8i8
  { 1613,	6,	0,	83,	4,	"VST1LNd16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo210 },  // Inst #1613 = VST1LNd16
  { 1614,	8,	1,	84,	4,	"VST1LNd16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo211 },  // Inst #1614 = VST1LNd16_UPD
  { 1615,	6,	0,	83,	4,	"VST1LNd32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo210 },  // Inst #1615 = VST1LNd32
  { 1616,	8,	1,	84,	4,	"VST1LNd32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo211 },  // Inst #1616 = VST1LNd32_UPD
  { 1617,	6,	0,	83,	4,	"VST1LNd8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo210 },  // Inst #1617 = VST1LNd8
  { 1618,	8,	1,	84,	4,	"VST1LNd8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10f06ULL, NULL, NULL, OperandInfo211 },  // Inst #1618 = VST1LNd8_UPD
  { 1619,	6,	0,	83,	4,	"VST1LNq16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1619 = VST1LNq16Pseudo
  { 1620,	8,	1,	84,	4,	"VST1LNq16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1620 = VST1LNq16Pseudo_UPD
  { 1621,	6,	0,	83,	4,	"VST1LNq32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1621 = VST1LNq32Pseudo
  { 1622,	8,	1,	84,	4,	"VST1LNq32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1622 = VST1LNq32Pseudo_UPD
  { 1623,	6,	0,	83,	4,	"VST1LNq8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1623 = VST1LNq8Pseudo
  { 1624,	8,	1,	84,	4,	"VST1LNq8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1624 = VST1LNq8Pseudo_UPD
  { 1625,	5,	0,	82,	4,	"VST1d16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo214 },  // Inst #1625 = VST1d16
  { 1626,	8,	0,	90,	4,	"VST1d16Q", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1626 = VST1d16Q
  { 1627,	10,	1,	91,	4,	"VST1d16Q_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1627 = VST1d16Q_UPD
  { 1628,	7,	0,	88,	4,	"VST1d16T", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1628 = VST1d16T
  { 1629,	9,	1,	89,	4,	"VST1d16T_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1629 = VST1d16T_UPD
  { 1630,	7,	1,	85,	4,	"VST1d16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo219 },  // Inst #1630 = VST1d16_UPD
  { 1631,	5,	0,	82,	4,	"VST1d32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo214 },  // Inst #1631 = VST1d32
  { 1632,	8,	0,	90,	4,	"VST1d32Q", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1632 = VST1d32Q
  { 1633,	10,	1,	91,	4,	"VST1d32Q_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1633 = VST1d32Q_UPD
  { 1634,	7,	0,	88,	4,	"VST1d32T", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1634 = VST1d32T
  { 1635,	9,	1,	89,	4,	"VST1d32T_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1635 = VST1d32T_UPD
  { 1636,	7,	1,	85,	4,	"VST1d32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo219 },  // Inst #1636 = VST1d32_UPD
  { 1637,	5,	0,	82,	4,	"VST1d64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo214 },  // Inst #1637 = VST1d64
  { 1638,	8,	0,	90,	4,	"VST1d64Q", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1638 = VST1d64Q
  { 1639,	5,	0,	90,	4,	"VST1d64QPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1639 = VST1d64QPseudo
  { 1640,	7,	1,	91,	4,	"VST1d64QPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1640 = VST1d64QPseudo_UPD
  { 1641,	10,	1,	91,	4,	"VST1d64Q_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1641 = VST1d64Q_UPD
  { 1642,	7,	0,	88,	4,	"VST1d64T", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1642 = VST1d64T
  { 1643,	5,	0,	88,	4,	"VST1d64TPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1643 = VST1d64TPseudo
  { 1644,	7,	1,	89,	4,	"VST1d64TPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1644 = VST1d64TPseudo_UPD
  { 1645,	9,	1,	89,	4,	"VST1d64T_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1645 = VST1d64T_UPD
  { 1646,	7,	1,	85,	4,	"VST1d64_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo219 },  // Inst #1646 = VST1d64_UPD
  { 1647,	5,	0,	82,	4,	"VST1d8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo214 },  // Inst #1647 = VST1d8
  { 1648,	8,	0,	90,	4,	"VST1d8Q", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1648 = VST1d8Q
  { 1649,	10,	1,	91,	4,	"VST1d8Q_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1649 = VST1d8Q_UPD
  { 1650,	7,	0,	88,	4,	"VST1d8T", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1650 = VST1d8T
  { 1651,	9,	1,	89,	4,	"VST1d8T_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1651 = VST1d8T_UPD
  { 1652,	7,	1,	85,	4,	"VST1d8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo219 },  // Inst #1652 = VST1d8_UPD
  { 1653,	6,	0,	86,	4,	"VST1q16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1653 = VST1q16
  { 1654,	5,	0,	86,	4,	"VST1q16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1654 = VST1q16Pseudo
  { 1655,	7,	1,	87,	4,	"VST1q16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1655 = VST1q16Pseudo_UPD
  { 1656,	8,	1,	87,	4,	"VST1q16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1656 = VST1q16_UPD
  { 1657,	6,	0,	86,	4,	"VST1q32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1657 = VST1q32
  { 1658,	5,	0,	86,	4,	"VST1q32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1658 = VST1q32Pseudo
  { 1659,	7,	1,	87,	4,	"VST1q32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1659 = VST1q32Pseudo_UPD
  { 1660,	8,	1,	87,	4,	"VST1q32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1660 = VST1q32_UPD
  { 1661,	6,	0,	86,	4,	"VST1q64", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1661 = VST1q64
  { 1662,	5,	0,	86,	4,	"VST1q64Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1662 = VST1q64Pseudo
  { 1663,	7,	1,	87,	4,	"VST1q64Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1663 = VST1q64Pseudo_UPD
  { 1664,	8,	1,	87,	4,	"VST1q64_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1664 = VST1q64_UPD
  { 1665,	6,	0,	86,	4,	"VST1q8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1665 = VST1q8
  { 1666,	5,	0,	86,	4,	"VST1q8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1666 = VST1q8Pseudo
  { 1667,	7,	1,	87,	4,	"VST1q8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1667 = VST1q8Pseudo_UPD
  { 1668,	8,	1,	87,	4,	"VST1q8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1668 = VST1q8_UPD
  { 1669,	7,	0,	93,	4,	"VST2LNd16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo226 },  // Inst #1669 = VST2LNd16
  { 1670,	6,	0,	93,	4,	"VST2LNd16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1670 = VST2LNd16Pseudo
  { 1671,	8,	1,	94,	4,	"VST2LNd16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1671 = VST2LNd16Pseudo_UPD
  { 1672,	9,	1,	94,	4,	"VST2LNd16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo227 },  // Inst #1672 = VST2LNd16_UPD
  { 1673,	7,	0,	93,	4,	"VST2LNd32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo226 },  // Inst #1673 = VST2LNd32
  { 1674,	6,	0,	93,	4,	"VST2LNd32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1674 = VST2LNd32Pseudo
  { 1675,	8,	1,	94,	4,	"VST2LNd32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1675 = VST2LNd32Pseudo_UPD
  { 1676,	9,	1,	94,	4,	"VST2LNd32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo227 },  // Inst #1676 = VST2LNd32_UPD
  { 1677,	7,	0,	93,	4,	"VST2LNd8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo226 },  // Inst #1677 = VST2LNd8
  { 1678,	6,	0,	93,	4,	"VST2LNd8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo212 },  // Inst #1678 = VST2LNd8Pseudo
  { 1679,	8,	1,	94,	4,	"VST2LNd8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo213 },  // Inst #1679 = VST2LNd8Pseudo_UPD
  { 1680,	9,	1,	94,	4,	"VST2LNd8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo227 },  // Inst #1680 = VST2LNd8_UPD
  { 1681,	7,	0,	93,	4,	"VST2LNq16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo226 },  // Inst #1681 = VST2LNq16
  { 1682,	6,	0,	93,	4,	"VST2LNq16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1682 = VST2LNq16Pseudo
  { 1683,	8,	1,	94,	4,	"VST2LNq16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1683 = VST2LNq16Pseudo_UPD
  { 1684,	9,	1,	94,	4,	"VST2LNq16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo227 },  // Inst #1684 = VST2LNq16_UPD
  { 1685,	7,	0,	93,	4,	"VST2LNq32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo226 },  // Inst #1685 = VST2LNq32
  { 1686,	6,	0,	93,	4,	"VST2LNq32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1686 = VST2LNq32Pseudo
  { 1687,	8,	1,	94,	4,	"VST2LNq32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1687 = VST2LNq32Pseudo_UPD
  { 1688,	9,	1,	94,	4,	"VST2LNq32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo227 },  // Inst #1688 = VST2LNq32_UPD
  { 1689,	6,	0,	92,	4,	"VST2b16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1689 = VST2b16
  { 1690,	8,	1,	95,	4,	"VST2b16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1690 = VST2b16_UPD
  { 1691,	6,	0,	92,	4,	"VST2b32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1691 = VST2b32
  { 1692,	8,	1,	95,	4,	"VST2b32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1692 = VST2b32_UPD
  { 1693,	6,	0,	92,	4,	"VST2b8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1693 = VST2b8
  { 1694,	8,	1,	95,	4,	"VST2b8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1694 = VST2b8_UPD
  { 1695,	6,	0,	92,	4,	"VST2d16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1695 = VST2d16
  { 1696,	5,	0,	92,	4,	"VST2d16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1696 = VST2d16Pseudo
  { 1697,	7,	1,	95,	4,	"VST2d16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1697 = VST2d16Pseudo_UPD
  { 1698,	8,	1,	95,	4,	"VST2d16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1698 = VST2d16_UPD
  { 1699,	6,	0,	92,	4,	"VST2d32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1699 = VST2d32
  { 1700,	5,	0,	92,	4,	"VST2d32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1700 = VST2d32Pseudo
  { 1701,	7,	1,	95,	4,	"VST2d32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1701 = VST2d32Pseudo_UPD
  { 1702,	8,	1,	95,	4,	"VST2d32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1702 = VST2d32_UPD
  { 1703,	6,	0,	92,	4,	"VST2d8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo222 },  // Inst #1703 = VST2d8
  { 1704,	5,	0,	92,	4,	"VST2d8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo223 },  // Inst #1704 = VST2d8Pseudo
  { 1705,	7,	1,	95,	4,	"VST2d8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo224 },  // Inst #1705 = VST2d8Pseudo_UPD
  { 1706,	8,	1,	95,	4,	"VST2d8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo225 },  // Inst #1706 = VST2d8_UPD
  { 1707,	8,	0,	96,	4,	"VST2q16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1707 = VST2q16
  { 1708,	5,	0,	96,	4,	"VST2q16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1708 = VST2q16Pseudo
  { 1709,	7,	1,	97,	4,	"VST2q16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1709 = VST2q16Pseudo_UPD
  { 1710,	10,	1,	97,	4,	"VST2q16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1710 = VST2q16_UPD
  { 1711,	8,	0,	96,	4,	"VST2q32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1711 = VST2q32
  { 1712,	5,	0,	96,	4,	"VST2q32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1712 = VST2q32Pseudo
  { 1713,	7,	1,	97,	4,	"VST2q32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1713 = VST2q32Pseudo_UPD
  { 1714,	10,	1,	97,	4,	"VST2q32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1714 = VST2q32_UPD
  { 1715,	8,	0,	96,	4,	"VST2q8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1715 = VST2q8
  { 1716,	5,	0,	96,	4,	"VST2q8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1716 = VST2q8Pseudo
  { 1717,	7,	1,	97,	4,	"VST2q8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1717 = VST2q8Pseudo_UPD
  { 1718,	10,	1,	97,	4,	"VST2q8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1718 = VST2q8_UPD
  { 1719,	8,	0,	99,	4,	"VST3LNd16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo230 },  // Inst #1719 = VST3LNd16
  { 1720,	6,	0,	99,	4,	"VST3LNd16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1720 = VST3LNd16Pseudo
  { 1721,	8,	1,	100,	4,	"VST3LNd16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1721 = VST3LNd16Pseudo_UPD
  { 1722,	10,	1,	100,	4,	"VST3LNd16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo231 },  // Inst #1722 = VST3LNd16_UPD
  { 1723,	8,	0,	99,	4,	"VST3LNd32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo230 },  // Inst #1723 = VST3LNd32
  { 1724,	6,	0,	99,	4,	"VST3LNd32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1724 = VST3LNd32Pseudo
  { 1725,	8,	1,	100,	4,	"VST3LNd32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1725 = VST3LNd32Pseudo_UPD
  { 1726,	10,	1,	100,	4,	"VST3LNd32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo231 },  // Inst #1726 = VST3LNd32_UPD
  { 1727,	8,	0,	99,	4,	"VST3LNd8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo230 },  // Inst #1727 = VST3LNd8
  { 1728,	6,	0,	99,	4,	"VST3LNd8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1728 = VST3LNd8Pseudo
  { 1729,	8,	1,	100,	4,	"VST3LNd8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1729 = VST3LNd8Pseudo_UPD
  { 1730,	10,	1,	100,	4,	"VST3LNd8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo231 },  // Inst #1730 = VST3LNd8_UPD
  { 1731,	8,	0,	99,	4,	"VST3LNq16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo230 },  // Inst #1731 = VST3LNq16
  { 1732,	6,	0,	99,	4,	"VST3LNq16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo232 },  // Inst #1732 = VST3LNq16Pseudo
  { 1733,	8,	1,	100,	4,	"VST3LNq16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo233 },  // Inst #1733 = VST3LNq16Pseudo_UPD
  { 1734,	10,	1,	100,	4,	"VST3LNq16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo231 },  // Inst #1734 = VST3LNq16_UPD
  { 1735,	8,	0,	99,	4,	"VST3LNq32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo230 },  // Inst #1735 = VST3LNq32
  { 1736,	6,	0,	99,	4,	"VST3LNq32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo232 },  // Inst #1736 = VST3LNq32Pseudo
  { 1737,	8,	1,	100,	4,	"VST3LNq32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo233 },  // Inst #1737 = VST3LNq32Pseudo_UPD
  { 1738,	10,	1,	100,	4,	"VST3LNq32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo231 },  // Inst #1738 = VST3LNq32_UPD
  { 1739,	7,	0,	98,	4,	"VST3d16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1739 = VST3d16
  { 1740,	5,	0,	98,	4,	"VST3d16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1740 = VST3d16Pseudo
  { 1741,	7,	1,	101,	4,	"VST3d16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1741 = VST3d16Pseudo_UPD
  { 1742,	9,	1,	101,	4,	"VST3d16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1742 = VST3d16_UPD
  { 1743,	7,	0,	98,	4,	"VST3d32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1743 = VST3d32
  { 1744,	5,	0,	98,	4,	"VST3d32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1744 = VST3d32Pseudo
  { 1745,	7,	1,	101,	4,	"VST3d32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1745 = VST3d32Pseudo_UPD
  { 1746,	9,	1,	101,	4,	"VST3d32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1746 = VST3d32_UPD
  { 1747,	7,	0,	98,	4,	"VST3d8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1747 = VST3d8
  { 1748,	5,	0,	98,	4,	"VST3d8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1748 = VST3d8Pseudo
  { 1749,	7,	1,	101,	4,	"VST3d8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1749 = VST3d8Pseudo_UPD
  { 1750,	9,	1,	101,	4,	"VST3d8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1750 = VST3d8_UPD
  { 1751,	7,	0,	98,	4,	"VST3q16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1751 = VST3q16
  { 1752,	7,	1,	101,	4,	"VST3q16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1752 = VST3q16Pseudo_UPD
  { 1753,	9,	1,	101,	4,	"VST3q16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1753 = VST3q16_UPD
  { 1754,	5,	0,	98,	4,	"VST3q16oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1754 = VST3q16oddPseudo
  { 1755,	7,	1,	101,	4,	"VST3q16oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1755 = VST3q16oddPseudo_UPD
  { 1756,	7,	0,	98,	4,	"VST3q32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1756 = VST3q32
  { 1757,	7,	1,	101,	4,	"VST3q32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1757 = VST3q32Pseudo_UPD
  { 1758,	9,	1,	101,	4,	"VST3q32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1758 = VST3q32_UPD
  { 1759,	5,	0,	98,	4,	"VST3q32oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1759 = VST3q32oddPseudo
  { 1760,	7,	1,	101,	4,	"VST3q32oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1760 = VST3q32oddPseudo_UPD
  { 1761,	7,	0,	98,	4,	"VST3q8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo217 },  // Inst #1761 = VST3q8
  { 1762,	7,	1,	101,	4,	"VST3q8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1762 = VST3q8Pseudo_UPD
  { 1763,	9,	1,	101,	4,	"VST3q8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo218 },  // Inst #1763 = VST3q8_UPD
  { 1764,	5,	0,	98,	4,	"VST3q8oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1764 = VST3q8oddPseudo
  { 1765,	7,	1,	101,	4,	"VST3q8oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1765 = VST3q8oddPseudo_UPD
  { 1766,	9,	0,	103,	4,	"VST4LNd16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo236 },  // Inst #1766 = VST4LNd16
  { 1767,	6,	0,	103,	4,	"VST4LNd16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1767 = VST4LNd16Pseudo
  { 1768,	8,	1,	104,	4,	"VST4LNd16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1768 = VST4LNd16Pseudo_UPD
  { 1769,	11,	1,	104,	4,	"VST4LNd16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo237 },  // Inst #1769 = VST4LNd16_UPD
  { 1770,	9,	0,	103,	4,	"VST4LNd32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo236 },  // Inst #1770 = VST4LNd32
  { 1771,	6,	0,	103,	4,	"VST4LNd32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1771 = VST4LNd32Pseudo
  { 1772,	8,	1,	104,	4,	"VST4LNd32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1772 = VST4LNd32Pseudo_UPD
  { 1773,	11,	1,	104,	4,	"VST4LNd32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo237 },  // Inst #1773 = VST4LNd32_UPD
  { 1774,	9,	0,	103,	4,	"VST4LNd8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo236 },  // Inst #1774 = VST4LNd8
  { 1775,	6,	0,	103,	4,	"VST4LNd8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo228 },  // Inst #1775 = VST4LNd8Pseudo
  { 1776,	8,	1,	104,	4,	"VST4LNd8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo229 },  // Inst #1776 = VST4LNd8Pseudo_UPD
  { 1777,	11,	1,	104,	4,	"VST4LNd8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo237 },  // Inst #1777 = VST4LNd8_UPD
  { 1778,	9,	0,	103,	4,	"VST4LNq16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo236 },  // Inst #1778 = VST4LNq16
  { 1779,	6,	0,	103,	4,	"VST4LNq16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo232 },  // Inst #1779 = VST4LNq16Pseudo
  { 1780,	8,	1,	104,	4,	"VST4LNq16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo233 },  // Inst #1780 = VST4LNq16Pseudo_UPD
  { 1781,	11,	1,	104,	4,	"VST4LNq16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo237 },  // Inst #1781 = VST4LNq16_UPD
  { 1782,	9,	0,	103,	4,	"VST4LNq32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo236 },  // Inst #1782 = VST4LNq32
  { 1783,	6,	0,	103,	4,	"VST4LNq32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo232 },  // Inst #1783 = VST4LNq32Pseudo
  { 1784,	8,	1,	104,	4,	"VST4LNq32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo233 },  // Inst #1784 = VST4LNq32Pseudo_UPD
  { 1785,	11,	1,	104,	4,	"VST4LNq32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo237 },  // Inst #1785 = VST4LNq32_UPD
  { 1786,	8,	0,	102,	4,	"VST4d16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1786 = VST4d16
  { 1787,	5,	0,	102,	4,	"VST4d16Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1787 = VST4d16Pseudo
  { 1788,	7,	1,	105,	4,	"VST4d16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1788 = VST4d16Pseudo_UPD
  { 1789,	10,	1,	105,	4,	"VST4d16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1789 = VST4d16_UPD
  { 1790,	8,	0,	102,	4,	"VST4d32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1790 = VST4d32
  { 1791,	5,	0,	102,	4,	"VST4d32Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1791 = VST4d32Pseudo
  { 1792,	7,	1,	105,	4,	"VST4d32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1792 = VST4d32Pseudo_UPD
  { 1793,	10,	1,	105,	4,	"VST4d32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1793 = VST4d32_UPD
  { 1794,	8,	0,	102,	4,	"VST4d8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1794 = VST4d8
  { 1795,	5,	0,	102,	4,	"VST4d8Pseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo220 },  // Inst #1795 = VST4d8Pseudo
  { 1796,	7,	1,	105,	4,	"VST4d8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo221 },  // Inst #1796 = VST4d8Pseudo_UPD
  { 1797,	10,	1,	105,	4,	"VST4d8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1797 = VST4d8_UPD
  { 1798,	8,	0,	102,	4,	"VST4q16", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1798 = VST4q16
  { 1799,	7,	1,	105,	4,	"VST4q16Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1799 = VST4q16Pseudo_UPD
  { 1800,	10,	1,	105,	4,	"VST4q16_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1800 = VST4q16_UPD
  { 1801,	5,	0,	102,	4,	"VST4q16oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1801 = VST4q16oddPseudo
  { 1802,	7,	1,	105,	4,	"VST4q16oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1802 = VST4q16oddPseudo_UPD
  { 1803,	8,	0,	102,	4,	"VST4q32", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1803 = VST4q32
  { 1804,	7,	1,	105,	4,	"VST4q32Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1804 = VST4q32Pseudo_UPD
  { 1805,	10,	1,	105,	4,	"VST4q32_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1805 = VST4q32_UPD
  { 1806,	5,	0,	102,	4,	"VST4q32oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1806 = VST4q32oddPseudo
  { 1807,	7,	1,	105,	4,	"VST4q32oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1807 = VST4q32oddPseudo_UPD
  { 1808,	8,	0,	102,	4,	"VST4q8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo215 },  // Inst #1808 = VST4q8
  { 1809,	7,	1,	105,	4,	"VST4q8Pseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1809 = VST4q8Pseudo_UPD
  { 1810,	10,	1,	105,	4,	"VST4q8_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10f06ULL, NULL, NULL, OperandInfo216 },  // Inst #1810 = VST4q8_UPD
  { 1811,	5,	0,	102,	4,	"VST4q8oddPseudo", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo235 },  // Inst #1811 = VST4q8oddPseudo
  { 1812,	7,	1,	105,	4,	"VST4q8oddPseudo_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0x10006ULL, NULL, NULL, OperandInfo234 },  // Inst #1812 = VST4q8oddPseudo_UPD
  { 1813,	5,	1,	139,	4,	"VSTMDDB_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x8be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1813 = VSTMDDB_UPD
  { 1814,	4,	0,	138,	4,	"VSTMDIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x8b84ULL, NULL, NULL, OperandInfo54 },  // Inst #1814 = VSTMDIA
  { 1815,	5,	1,	139,	4,	"VSTMDIA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x8be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1815 = VSTMDIA_UPD
  { 1816,	4,	0,	153,	4,	"VSTMQIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x18004ULL, NULL, NULL, OperandInfo139 },  // Inst #1816 = VSTMQIA
  { 1817,	5,	1,	139,	4,	"VSTMSDB_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x18be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1817 = VSTMSDB_UPD
  { 1818,	4,	0,	138,	4,	"VSTMSIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x18b84ULL, NULL, NULL, OperandInfo54 },  // Inst #1818 = VSTMSIA
  { 1819,	5,	1,	139,	4,	"VSTMSIA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x18be4ULL, NULL, NULL, OperandInfo55 },  // Inst #1819 = VSTMSIA_UPD
  { 1820,	5,	0,	152,	4,	"VSTRD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x18b05ULL, NULL, NULL, OperandInfo145 },  // Inst #1820 = VSTRD
  { 1821,	5,	0,	151,	4,	"VSTRS", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0x18b05ULL, NULL, NULL, OperandInfo173 },  // Inst #1821 = VSTRS
  { 1822,	5,	1,	123,	4,	"VSUBD", 0|(1<<MCID::Predicable), 0x8800ULL, NULL, NULL, OperandInfo120 },  // Inst #1822 = VSUBD
  { 1823,	5,	1,	6,	4,	"VSUBHNv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1823 = VSUBHNv2i32
  { 1824,	5,	1,	6,	4,	"VSUBHNv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1824 = VSUBHNv4i16
  { 1825,	5,	1,	6,	4,	"VSUBHNv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo125 },  // Inst #1825 = VSUBHNv8i8
  { 1826,	5,	1,	80,	4,	"VSUBLsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1826 = VSUBLsv2i64
  { 1827,	5,	1,	80,	4,	"VSUBLsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1827 = VSUBLsv4i32
  { 1828,	5,	1,	80,	4,	"VSUBLsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1828 = VSUBLsv8i16
  { 1829,	5,	1,	80,	4,	"VSUBLuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1829 = VSUBLuv2i64
  { 1830,	5,	1,	80,	4,	"VSUBLuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1830 = VSUBLuv4i32
  { 1831,	5,	1,	80,	4,	"VSUBLuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo119 },  // Inst #1831 = VSUBLuv8i16
  { 1832,	5,	1,	122,	4,	"VSUBS", 0|(1<<MCID::Predicable), 0x28800ULL, NULL, NULL, OperandInfo126 },  // Inst #1832 = VSUBS
  { 1833,	5,	1,	108,	4,	"VSUBWsv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1833 = VSUBWsv2i64
  { 1834,	5,	1,	108,	4,	"VSUBWsv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1834 = VSUBWsv4i32
  { 1835,	5,	1,	108,	4,	"VSUBWsv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1835 = VSUBWsv8i16
  { 1836,	5,	1,	108,	4,	"VSUBWuv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1836 = VSUBWuv2i64
  { 1837,	5,	1,	108,	4,	"VSUBWuv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1837 = VSUBWuv4i32
  { 1838,	5,	1,	108,	4,	"VSUBWuv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo127 },  // Inst #1838 = VSUBWuv8i16
  { 1839,	5,	1,	4,	4,	"VSUBfd", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1839 = VSUBfd
  { 1840,	5,	1,	5,	4,	"VSUBfq", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1840 = VSUBfq
  { 1841,	5,	1,	109,	4,	"VSUBv16i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1841 = VSUBv16i8
  { 1842,	5,	1,	108,	4,	"VSUBv1i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1842 = VSUBv1i64
  { 1843,	5,	1,	108,	4,	"VSUBv2i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1843 = VSUBv2i32
  { 1844,	5,	1,	109,	4,	"VSUBv2i64", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1844 = VSUBv2i64
  { 1845,	5,	1,	108,	4,	"VSUBv4i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1845 = VSUBv4i16
  { 1846,	5,	1,	109,	4,	"VSUBv4i32", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1846 = VSUBv4i32
  { 1847,	5,	1,	109,	4,	"VSUBv8i16", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1847 = VSUBv8i16
  { 1848,	5,	1,	108,	4,	"VSUBv8i8", 0|(1<<MCID::Predicable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1848 = VSUBv8i8
  { 1849,	4,	1,	240,	4,	"VSWPd", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo122 },  // Inst #1849 = VSWPd
  { 1850,	4,	1,	240,	4,	"VSWPq", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo124 },  // Inst #1850 = VSWPq
  { 1851,	5,	1,	110,	4,	"VTBL1", 0|(1<<MCID::Predicable), 0x11480ULL, NULL, NULL, OperandInfo120 },  // Inst #1851 = VTBL1
  { 1852,	6,	1,	111,	4,	"VTBL2", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo238 },  // Inst #1852 = VTBL2
  { 1853,	5,	1,	111,	4,	"VTBL2Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo239 },  // Inst #1853 = VTBL2Pseudo
  { 1854,	7,	1,	112,	4,	"VTBL3", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo240 },  // Inst #1854 = VTBL3
  { 1855,	5,	1,	112,	4,	"VTBL3Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo241 },  // Inst #1855 = VTBL3Pseudo
  { 1856,	8,	1,	113,	4,	"VTBL4", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo242 },  // Inst #1856 = VTBL4
  { 1857,	5,	1,	113,	4,	"VTBL4Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo241 },  // Inst #1857 = VTBL4Pseudo
  { 1858,	6,	1,	114,	4,	"VTBX1", 0|(1<<MCID::Predicable), 0x11480ULL, NULL, NULL, OperandInfo118 },  // Inst #1858 = VTBX1
  { 1859,	7,	1,	115,	4,	"VTBX2", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo243 },  // Inst #1859 = VTBX2
  { 1860,	6,	1,	115,	4,	"VTBX2Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo244 },  // Inst #1860 = VTBX2Pseudo
  { 1861,	8,	1,	116,	4,	"VTBX3", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo245 },  // Inst #1861 = VTBX3
  { 1862,	6,	1,	116,	4,	"VTBX3Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo246 },  // Inst #1862 = VTBX3Pseudo
  { 1863,	9,	1,	117,	4,	"VTBX4", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0x11480ULL, NULL, NULL, OperandInfo247 },  // Inst #1863 = VTBX4
  { 1864,	6,	1,	117,	4,	"VTBX4Pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x10000ULL, NULL, NULL, OperandInfo246 },  // Inst #1864 = VTBX4Pseudo
  { 1865,	5,	1,	126,	4,	"VTOSHD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1865 = VTOSHD
  { 1866,	5,	1,	133,	4,	"VTOSHS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1866 = VTOSHS
  { 1867,	4,	1,	126,	4,	"VTOSIRD", 0|(1<<MCID::Predicable), 0x8880ULL, ImplicitList6, NULL, OperandInfo133 },  // Inst #1867 = VTOSIRD
  { 1868,	4,	1,	133,	4,	"VTOSIRS", 0|(1<<MCID::Predicable), 0x8880ULL, ImplicitList6, NULL, OperandInfo123 },  // Inst #1868 = VTOSIRS
  { 1869,	4,	1,	126,	4,	"VTOSIZD", 0|(1<<MCID::Predicable), 0x8880ULL, NULL, NULL, OperandInfo133 },  // Inst #1869 = VTOSIZD
  { 1870,	4,	1,	133,	4,	"VTOSIZS", 0|(1<<MCID::Predicable), 0x28880ULL, NULL, NULL, OperandInfo123 },  // Inst #1870 = VTOSIZS
  { 1871,	5,	1,	126,	4,	"VTOSLD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1871 = VTOSLD
  { 1872,	5,	1,	133,	4,	"VTOSLS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1872 = VTOSLS
  { 1873,	5,	1,	126,	4,	"VTOUHD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1873 = VTOUHD
  { 1874,	5,	1,	133,	4,	"VTOUHS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1874 = VTOUHS
  { 1875,	4,	1,	126,	4,	"VTOUIRD", 0|(1<<MCID::Predicable), 0x8880ULL, ImplicitList6, NULL, OperandInfo133 },  // Inst #1875 = VTOUIRD
  { 1876,	4,	1,	133,	4,	"VTOUIRS", 0|(1<<MCID::Predicable), 0x8880ULL, ImplicitList6, NULL, OperandInfo123 },  // Inst #1876 = VTOUIRS
  { 1877,	4,	1,	126,	4,	"VTOUIZD", 0|(1<<MCID::Predicable), 0x8880ULL, NULL, NULL, OperandInfo133 },  // Inst #1877 = VTOUIZD
  { 1878,	4,	1,	133,	4,	"VTOUIZS", 0|(1<<MCID::Predicable), 0x28880ULL, NULL, NULL, OperandInfo123 },  // Inst #1878 = VTOUIZS
  { 1879,	5,	1,	126,	4,	"VTOULD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1879 = VTOULD
  { 1880,	5,	1,	133,	4,	"VTOULS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1880 = VTOULS
  { 1881,	6,	2,	71,	4,	"VTRNd16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1881 = VTRNd16
  { 1882,	6,	2,	71,	4,	"VTRNd32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1882 = VTRNd32
  { 1883,	6,	2,	71,	4,	"VTRNd8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1883 = VTRNd8
  { 1884,	6,	2,	72,	4,	"VTRNq16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1884 = VTRNq16
  { 1885,	6,	2,	72,	4,	"VTRNq32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1885 = VTRNq32
  { 1886,	6,	2,	72,	4,	"VTRNq8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1886 = VTRNq8
  { 1887,	5,	1,	7,	4,	"VTSTv16i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1887 = VTSTv16i8
  { 1888,	5,	1,	6,	4,	"VTSTv2i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1888 = VTSTv2i32
  { 1889,	5,	1,	6,	4,	"VTSTv4i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1889 = VTSTv4i16
  { 1890,	5,	1,	7,	4,	"VTSTv4i32", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1890 = VTSTv4i32
  { 1891,	5,	1,	7,	4,	"VTSTv8i16", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo121 },  // Inst #1891 = VTSTv8i16
  { 1892,	5,	1,	6,	4,	"VTSTv8i8", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0x11280ULL, NULL, NULL, OperandInfo120 },  // Inst #1892 = VTSTv8i8
  { 1893,	5,	1,	129,	4,	"VUHTOD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1893 = VUHTOD
  { 1894,	5,	1,	130,	4,	"VUHTOS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1894 = VUHTOS
  { 1895,	4,	1,	129,	4,	"VUITOD", 0|(1<<MCID::Predicable), 0x8880ULL, NULL, NULL, OperandInfo132 },  // Inst #1895 = VUITOD
  { 1896,	4,	1,	130,	4,	"VUITOS", 0|(1<<MCID::Predicable), 0x28880ULL, NULL, NULL, OperandInfo123 },  // Inst #1896 = VUITOS
  { 1897,	5,	1,	129,	4,	"VULTOD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x8880ULL, NULL, NULL, OperandInfo206 },  // Inst #1897 = VULTOD
  { 1898,	5,	1,	130,	4,	"VULTOS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x28880ULL, NULL, NULL, OperandInfo207 },  // Inst #1898 = VULTOS
  { 1899,	6,	2,	71,	4,	"VUZPd16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1899 = VUZPd16
  { 1900,	6,	2,	71,	4,	"VUZPd32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1900 = VUZPd32
  { 1901,	6,	2,	71,	4,	"VUZPd8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1901 = VUZPd8
  { 1902,	6,	2,	73,	4,	"VUZPq16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1902 = VUZPq16
  { 1903,	6,	2,	73,	4,	"VUZPq32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1903 = VUZPq32
  { 1904,	6,	2,	73,	4,	"VUZPq8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1904 = VUZPq8
  { 1905,	6,	2,	71,	4,	"VZIPd16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1905 = VZIPd16
  { 1906,	6,	2,	71,	4,	"VZIPd32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1906 = VZIPd32
  { 1907,	6,	2,	71,	4,	"VZIPd8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo248 },  // Inst #1907 = VZIPd8
  { 1908,	6,	2,	73,	4,	"VZIPq16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1908 = VZIPq16
  { 1909,	6,	2,	73,	4,	"VZIPq32", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1909 = VZIPq32
  { 1910,	6,	2,	73,	4,	"VZIPq8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x11000ULL, NULL, NULL, OperandInfo249 },  // Inst #1910 = VZIPq8
  { 1911,	2,	0,	240,	4,	"WFE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo38 },  // Inst #1911 = WFE
  { 1912,	2,	0,	240,	4,	"WFI", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo38 },  // Inst #1912 = WFI
  { 1913,	2,	0,	240,	4,	"YIELD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xd00ULL, NULL, NULL, OperandInfo38 },  // Inst #1913 = YIELD
  { 1914,	3,	1,	157,	4,	"t2ADCSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo250 },  // Inst #1914 = t2ADCSri
  { 1915,	3,	1,	158,	4,	"t2ADCSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo251 },  // Inst #1915 = t2ADCSrr
  { 1916,	4,	1,	159,	4,	"t2ADCSrs", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo252 },  // Inst #1916 = t2ADCSrs
  { 1917,	6,	1,	157,	4,	"t2ADCri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo253 },  // Inst #1917 = t2ADCri
  { 1918,	6,	1,	158,	4,	"t2ADCrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo254 },  // Inst #1918 = t2ADCrr
  { 1919,	7,	1,	159,	4,	"t2ADCrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo255 },  // Inst #1919 = t2ADCrs
  { 1920,	5,	1,	157,	4,	"t2ADDSri", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo256 },  // Inst #1920 = t2ADDSri
  { 1921,	5,	1,	158,	4,	"t2ADDSrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0xc80ULL, NULL, ImplicitList1, OperandInfo257 },  // Inst #1921 = t2ADDSrr
  { 1922,	6,	1,	159,	4,	"t2ADDSrs", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo258 },  // Inst #1922 = t2ADDSrs
  { 1923,	6,	1,	157,	4,	"t2ADDri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo259 },  // Inst #1923 = t2ADDri
  { 1924,	5,	1,	157,	4,	"t2ADDri12", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo256 },  // Inst #1924 = t2ADDri12
  { 1925,	6,	1,	158,	4,	"t2ADDrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo260 },  // Inst #1925 = t2ADDrr
  { 1926,	7,	1,	159,	4,	"t2ADDrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo261 },  // Inst #1926 = t2ADDrs
  { 1927,	4,	1,	157,	4,	"t2ADR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo262 },  // Inst #1927 = t2ADR
  { 1928,	6,	1,	163,	4,	"t2ANDri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #1928 = t2ANDri
  { 1929,	6,	1,	164,	4,	"t2ANDrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #1929 = t2ANDrr
  { 1930,	7,	1,	165,	4,	"t2ANDrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #1930 = t2ANDrs
  { 1931,	6,	1,	206,	4,	"t2ASRri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #1931 = t2ASRri
  { 1932,	6,	1,	207,	4,	"t2ASRrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #1932 = t2ASRrr
  { 1933,	1,	0,	0,	4,	"t2B", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0xc80ULL, NULL, NULL, OperandInfo24 },  // Inst #1933 = t2B
  { 1934,	5,	1,	239,	4,	"t2BFC", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo263 },  // Inst #1934 = t2BFC
  { 1935,	6,	1,	163,	4,	"t2BFI", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo264 },  // Inst #1935 = t2BFI
  { 1936,	7,	1,	163,	4,	"t2BFI4p", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo265 },  // Inst #1936 = t2BFI4p
  { 1937,	6,	1,	163,	4,	"t2BICri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #1937 = t2BICri
  { 1938,	6,	1,	164,	4,	"t2BICrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #1938 = t2BICrr
  { 1939,	7,	1,	165,	4,	"t2BICrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #1939 = t2BICrs
  { 1940,	4,	0,	0,	0,	"t2BR_JT", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable), 0x0ULL, NULL, NULL, OperandInfo35 },  // Inst #1940 = t2BR_JT
  { 1941,	3,	0,	240,	4,	"t2BXJ", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo266 },  // Inst #1941 = t2BXJ
  { 1942,	3,	0,	0,	4,	"t2Bcc", 0|(1<<MCID::Branch)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo33 },  // Inst #1942 = t2Bcc
  { 1943,	6,	0,	240,	4,	"t2CDP2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo40 },  // Inst #1943 = t2CDP2
  { 1944,	0,	0,	240,	4,	"t2CLREX", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, 0 },  // Inst #1944 = t2CLREX
  { 1945,	4,	1,	238,	4,	"t2CLZ", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo267 },  // Inst #1945 = t2CLZ
  { 1946,	4,	0,	172,	4,	"t2CMNzri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #1946 = t2CMNzri
  { 1947,	4,	0,	173,	4,	"t2CMNzrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo268 },  // Inst #1947 = t2CMNzrr
  { 1948,	5,	0,	174,	4,	"t2CMNzrs", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo269 },  // Inst #1948 = t2CMNzrs
  { 1949,	4,	0,	172,	4,	"t2CMPri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #1949 = t2CMPri
  { 1950,	4,	0,	173,	4,	"t2CMPrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo268 },  // Inst #1950 = t2CMPrr
  { 1951,	5,	0,	174,	4,	"t2CMPrs", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo269 },  // Inst #1951 = t2CMPrs
  { 1952,	1,	0,	240,	4,	"t2CPS1p", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo2 },  // Inst #1952 = t2CPS1p
  { 1953,	2,	0,	240,	4,	"t2CPS2p", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo7 },  // Inst #1953 = t2CPS2p
  { 1954,	3,	0,	240,	4,	"t2CPS3p", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo3 },  // Inst #1954 = t2CPS3p
  { 1955,	3,	0,	240,	4,	"t2DBG", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo30 },  // Inst #1955 = t2DBG
  { 1956,	1,	0,	240,	4,	"t2DMB", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo5 },  // Inst #1956 = t2DMB
  { 1957,	1,	0,	240,	4,	"t2DSB", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo5 },  // Inst #1957 = t2DSB
  { 1958,	6,	1,	163,	4,	"t2EORri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #1958 = t2EORri
  { 1959,	6,	1,	164,	4,	"t2EORrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #1959 = t2EORrr
  { 1960,	7,	1,	165,	4,	"t2EORrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #1960 = t2EORrs
  { 1961,	0,	0,	240,	4,	"t2ISB", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, 0 },  // Inst #1961 = t2ISB
  { 1962,	2,	0,	162,	2,	"t2IT", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, ImplicitList13, OperandInfo7 },  // Inst #1962 = t2IT
  { 1963,	2,	0,	240,	0,	"t2Int_eh_sjlj_setjmp", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, ImplicitList8, OperandInfo270 },  // Inst #1963 = t2Int_eh_sjlj_setjmp
  { 1964,	2,	0,	240,	0,	"t2Int_eh_sjlj_setjmp_nofp", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, ImplicitList9, OperandInfo270 },  // Inst #1964 = t2Int_eh_sjlj_setjmp_nofp
  { 1965,	4,	0,	190,	4,	"t2LDMDB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #1965 = t2LDMDB
  { 1966,	5,	1,	192,	4,	"t2LDMDB_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo55 },  // Inst #1966 = t2LDMDB_UPD
  { 1967,	4,	0,	190,	4,	"t2LDMIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #1967 = t2LDMIA
  { 1968,	5,	1,	191,	4,	"t2LDMIA_RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #1968 = t2LDMIA_RET
  { 1969,	5,	1,	192,	4,	"t2LDMIA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo55 },  // Inst #1969 = t2LDMIA_UPD
  { 1970,	5,	1,	179,	4,	"t2LDRBT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1970 = t2LDRBT
  { 1971,	6,	2,	180,	4,	"t2LDRB_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo272 },  // Inst #1971 = t2LDRB_POST
  { 1972,	6,	2,	180,	4,	"t2LDRB_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo64 },  // Inst #1972 = t2LDRB_PRE
  { 1973,	5,	1,	179,	4,	"t2LDRBi12", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #1973 = t2LDRBi12
  { 1974,	5,	1,	179,	4,	"t2LDRBi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1974 = t2LDRBi8
  { 1975,	4,	1,	179,	4,	"t2LDRBpci", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8eULL, NULL, NULL, OperandInfo262 },  // Inst #1975 = t2LDRBpci
  { 1976,	6,	1,	183,	4,	"t2LDRBs", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #1976 = t2LDRBs
  { 1977,	7,	3,	187,	4,	"t2LDRD_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8fULL, NULL, NULL, OperandInfo274 },  // Inst #1977 = t2LDRD_POST
  { 1978,	7,	3,	187,	4,	"t2LDRD_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8fULL, NULL, NULL, OperandInfo274 },  // Inst #1978 = t2LDRD_PRE
  { 1979,	6,	2,	185,	4,	"t2LDRDi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraDefRegAllocReq), 0xc8fULL, NULL, NULL, OperandInfo275 },  // Inst #1979 = t2LDRDi8
  { 1980,	4,	1,	240,	4,	"t2LDREX", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo276 },  // Inst #1980 = t2LDREX
  { 1981,	4,	1,	240,	4,	"t2LDREXB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo276 },  // Inst #1981 = t2LDREXB
  { 1982,	5,	2,	240,	4,	"t2LDREXD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo277 },  // Inst #1982 = t2LDREXD
  { 1983,	4,	1,	240,	4,	"t2LDREXH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo276 },  // Inst #1983 = t2LDREXH
  { 1984,	5,	1,	179,	4,	"t2LDRHT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1984 = t2LDRHT
  { 1985,	6,	2,	180,	4,	"t2LDRH_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo272 },  // Inst #1985 = t2LDRH_POST
  { 1986,	6,	2,	180,	4,	"t2LDRH_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo64 },  // Inst #1986 = t2LDRH_PRE
  { 1987,	5,	1,	179,	4,	"t2LDRHi12", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #1987 = t2LDRHi12
  { 1988,	5,	1,	179,	4,	"t2LDRHi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1988 = t2LDRHi8
  { 1989,	4,	1,	179,	4,	"t2LDRHpci", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8eULL, NULL, NULL, OperandInfo262 },  // Inst #1989 = t2LDRHpci
  { 1990,	6,	1,	183,	4,	"t2LDRHs", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #1990 = t2LDRHs
  { 1991,	5,	1,	179,	4,	"t2LDRSBT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1991 = t2LDRSBT
  { 1992,	6,	2,	180,	4,	"t2LDRSB_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo272 },  // Inst #1992 = t2LDRSB_POST
  { 1993,	6,	2,	180,	4,	"t2LDRSB_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo64 },  // Inst #1993 = t2LDRSB_PRE
  { 1994,	5,	1,	179,	4,	"t2LDRSBi12", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #1994 = t2LDRSBi12
  { 1995,	5,	1,	179,	4,	"t2LDRSBi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1995 = t2LDRSBi8
  { 1996,	4,	1,	179,	4,	"t2LDRSBpci", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8eULL, NULL, NULL, OperandInfo262 },  // Inst #1996 = t2LDRSBpci
  { 1997,	6,	1,	183,	4,	"t2LDRSBs", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #1997 = t2LDRSBs
  { 1998,	5,	1,	179,	4,	"t2LDRSHT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #1998 = t2LDRSHT
  { 1999,	6,	2,	180,	4,	"t2LDRSH_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo272 },  // Inst #1999 = t2LDRSH_POST
  { 2000,	6,	2,	180,	4,	"t2LDRSH_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo64 },  // Inst #2000 = t2LDRSH_PRE
  { 2001,	5,	1,	179,	4,	"t2LDRSHi12", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #2001 = t2LDRSHi12
  { 2002,	5,	1,	179,	4,	"t2LDRSHi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2002 = t2LDRSHi8
  { 2003,	4,	1,	179,	4,	"t2LDRSHpci", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8eULL, NULL, NULL, OperandInfo262 },  // Inst #2003 = t2LDRSHpci
  { 2004,	6,	1,	183,	4,	"t2LDRSHs", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #2004 = t2LDRSHs
  { 2005,	5,	1,	188,	4,	"t2LDRT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2005 = t2LDRT
  { 2006,	6,	2,	189,	4,	"t2LDR_POST", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo272 },  // Inst #2006 = t2LDR_POST
  { 2007,	6,	2,	189,	4,	"t2LDR_PRE", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo64 },  // Inst #2007 = t2LDR_PRE
  { 2008,	5,	1,	188,	4,	"t2LDRi12", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8bULL, NULL, NULL, OperandInfo42 },  // Inst #2008 = t2LDRi12
  { 2009,	5,	1,	188,	4,	"t2LDRi8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8cULL, NULL, NULL, OperandInfo42 },  // Inst #2009 = t2LDRi8
  { 2010,	4,	1,	188,	4,	"t2LDRpci", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8eULL, NULL, NULL, OperandInfo22 },  // Inst #2010 = t2LDRpci
  { 2011,	3,	1,	197,	0,	"t2LDRpci_pic", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo278 },  // Inst #2011 = t2LDRpci_pic
  { 2012,	6,	1,	195,	4,	"t2LDRs", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8dULL, NULL, NULL, OperandInfo279 },  // Inst #2012 = t2LDRs
  { 2013,	4,	1,	157,	4,	"t2LEApcrel", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo280 },  // Inst #2013 = t2LEApcrel
  { 2014,	5,	1,	157,	4,	"t2LEApcrelJT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo281 },  // Inst #2014 = t2LEApcrelJT
  { 2015,	6,	1,	206,	4,	"t2LSLri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2015 = t2LSLri
  { 2016,	6,	1,	207,	4,	"t2LSLrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2016 = t2LSLrr
  { 2017,	6,	1,	206,	4,	"t2LSRri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2017 = t2LSRri
  { 2018,	6,	1,	207,	4,	"t2LSRrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2018 = t2LSRrr
  { 2019,	6,	0,	240,	4,	"t2MCR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo69 },  // Inst #2019 = t2MCR
  { 2020,	6,	0,	240,	4,	"t2MCR2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo69 },  // Inst #2020 = t2MCR2
  { 2021,	5,	0,	240,	4,	"t2MCRR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo71 },  // Inst #2021 = t2MCRR
  { 2022,	5,	0,	240,	4,	"t2MCRR2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo71 },  // Inst #2022 = t2MCRR2
  { 2023,	6,	1,	199,	4,	"t2MLA", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2023 = t2MLA
  { 2024,	6,	1,	199,	4,	"t2MLS", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2024 = t2MLS
  { 2025,	6,	1,	170,	4,	"t2MOVCCasr", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo283 },  // Inst #2025 = t2MOVCCasr
  { 2026,	5,	1,	167,	4,	"t2MOVCCi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo263 },  // Inst #2026 = t2MOVCCi
  { 2027,	5,	1,	167,	4,	"t2MOVCCi16", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo263 },  // Inst #2027 = t2MOVCCi16
  { 2028,	5,	1,	168,	0,	"t2MOVCCi32imm", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo284 },  // Inst #2028 = t2MOVCCi32imm
  { 2029,	6,	1,	170,	4,	"t2MOVCClsl", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo283 },  // Inst #2029 = t2MOVCClsl
  { 2030,	6,	1,	170,	4,	"t2MOVCClsr", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo283 },  // Inst #2030 = t2MOVCClsr
  { 2031,	5,	1,	169,	4,	"t2MOVCCr", 0|(1<<MCID::Predicable), 0x0ULL, NULL, NULL, OperandInfo285 },  // Inst #2031 = t2MOVCCr
  { 2032,	6,	1,	170,	4,	"t2MOVCCror", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo283 },  // Inst #2032 = t2MOVCCror
  { 2033,	5,	1,	201,	4,	"t2MOVTi16", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo263 },  // Inst #2033 = t2MOVTi16
  { 2034,	4,	1,	201,	0,	"t2MOVTi16_ga_pcrel", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo286 },  // Inst #2034 = t2MOVTi16_ga_pcrel
  { 2035,	2,	1,	202,	0,	"t2MOV_ga_dyn", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo287 },  // Inst #2035 = t2MOV_ga_dyn
  { 2036,	2,	1,	203,	0,	"t2MOV_ga_pcrel", 0|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo287 },  // Inst #2036 = t2MOV_ga_pcrel
  { 2037,	5,	1,	201,	4,	"t2MOVi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef)|(1<<MCID::CheapAsAMove), 0xc80ULL, NULL, NULL, OperandInfo288 },  // Inst #2037 = t2MOVi
  { 2038,	4,	1,	201,	4,	"t2MOVi16", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xc80ULL, NULL, NULL, OperandInfo262 },  // Inst #2038 = t2MOVi16
  { 2039,	3,	1,	201,	0,	"t2MOVi16_ga_pcrel", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo278 },  // Inst #2039 = t2MOVi16_ga_pcrel
  { 2040,	2,	1,	202,	0,	"t2MOVi32imm", 0|(1<<MCID::MoveImm)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo287 },  // Inst #2040 = t2MOVi32imm
  { 2041,	5,	1,	205,	4,	"t2MOVr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo84 },  // Inst #2041 = t2MOVr
  { 2042,	4,	1,	206,	4,	"t2MOVsra_flag", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo267 },  // Inst #2042 = t2MOVsra_flag
  { 2043,	4,	1,	206,	4,	"t2MOVsrl_flag", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo267 },  // Inst #2043 = t2MOVsrl_flag
  { 2044,	6,	1,	240,	4,	"t2MRC", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo89 },  // Inst #2044 = t2MRC
  { 2045,	6,	1,	240,	4,	"t2MRC2", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo89 },  // Inst #2045 = t2MRC2
  { 2046,	5,	0,	240,	4,	"t2MRRC", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo71 },  // Inst #2046 = t2MRRC
  { 2047,	5,	0,	240,	4,	"t2MRRC2", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo71 },  // Inst #2047 = t2MRRC2
  { 2048,	3,	1,	240,	4,	"t2MRS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo266 },  // Inst #2048 = t2MRS
  { 2049,	3,	1,	240,	4,	"t2MRSsys", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo266 },  // Inst #2049 = t2MRSsys
  { 2050,	4,	0,	240,	4,	"t2MSR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo289 },  // Inst #2050 = t2MSR
  { 2051,	5,	1,	209,	4,	"t2MUL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2051 = t2MUL
  { 2052,	5,	1,	167,	4,	"t2MVNCCi", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo263 },  // Inst #2052 = t2MVNCCi
  { 2053,	5,	1,	211,	4,	"t2MVNi", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef)|(1<<MCID::CheapAsAMove), 0xc80ULL, NULL, NULL, OperandInfo288 },  // Inst #2053 = t2MVNi
  { 2054,	5,	1,	212,	4,	"t2MVNr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo291 },  // Inst #2054 = t2MVNr
  { 2055,	6,	1,	213,	4,	"t2MVNs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo292 },  // Inst #2055 = t2MVNs
  { 2056,	2,	0,	240,	4,	"t2NOP", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2056 = t2NOP
  { 2057,	6,	1,	163,	4,	"t2ORNri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2057 = t2ORNri
  { 2058,	6,	1,	164,	4,	"t2ORNrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2058 = t2ORNrr
  { 2059,	7,	1,	165,	4,	"t2ORNrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #2059 = t2ORNrs
  { 2060,	6,	1,	163,	4,	"t2ORRri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2060 = t2ORRri
  { 2061,	6,	1,	164,	4,	"t2ORRrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2061 = t2ORRrr
  { 2062,	7,	1,	165,	4,	"t2ORRrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #2062 = t2ORRrs
  { 2063,	6,	1,	165,	4,	"t2PKHBT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo293 },  // Inst #2063 = t2PKHBT
  { 2064,	6,	1,	165,	4,	"t2PKHTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo293 },  // Inst #2064 = t2PKHTB
  { 2065,	4,	0,	1,	4,	"t2PLDWi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo294 },  // Inst #2065 = t2PLDWi12
  { 2066,	4,	0,	1,	4,	"t2PLDWi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo294 },  // Inst #2066 = t2PLDWi8
  { 2067,	5,	0,	1,	4,	"t2PLDWs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo295 },  // Inst #2067 = t2PLDWs
  { 2068,	4,	0,	1,	4,	"t2PLDi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo294 },  // Inst #2068 = t2PLDi12
  { 2069,	4,	0,	1,	4,	"t2PLDi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo294 },  // Inst #2069 = t2PLDi8
  { 2070,	5,	0,	1,	4,	"t2PLDs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo295 },  // Inst #2070 = t2PLDs
  { 2071,	4,	0,	1,	4,	"t2PLIi12", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo294 },  // Inst #2071 = t2PLIi12
  { 2072,	4,	0,	1,	4,	"t2PLIi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo294 },  // Inst #2072 = t2PLIi8
  { 2073,	5,	0,	1,	4,	"t2PLIs", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo295 },  // Inst #2073 = t2PLIs
  { 2074,	5,	1,	240,	4,	"t2QADD", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2074 = t2QADD
  { 2075,	5,	1,	240,	4,	"t2QADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2075 = t2QADD16
  { 2076,	5,	1,	240,	4,	"t2QADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2076 = t2QADD8
  { 2077,	5,	1,	240,	4,	"t2QASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2077 = t2QASX
  { 2078,	5,	1,	240,	4,	"t2QDADD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2078 = t2QDADD
  { 2079,	5,	1,	240,	4,	"t2QDSUB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2079 = t2QDSUB
  { 2080,	5,	1,	240,	4,	"t2QSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2080 = t2QSAX
  { 2081,	5,	1,	240,	4,	"t2QSUB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2081 = t2QSUB
  { 2082,	5,	1,	240,	4,	"t2QSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2082 = t2QSUB16
  { 2083,	5,	1,	240,	4,	"t2QSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2083 = t2QSUB8
  { 2084,	4,	1,	238,	4,	"t2RBIT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo267 },  // Inst #2084 = t2RBIT
  { 2085,	4,	1,	238,	4,	"t2REV", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo267 },  // Inst #2085 = t2REV
  { 2086,	4,	1,	238,	4,	"t2REV16", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo267 },  // Inst #2086 = t2REV16
  { 2087,	4,	1,	238,	4,	"t2REVSH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo267 },  // Inst #2087 = t2REVSH
  { 2088,	3,	0,	240,	4,	"t2RFEDB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo32 },  // Inst #2088 = t2RFEDB
  { 2089,	3,	0,	240,	4,	"t2RFEDBW", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo32 },  // Inst #2089 = t2RFEDBW
  { 2090,	3,	0,	240,	4,	"t2RFEIA", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo32 },  // Inst #2090 = t2RFEIA
  { 2091,	3,	0,	240,	4,	"t2RFEIAW", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo32 },  // Inst #2091 = t2RFEIAW
  { 2092,	6,	1,	206,	4,	"t2RORri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2092 = t2RORri
  { 2093,	6,	1,	207,	4,	"t2RORrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2093 = t2RORrr
  { 2094,	5,	1,	206,	4,	"t2RRX", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo291 },  // Inst #2094 = t2RRX
  { 2095,	5,	1,	157,	4,	"t2RSBSri", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo296 },  // Inst #2095 = t2RSBSri
  { 2096,	6,	1,	159,	4,	"t2RSBSrs", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo297 },  // Inst #2096 = t2RSBSrs
  { 2097,	6,	1,	157,	4,	"t2RSBri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo253 },  // Inst #2097 = t2RSBri
  { 2098,	6,	1,	158,	4,	"t2RSBrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo254 },  // Inst #2098 = t2RSBrr
  { 2099,	7,	1,	160,	4,	"t2RSBrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo255 },  // Inst #2099 = t2RSBrs
  { 2100,	5,	1,	240,	4,	"t2SADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2100 = t2SADD16
  { 2101,	5,	1,	240,	4,	"t2SADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2101 = t2SADD8
  { 2102,	5,	1,	240,	4,	"t2SASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2102 = t2SASX
  { 2103,	3,	1,	157,	4,	"t2SBCSri", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo250 },  // Inst #2103 = t2SBCSri
  { 2104,	3,	1,	158,	4,	"t2SBCSrr", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo251 },  // Inst #2104 = t2SBCSrr
  { 2105,	4,	1,	159,	4,	"t2SBCSrs", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo252 },  // Inst #2105 = t2SBCSrs
  { 2106,	6,	1,	157,	4,	"t2SBCri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo253 },  // Inst #2106 = t2SBCri
  { 2107,	6,	1,	158,	4,	"t2SBCrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo254 },  // Inst #2107 = t2SBCrr
  { 2108,	7,	1,	159,	4,	"t2SBCrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo255 },  // Inst #2108 = t2SBCrs
  { 2109,	6,	1,	239,	4,	"t2SBFX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo298 },  // Inst #2109 = t2SBFX
  { 2110,	5,	1,	157,	4,	"t2SDIV", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2110 = t2SDIV
  { 2111,	5,	1,	240,	4,	"t2SEL", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo17 },  // Inst #2111 = t2SEL
  { 2112,	2,	0,	240,	4,	"t2SEV", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2112 = t2SEV
  { 2113,	5,	1,	240,	4,	"t2SHADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2113 = t2SHADD16
  { 2114,	5,	1,	240,	4,	"t2SHADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2114 = t2SHADD8
  { 2115,	5,	1,	240,	4,	"t2SHASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2115 = t2SHASX
  { 2116,	5,	1,	240,	4,	"t2SHSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2116 = t2SHSAX
  { 2117,	5,	1,	240,	4,	"t2SHSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2117 = t2SHSUB16
  { 2118,	5,	1,	240,	4,	"t2SHSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2118 = t2SHSUB8
  { 2119,	3,	0,	240,	4,	"t2SMC", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo30 },  // Inst #2119 = t2SMC
  { 2120,	6,	1,	198,	4,	"t2SMLABB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2120 = t2SMLABB
  { 2121,	6,	1,	198,	4,	"t2SMLABT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2121 = t2SMLABT
  { 2122,	6,	1,	199,	4,	"t2SMLAD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2122 = t2SMLAD
  { 2123,	6,	1,	199,	4,	"t2SMLADX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2123 = t2SMLADX
  { 2124,	6,	2,	200,	4,	"t2SMLAL", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2124 = t2SMLAL
  { 2125,	6,	2,	200,	4,	"t2SMLALBB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2125 = t2SMLALBB
  { 2126,	6,	2,	200,	4,	"t2SMLALBT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2126 = t2SMLALBT
  { 2127,	6,	2,	200,	4,	"t2SMLALD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2127 = t2SMLALD
  { 2128,	6,	2,	200,	4,	"t2SMLALDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2128 = t2SMLALDX
  { 2129,	6,	2,	200,	4,	"t2SMLALTB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2129 = t2SMLALTB
  { 2130,	6,	2,	200,	4,	"t2SMLALTT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2130 = t2SMLALTT
  { 2131,	6,	1,	198,	4,	"t2SMLATB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2131 = t2SMLATB
  { 2132,	6,	1,	198,	4,	"t2SMLATT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2132 = t2SMLATT
  { 2133,	6,	1,	198,	4,	"t2SMLAWB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2133 = t2SMLAWB
  { 2134,	6,	1,	198,	4,	"t2SMLAWT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2134 = t2SMLAWT
  { 2135,	6,	1,	199,	4,	"t2SMLSD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2135 = t2SMLSD
  { 2136,	6,	1,	199,	4,	"t2SMLSDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2136 = t2SMLSDX
  { 2137,	6,	2,	200,	4,	"t2SMLSLD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2137 = t2SMLSLD
  { 2138,	6,	2,	200,	4,	"t2SMLSLDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2138 = t2SMLSLDX
  { 2139,	6,	1,	199,	4,	"t2SMMLA", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2139 = t2SMMLA
  { 2140,	6,	1,	199,	4,	"t2SMMLAR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2140 = t2SMMLAR
  { 2141,	6,	1,	199,	4,	"t2SMMLS", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2141 = t2SMMLS
  { 2142,	6,	1,	199,	4,	"t2SMMLSR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2142 = t2SMMLSR
  { 2143,	5,	1,	209,	4,	"t2SMMUL", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2143 = t2SMMUL
  { 2144,	5,	1,	209,	4,	"t2SMMULR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2144 = t2SMMULR
  { 2145,	5,	1,	199,	4,	"t2SMUAD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2145 = t2SMUAD
  { 2146,	5,	1,	199,	4,	"t2SMUADX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2146 = t2SMUADX
  { 2147,	5,	1,	208,	4,	"t2SMULBB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2147 = t2SMULBB
  { 2148,	5,	1,	208,	4,	"t2SMULBT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2148 = t2SMULBT
  { 2149,	6,	2,	210,	4,	"t2SMULL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2149 = t2SMULL
  { 2150,	5,	1,	208,	4,	"t2SMULTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2150 = t2SMULTB
  { 2151,	5,	1,	208,	4,	"t2SMULTT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2151 = t2SMULTT
  { 2152,	5,	1,	208,	4,	"t2SMULWB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2152 = t2SMULWB
  { 2153,	5,	1,	208,	4,	"t2SMULWT", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2153 = t2SMULWT
  { 2154,	5,	1,	199,	4,	"t2SMUSD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2154 = t2SMUSD
  { 2155,	5,	1,	199,	4,	"t2SMUSDX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2155 = t2SMUSDX
  { 2156,	3,	0,	240,	4,	"t2SRSDB", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo20 },  // Inst #2156 = t2SRSDB
  { 2157,	3,	0,	240,	4,	"t2SRSDBW", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo20 },  // Inst #2157 = t2SRSDBW
  { 2158,	3,	0,	240,	4,	"t2SRSIA", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo20 },  // Inst #2158 = t2SRSIA
  { 2159,	3,	0,	240,	4,	"t2SRSIAW", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo20 },  // Inst #2159 = t2SRSIAW
  { 2160,	6,	1,	240,	4,	"t2SSAT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo299 },  // Inst #2160 = t2SSAT
  { 2161,	5,	1,	240,	4,	"t2SSAT16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo300 },  // Inst #2161 = t2SSAT16
  { 2162,	5,	1,	240,	4,	"t2SSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2162 = t2SSAX
  { 2163,	5,	1,	240,	4,	"t2SSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2163 = t2SSUB16
  { 2164,	5,	1,	240,	4,	"t2SSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2164 = t2SSUB8
  { 2165,	4,	0,	228,	4,	"t2STMDB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #2165 = t2STMDB
  { 2166,	5,	1,	229,	4,	"t2STMDB_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo55 },  // Inst #2166 = t2STMDB_UPD
  { 2167,	4,	0,	228,	4,	"t2STMIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #2167 = t2STMIA
  { 2168,	5,	1,	229,	4,	"t2STMIA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo55 },  // Inst #2168 = t2STMIA_UPD
  { 2169,	5,	1,	217,	4,	"t2STRBT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2169 = t2STRBT
  { 2170,	6,	1,	218,	4,	"t2STRB_POST", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo301 },  // Inst #2170 = t2STRB_POST
  { 2171,	6,	1,	218,	4,	"t2STRB_PRE", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo301 },  // Inst #2171 = t2STRB_PRE
  { 2172,	5,	0,	217,	4,	"t2STRBi12", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #2172 = t2STRBi12
  { 2173,	5,	0,	217,	4,	"t2STRBi8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2173 = t2STRBi8
  { 2174,	6,	0,	221,	4,	"t2STRBs", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #2174 = t2STRBs
  { 2175,	7,	1,	225,	4,	"t2STRD_POST", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8fULL, NULL, NULL, OperandInfo302 },  // Inst #2175 = t2STRD_POST
  { 2176,	7,	1,	225,	4,	"t2STRD_PRE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8fULL, NULL, NULL, OperandInfo302 },  // Inst #2176 = t2STRD_PRE
  { 2177,	6,	0,	224,	4,	"t2STRDi8", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::ExtraSrcRegAllocReq), 0xc8fULL, NULL, NULL, OperandInfo18 },  // Inst #2177 = t2STRDi8
  { 2178,	5,	1,	240,	4,	"t2STREX", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo303 },  // Inst #2178 = t2STREX
  { 2179,	5,	1,	240,	4,	"t2STREXB", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo303 },  // Inst #2179 = t2STREXB
  { 2180,	6,	1,	240,	4,	"t2STREXD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo304 },  // Inst #2180 = t2STREXD
  { 2181,	5,	1,	240,	4,	"t2STREXH", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo303 },  // Inst #2181 = t2STREXH
  { 2182,	5,	1,	217,	4,	"t2STRHT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2182 = t2STRHT
  { 2183,	6,	1,	218,	4,	"t2STRH_POST", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo301 },  // Inst #2183 = t2STRH_POST
  { 2184,	6,	1,	227,	4,	"t2STRH_PRE", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo301 },  // Inst #2184 = t2STRH_PRE
  { 2185,	5,	0,	217,	4,	"t2STRHi12", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo271 },  // Inst #2185 = t2STRHi12
  { 2186,	5,	0,	217,	4,	"t2STRHi8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2186 = t2STRHi8
  { 2187,	6,	0,	221,	4,	"t2STRHs", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo273 },  // Inst #2187 = t2STRHs
  { 2188,	5,	1,	226,	4,	"t2STRT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8cULL, NULL, NULL, OperandInfo271 },  // Inst #2188 = t2STRT
  { 2189,	6,	1,	227,	4,	"t2STR_POST", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcccULL, NULL, NULL, OperandInfo301 },  // Inst #2189 = t2STR_POST
  { 2190,	6,	1,	227,	4,	"t2STR_PRE", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xcacULL, NULL, NULL, OperandInfo301 },  // Inst #2190 = t2STR_PRE
  { 2191,	5,	0,	226,	4,	"t2STRi12", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8bULL, NULL, NULL, OperandInfo42 },  // Inst #2191 = t2STRi12
  { 2192,	5,	0,	226,	4,	"t2STRi8", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8cULL, NULL, NULL, OperandInfo42 },  // Inst #2192 = t2STRi8
  { 2193,	6,	0,	232,	4,	"t2STRs", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8dULL, NULL, NULL, OperandInfo279 },  // Inst #2193 = t2STRs
  { 2194,	5,	1,	157,	4,	"t2SUBSri", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo256 },  // Inst #2194 = t2SUBSri
  { 2195,	5,	1,	158,	4,	"t2SUBSrr", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo257 },  // Inst #2195 = t2SUBSrr
  { 2196,	6,	1,	159,	4,	"t2SUBSrs", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo258 },  // Inst #2196 = t2SUBSrs
  { 2197,	6,	1,	157,	4,	"t2SUBri", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo259 },  // Inst #2197 = t2SUBri
  { 2198,	5,	1,	157,	4,	"t2SUBri12", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo256 },  // Inst #2198 = t2SUBri12
  { 2199,	6,	1,	158,	4,	"t2SUBrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo260 },  // Inst #2199 = t2SUBrr
  { 2200,	7,	1,	159,	4,	"t2SUBrs", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo261 },  // Inst #2200 = t2SUBrs
  { 2201,	6,	1,	177,	4,	"t2SXTAB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2201 = t2SXTAB
  { 2202,	6,	1,	177,	4,	"t2SXTAB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2202 = t2SXTAB16
  { 2203,	6,	1,	177,	4,	"t2SXTAH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2203 = t2SXTAH
  { 2204,	5,	1,	178,	4,	"t2SXTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2204 = t2SXTB
  { 2205,	5,	1,	178,	4,	"t2SXTB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2205 = t2SXTB16
  { 2206,	5,	1,	178,	4,	"t2SXTH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2206 = t2SXTH
  { 2207,	4,	0,	0,	4,	"t2TBB", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo41 },  // Inst #2207 = t2TBB
  { 2208,	3,	0,	0,	0,	"t2TBB_JT", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #2208 = t2TBB_JT
  { 2209,	4,	0,	0,	4,	"t2TBH", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo41 },  // Inst #2209 = t2TBH
  { 2210,	3,	0,	0,	0,	"t2TBH_JT", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo37 },  // Inst #2210 = t2TBH_JT
  { 2211,	4,	0,	234,	4,	"t2TEQri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2211 = t2TEQri
  { 2212,	4,	0,	235,	4,	"t2TEQrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo268 },  // Inst #2212 = t2TEQrr
  { 2213,	5,	0,	236,	4,	"t2TEQrs", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo269 },  // Inst #2213 = t2TEQrs
  { 2214,	4,	0,	234,	4,	"t2TSTri", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2214 = t2TSTri
  { 2215,	4,	0,	235,	4,	"t2TSTrr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo268 },  // Inst #2215 = t2TSTrr
  { 2216,	5,	0,	236,	4,	"t2TSTrs", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo269 },  // Inst #2216 = t2TSTrs
  { 2217,	5,	1,	240,	4,	"t2UADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2217 = t2UADD16
  { 2218,	5,	1,	240,	4,	"t2UADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2218 = t2UADD8
  { 2219,	5,	1,	240,	4,	"t2UASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2219 = t2UASX
  { 2220,	6,	1,	239,	4,	"t2UBFX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo298 },  // Inst #2220 = t2UBFX
  { 2221,	5,	1,	157,	4,	"t2UDIV", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2221 = t2UDIV
  { 2222,	5,	1,	240,	4,	"t2UHADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2222 = t2UHADD16
  { 2223,	5,	1,	240,	4,	"t2UHADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2223 = t2UHADD8
  { 2224,	5,	1,	240,	4,	"t2UHASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2224 = t2UHASX
  { 2225,	5,	1,	240,	4,	"t2UHSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2225 = t2UHSAX
  { 2226,	5,	1,	240,	4,	"t2UHSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2226 = t2UHSUB16
  { 2227,	5,	1,	240,	4,	"t2UHSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2227 = t2UHSUB8
  { 2228,	6,	2,	200,	4,	"t2UMAAL", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2228 = t2UMAAL
  { 2229,	6,	2,	200,	4,	"t2UMLAL", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2229 = t2UMLAL
  { 2230,	6,	2,	210,	4,	"t2UMULL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2230 = t2UMULL
  { 2231,	5,	1,	240,	4,	"t2UQADD16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2231 = t2UQADD16
  { 2232,	5,	1,	240,	4,	"t2UQADD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2232 = t2UQADD8
  { 2233,	5,	1,	240,	4,	"t2UQASX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2233 = t2UQASX
  { 2234,	5,	1,	240,	4,	"t2UQSAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2234 = t2UQSAX
  { 2235,	5,	1,	240,	4,	"t2UQSUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2235 = t2UQSUB16
  { 2236,	5,	1,	240,	4,	"t2UQSUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2236 = t2UQSUB8
  { 2237,	5,	1,	240,	4,	"t2USAD8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2237 = t2USAD8
  { 2238,	6,	1,	240,	4,	"t2USADA8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo282 },  // Inst #2238 = t2USADA8
  { 2239,	6,	1,	240,	4,	"t2USAT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo306 },  // Inst #2239 = t2USAT
  { 2240,	5,	1,	240,	4,	"t2USAT16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo307 },  // Inst #2240 = t2USAT16
  { 2241,	5,	1,	240,	4,	"t2USAX", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2241 = t2USAX
  { 2242,	5,	1,	240,	4,	"t2USUB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2242 = t2USUB16
  { 2243,	5,	1,	240,	4,	"t2USUB8", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo290 },  // Inst #2243 = t2USUB8
  { 2244,	6,	1,	177,	4,	"t2UXTAB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2244 = t2UXTAB
  { 2245,	6,	1,	177,	4,	"t2UXTAB16", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2245 = t2UXTAB16
  { 2246,	6,	1,	177,	4,	"t2UXTAH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo305 },  // Inst #2246 = t2UXTAH
  { 2247,	5,	1,	178,	4,	"t2UXTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2247 = t2UXTB
  { 2248,	5,	1,	178,	4,	"t2UXTB16", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2248 = t2UXTB16
  { 2249,	5,	1,	178,	4,	"t2UXTH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo296 },  // Inst #2249 = t2UXTH
  { 2250,	2,	0,	240,	4,	"t2WFE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2250 = t2WFE
  { 2251,	2,	0,	240,	4,	"t2WFI", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2251 = t2WFI
  { 2252,	2,	0,	240,	4,	"t2YIELD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2252 = t2YIELD
  { 2253,	6,	2,	158,	2,	"tADC", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo308 },  // Inst #2253 = tADC
  { 2254,	5,	1,	158,	2,	"tADDhirr", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo76 },  // Inst #2254 = tADDhirr
  { 2255,	6,	2,	157,	2,	"tADDi3", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo309 },  // Inst #2255 = tADDi3
  { 2256,	6,	2,	157,	2,	"tADDi8", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo310 },  // Inst #2256 = tADDi8
  { 2257,	3,	1,	158,	2,	"tADDrSP", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo311 },  // Inst #2257 = tADDrSP
  { 2258,	3,	1,	157,	2,	"tADDrSPi", 0|(1<<MCID::Rematerializable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo312 },  // Inst #2258 = tADDrSPi
  { 2259,	6,	2,	158,	2,	"tADDrr", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo313 },  // Inst #2259 = tADDrr
  { 2260,	3,	1,	157,	2,	"tADDspi", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo314 },  // Inst #2260 = tADDspi
  { 2261,	3,	1,	158,	2,	"tADDspr", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo311 },  // Inst #2261 = tADDspr
  { 2262,	1,	0,	240,	0,	"tADJCALLSTACKDOWN", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo2 },  // Inst #2262 = tADJCALLSTACKDOWN
  { 2263,	2,	0,	240,	0,	"tADJCALLSTACKUP", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo315 },  // Inst #2263 = tADJCALLSTACKUP
  { 2264,	4,	1,	157,	2,	"tADR", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo316 },  // Inst #2264 = tADR
  { 2265,	6,	2,	164,	2,	"tAND", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2265 = tAND
  { 2266,	6,	2,	206,	2,	"tASRri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo317 },  // Inst #2266 = tASRri
  { 2267,	6,	2,	207,	2,	"tASRrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2267 = tASRrr
  { 2268,	1,	0,	0,	2,	"tB", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0xc80ULL, NULL, NULL, OperandInfo24 },  // Inst #2268 = tB
  { 2269,	6,	2,	164,	2,	"tBIC", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2269 = tBIC
  { 2270,	1,	0,	240,	2,	"tBKPT", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo2 },  // Inst #2270 = tBKPT
  { 2271,	3,	0,	0,	4,	"tBL", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0xc80ULL, ImplicitList2, ImplicitList3, OperandInfo318 },  // Inst #2271 = tBL
  { 2272,	3,	0,	0,	4,	"tBLXi", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0xc80ULL, ImplicitList2, ImplicitList3, OperandInfo318 },  // Inst #2272 = tBLXi
  { 2273,	3,	0,	0,	4,	"tBLXi_r9", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo318 },  // Inst #2273 = tBLXi_r9
  { 2274,	3,	0,	0,	2,	"tBLXr", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0xc80ULL, ImplicitList2, ImplicitList3, OperandInfo319 },  // Inst #2274 = tBLXr
  { 2275,	3,	0,	0,	2,	"tBLXr_r9", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo319 },  // Inst #2275 = tBLXr_r9
  { 2276,	3,	0,	0,	4,	"tBLr9", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo318 },  // Inst #2276 = tBLr9
  { 2277,	3,	0,	0,	2,	"tBRIND", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo32 },  // Inst #2277 = tBRIND
  { 2278,	3,	0,	0,	0,	"tBR_JTr", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo320 },  // Inst #2278 = tBR_JTr
  { 2279,	3,	0,	0,	2,	"tBX", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo32 },  // Inst #2279 = tBX
  { 2280,	1,	0,	0,	4,	"tBX_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList2, ImplicitList3, OperandInfo34 },  // Inst #2280 = tBX_CALL
  { 2281,	2,	0,	0,	2,	"tBX_RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator), 0x0ULL, NULL, NULL, OperandInfo38 },  // Inst #2281 = tBX_RET
  { 2282,	3,	0,	0,	2,	"tBX_RET_vararg", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo321 },  // Inst #2282 = tBX_RET_vararg
  { 2283,	1,	0,	0,	4,	"tBXr9_CALL", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x0ULL, ImplicitList4, ImplicitList5, OperandInfo34 },  // Inst #2283 = tBXr9_CALL
  { 2284,	3,	0,	0,	2,	"tBcc", 0|(1<<MCID::Branch)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo33 },  // Inst #2284 = tBcc
  { 2285,	3,	0,	0,	4,	"tBfar", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList14, OperandInfo33 },  // Inst #2285 = tBfar
  { 2286,	2,	0,	0,	2,	"tCBNZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo322 },  // Inst #2286 = tCBNZ
  { 2287,	2,	0,	0,	2,	"tCBZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo322 },  // Inst #2287 = tCBZ
  { 2288,	6,	0,	240,	4,	"tCDP", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo40 },  // Inst #2288 = tCDP
  { 2289,	4,	0,	173,	2,	"tCMNz", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo323 },  // Inst #2289 = tCMNz
  { 2290,	4,	0,	173,	2,	"tCMPhir", 0|(1<<MCID::Compare)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, ImplicitList1, OperandInfo41 },  // Inst #2290 = tCMPhir
  { 2291,	4,	0,	172,	2,	"tCMPi8", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo324 },  // Inst #2291 = tCMPi8
  { 2292,	4,	0,	173,	2,	"tCMPr", 0|(1<<MCID::Compare)|(1<<MCID::Predicable), 0xc80ULL, NULL, ImplicitList1, OperandInfo323 },  // Inst #2292 = tCMPr
  { 2293,	2,	0,	240,	2,	"tCPS", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo7 },  // Inst #2293 = tCPS
  { 2294,	6,	2,	164,	2,	"tEOR", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2294 = tEOR
  { 2295,	2,	0,	240,	0,	"tInt_eh_sjlj_longjmp", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList7, OperandInfo47 },  // Inst #2295 = tInt_eh_sjlj_longjmp
  { 2296,	2,	0,	240,	0,	"tInt_eh_sjlj_setjmp", 0|(1<<MCID::Barrier)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, ImplicitList15, OperandInfo270 },  // Inst #2296 = tInt_eh_sjlj_setjmp
  { 2297,	4,	0,	190,	2,	"tLDMIA", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #2297 = tLDMIA
  { 2298,	5,	1,	192,	2,	"tLDMIA_UPD", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraDefRegAllocReq), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #2298 = tLDMIA_UPD
  { 2299,	5,	1,	179,	2,	"tLDRBi", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc87ULL, NULL, NULL, OperandInfo325 },  // Inst #2299 = tLDRBi
  { 2300,	5,	1,	181,	2,	"tLDRBr", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc87ULL, NULL, NULL, OperandInfo326 },  // Inst #2300 = tLDRBr
  { 2301,	5,	1,	179,	2,	"tLDRHi", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc88ULL, NULL, NULL, OperandInfo325 },  // Inst #2301 = tLDRHi
  { 2302,	5,	1,	181,	2,	"tLDRHr", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc88ULL, NULL, NULL, OperandInfo326 },  // Inst #2302 = tLDRHr
  { 2303,	5,	1,	181,	2,	"tLDRSB", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc87ULL, NULL, NULL, OperandInfo326 },  // Inst #2303 = tLDRSB
  { 2304,	5,	1,	181,	2,	"tLDRSH", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc88ULL, NULL, NULL, OperandInfo326 },  // Inst #2304 = tLDRSH
  { 2305,	5,	1,	188,	2,	"tLDRi", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc89ULL, NULL, NULL, OperandInfo325 },  // Inst #2305 = tLDRi
  { 2306,	4,	1,	188,	2,	"tLDRpci", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc8aULL, NULL, NULL, OperandInfo316 },  // Inst #2306 = tLDRpci
  { 2307,	4,	1,	188,	2,	"tLDRpciDIS", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc8aULL, NULL, NULL, OperandInfo316 },  // Inst #2307 = tLDRpciDIS
  { 2308,	3,	1,	240,	0,	"tLDRpci_pic", 0|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo83 },  // Inst #2308 = tLDRpci_pic
  { 2309,	5,	1,	193,	2,	"tLDRr", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0xc89ULL, NULL, NULL, OperandInfo326 },  // Inst #2309 = tLDRr
  { 2310,	5,	1,	188,	2,	"tLDRspi", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Predicable), 0xc8aULL, NULL, NULL, OperandInfo327 },  // Inst #2310 = tLDRspi
  { 2311,	4,	1,	157,	2,	"tLEApcrel", 0|(1<<MCID::Predicable)|(1<<MCID::Rematerializable), 0x0ULL, NULL, NULL, OperandInfo324 },  // Inst #2311 = tLEApcrel
  { 2312,	5,	1,	157,	2,	"tLEApcrelJT", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo328 },  // Inst #2312 = tLEApcrelJT
  { 2313,	6,	2,	206,	2,	"tLSLri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo309 },  // Inst #2313 = tLSLri
  { 2314,	6,	2,	207,	2,	"tLSLrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2314 = tLSLrr
  { 2315,	6,	2,	206,	2,	"tLSRri", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo317 },  // Inst #2315 = tLSRri
  { 2316,	6,	2,	207,	2,	"tLSRrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2316 = tLSRrr
  { 2317,	5,	1,	240,	0,	"tMOVCCr_pseudo", 0|(1<<MCID::Predicable)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo329 },  // Inst #2317 = tMOVCCr_pseudo
  { 2318,	2,	1,	205,	2,	"tMOVSr", 0, 0xc80ULL, NULL, ImplicitList1, OperandInfo270 },  // Inst #2318 = tMOVSr
  { 2319,	5,	2,	201,	2,	"tMOVi8", 0|(1<<MCID::MoveImm)|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo330 },  // Inst #2319 = tMOVi8
  { 2320,	4,	1,	205,	2,	"tMOVr", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo41 },  // Inst #2320 = tMOVr
  { 2321,	6,	2,	209,	2,	"tMUL", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2321 = tMUL
  { 2322,	5,	2,	212,	2,	"tMVN", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo331 },  // Inst #2322 = tMVN
  { 2323,	2,	0,	240,	2,	"tNOP", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2323 = tNOP
  { 2324,	6,	2,	164,	2,	"tORR", 0|(1<<MCID::Predicable)|(1<<MCID::Commutable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2324 = tORR
  { 2325,	3,	1,	158,	2,	"tPICADD", 0|(1<<MCID::NotDuplicable), 0xc80ULL, NULL, NULL, OperandInfo332 },  // Inst #2325 = tPICADD
  { 2326,	3,	0,	215,	2,	"tPOP", 0|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0xc80ULL, ImplicitList2, ImplicitList2, OperandInfo333 },  // Inst #2326 = tPOP
  { 2327,	3,	0,	216,	2,	"tPOP_RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraDefRegAllocReq), 0x0ULL, NULL, NULL, OperandInfo333 },  // Inst #2327 = tPOP_RET
  { 2328,	3,	0,	228,	2,	"tPUSH", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, ImplicitList2, ImplicitList2, OperandInfo333 },  // Inst #2328 = tPUSH
  { 2329,	4,	1,	238,	2,	"tREV", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2329 = tREV
  { 2330,	4,	1,	238,	2,	"tREV16", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2330 = tREV16
  { 2331,	4,	1,	238,	2,	"tREVSH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2331 = tREVSH
  { 2332,	6,	2,	207,	2,	"tROR", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo308 },  // Inst #2332 = tROR
  { 2333,	5,	2,	157,	2,	"tRSB", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo331 },  // Inst #2333 = tRSB
  { 2334,	6,	2,	158,	2,	"tSBC", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, ImplicitList1, NULL, OperandInfo308 },  // Inst #2334 = tSBC
  { 2335,	1,	0,	240,	2,	"tSETEND", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo5 },  // Inst #2335 = tSETEND
  { 2336,	2,	0,	240,	2,	"tSEV", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2336 = tSEV
  { 2337,	4,	0,	228,	2,	"tSTMIA", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0xc80ULL, NULL, NULL, OperandInfo54 },  // Inst #2337 = tSTMIA
  { 2338,	5,	1,	229,	2,	"tSTMIA_UPD", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable)|(1<<MCID::Variadic)|(1<<MCID::ExtraSrcRegAllocReq), 0x0ULL, NULL, NULL, OperandInfo55 },  // Inst #2338 = tSTMIA_UPD
  { 2339,	5,	0,	217,	2,	"tSTRBi", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc87ULL, NULL, NULL, OperandInfo325 },  // Inst #2339 = tSTRBi
  { 2340,	5,	0,	219,	2,	"tSTRBr", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc87ULL, NULL, NULL, OperandInfo326 },  // Inst #2340 = tSTRBr
  { 2341,	5,	0,	217,	2,	"tSTRHi", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc88ULL, NULL, NULL, OperandInfo325 },  // Inst #2341 = tSTRHi
  { 2342,	5,	0,	219,	2,	"tSTRHr", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc88ULL, NULL, NULL, OperandInfo326 },  // Inst #2342 = tSTRHr
  { 2343,	5,	0,	226,	2,	"tSTRi", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc89ULL, NULL, NULL, OperandInfo325 },  // Inst #2343 = tSTRi
  { 2344,	5,	0,	230,	2,	"tSTRr", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc89ULL, NULL, NULL, OperandInfo326 },  // Inst #2344 = tSTRr
  { 2345,	5,	0,	226,	2,	"tSTRspi", 0|(1<<MCID::MayStore)|(1<<MCID::Predicable), 0xc8aULL, NULL, NULL, OperandInfo327 },  // Inst #2345 = tSTRspi
  { 2346,	6,	2,	157,	2,	"tSUBi3", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo309 },  // Inst #2346 = tSUBi3
  { 2347,	6,	2,	157,	2,	"tSUBi8", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo310 },  // Inst #2347 = tSUBi8
  { 2348,	6,	2,	158,	2,	"tSUBrr", 0|(1<<MCID::Predicable)|(1<<MCID::HasOptionalDef), 0xc80ULL, NULL, NULL, OperandInfo313 },  // Inst #2348 = tSUBrr
  { 2349,	3,	1,	157,	2,	"tSUBspi", 0|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo314 },  // Inst #2349 = tSUBspi
  { 2350,	3,	0,	0,	2,	"tSVC", 0|(1<<MCID::Call)|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, ImplicitList2, NULL, OperandInfo30 },  // Inst #2350 = tSVC
  { 2351,	4,	1,	238,	2,	"tSXTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2351 = tSXTB
  { 2352,	4,	1,	238,	2,	"tSXTH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2352 = tSXTH
  { 2353,	1,	0,	0,	4,	"tTAILJMPd", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo24 },  // Inst #2353 = tTAILJMPd
  { 2354,	1,	0,	0,	4,	"tTAILJMPdND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo24 },  // Inst #2354 = tTAILJMPdND
  { 2355,	1,	0,	0,	4,	"tTAILJMPr", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList10, OperandInfo113 },  // Inst #2355 = tTAILJMPr
  { 2356,	1,	0,	0,	4,	"tTAILJMPrND", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList11, OperandInfo113 },  // Inst #2356 = tTAILJMPrND
  { 2357,	0,	0,	0,	4,	"tTPsoft", 0|(1<<MCID::Call), 0x0ULL, ImplicitList2, ImplicitList12, 0 },  // Inst #2357 = tTPsoft
  { 2358,	0,	0,	0,	2,	"tTRAP", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, 0 },  // Inst #2358 = tTRAP
  { 2359,	4,	0,	235,	2,	"tTST", 0|(1<<MCID::Compare)|(1<<MCID::Predicable)|(1<<MCID::Commutable), 0xc80ULL, NULL, ImplicitList1, OperandInfo323 },  // Inst #2359 = tTST
  { 2360,	4,	1,	238,	2,	"tUXTB", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2360 = tUXTB
  { 2361,	4,	1,	238,	2,	"tUXTH", 0|(1<<MCID::Predicable), 0xc80ULL, NULL, NULL, OperandInfo323 },  // Inst #2361 = tUXTH
  { 2362,	2,	0,	240,	2,	"tWFE", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2362 = tWFE
  { 2363,	2,	0,	240,	2,	"tWFI", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2363 = tWFI
  { 2364,	2,	0,	240,	2,	"tYIELD", 0|(1<<MCID::Predicable)|(1<<MCID::UnmodeledSideEffects), 0xc80ULL, NULL, NULL, OperandInfo38 },  // Inst #2364 = tYIELD
};

static inline void InitARMMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(ARMInsts, 2365);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct ARMGenInstrInfo : public TargetInstrInfoImpl {
  explicit ARMGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern MCInstrDesc ARMInsts[];
ARMGenInstrInfo::ARMGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(ARMInsts, 2365);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

