{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739386956946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739386956946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 14:02:36 2025 " "Processing started: Wed Feb 12 14:02:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739386956946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739386956946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPMult -c FPMult " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPMult -c FPMult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739386956946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739386957416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rshregister8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rshregister8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rshregister8bit-rtl " "Found design unit 1: rshregister8bit-rtl" {  } { { "rshregister8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/rshregister8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957965 ""} { "Info" "ISGN_ENTITY_NAME" "1 rshregister8bit " "Found entity 1: rshregister8bit" {  } { { "rshregister8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/rshregister8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8bit-rtl " "Found design unit 1: register8bit-rtl" {  } { { "register8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/register8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Found entity 1: register8bit" {  } { { "register8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/register8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "onebitadder.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "onebitadder.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshregister8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lshregister8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshregister8bit-rtl " "Found design unit 1: lshregister8bit-rtl" {  } { { "lshregister8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/lshregister8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshregister8bit " "Found entity 1: lshregister8bit" {  } { { "lshregister8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/lshregister8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8bit-rtl " "Found design unit 1: adder8bit-rtl" {  } { { "8bitadder.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/8bitadder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8bit " "Found entity 1: adder8bit" {  } { { "8bitadder.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/8bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-rtl " "Found design unit 1: FPMult-rtl" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bitmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bitmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier16bit-rtl " "Found design unit 1: multiplier16bit-rtl" {  } { { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier16bit " "Found entity 1: multiplier16bit" {  } { { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor8bit-rtl " "Found design unit 1: subtractor8bit-rtl" {  } { { "subtractor8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/subtractor8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor8bit " "Found entity 1: subtractor8bit" {  } { { "subtractor8bit.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/subtractor8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386957997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPMult " "Elaborating entity \"FPMult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739386958137 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_mantA FPMult.vhd(22) " "Verilog HDL or VHDL warning at FPMult.vhd(22): object \"int_mantA\" assigned a value but never read" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1739386958137 "|FPMult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_mantRes FPMult.vhd(140) " "VHDL Process Statement warning at FPMult.vhd(140): signal \"int_mantRes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739386958137 "|FPMult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_expSumBiased FPMult.vhd(141) " "VHDL Process Statement warning at FPMult.vhd(141): signal \"int_expSumBiased\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1739386958137 "|FPMult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit register8bit:signAndExpA " "Elaborating entity \"register8bit\" for hierarchy \"register8bit:signAndExpA\"" {  } { { "FPMult.vhd" "signAndExpA" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 register8bit:signAndExpA\|enARdFF_2:P0 " "Elaborating entity \"enARdFF_2\" for hierarchy \"register8bit:signAndExpA\|enARdFF_2:P0\"" {  } { { "register8bit.vhd" "P0" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/register8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8bit adder8bit:expSum " "Elaborating entity \"adder8bit\" for hierarchy \"adder8bit:expSum\"" {  } { { "FPMult.vhd" "expSum" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder adder8bit:expSum\|oneBitAdder:\\eightBitAdderGenerator:0:adder_i " "Elaborating entity \"oneBitAdder\" for hierarchy \"adder8bit:expSum\|oneBitAdder:\\eightBitAdderGenerator:0:adder_i\"" {  } { { "8bitadder.vhd" "\\eightBitAdderGenerator:0:adder_i" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/8bitadder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor8bit subtractor8bit:expBiased " "Elaborating entity \"subtractor8bit\" for hierarchy \"subtractor8bit:expBiased\"" {  } { { "FPMult.vhd" "expBiased" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier16bit multiplier16bit:mantResult " "Elaborating entity \"multiplier16bit\" for hierarchy \"multiplier16bit:mantResult\"" {  } { { "FPMult.vhd" "mantResult" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958215 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier16bit:mantResult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier16bit:mantResult\|Mult0\"" {  } { { "16bitmultiplier.vhd" "Mult0" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386958481 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1739386958481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier16bit:mantResult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\"" {  } { { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier16bit:mantResult\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplier16bit:mantResult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958544 ""}  } { { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1739386958544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core multiplier16bit:mantResult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder multiplier16bit:mantResult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] multiplier16bit:mantResult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739386958762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739386958762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier16bit:mantResult\|lpm_mult:Mult0\|altshift:external_latency_ffs multiplier16bit:mantResult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"multiplier16bit:mantResult\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "16bitmultiplier.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/16bitmultiplier.vhd" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739386958778 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[7\] int_expSumBiasedShifted\[7\]~_emulated int_expSumBiasedShifted\[7\]~1 " "Register \"int_expSumBiasedShifted\[7\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[7\]~_emulated\" and latch \"int_expSumBiasedShifted\[7\]~1\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_mantResNormalised\[8\] int_mantResNormalised\[8\]~_emulated int_mantResNormalised\[8\]~1 " "Register \"int_mantResNormalised\[8\]\" is converted into an equivalent circuit using register \"int_mantResNormalised\[8\]~_emulated\" and latch \"int_mantResNormalised\[8\]~1\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_mantResNormalised[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_mantResNormalised\[9\] int_mantResNormalised\[9\]~_emulated int_mantResNormalised\[9\]~5 " "Register \"int_mantResNormalised\[9\]\" is converted into an equivalent circuit using register \"int_mantResNormalised\[9\]~_emulated\" and latch \"int_mantResNormalised\[9\]~5\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_mantResNormalised[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_mantResNormalised\[10\] int_mantResNormalised\[10\]~_emulated int_mantResNormalised\[10\]~9 " "Register \"int_mantResNormalised\[10\]\" is converted into an equivalent circuit using register \"int_mantResNormalised\[10\]~_emulated\" and latch \"int_mantResNormalised\[10\]~9\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_mantResNormalised[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_mantResNormalised\[11\] int_mantResNormalised\[11\]~_emulated int_mantResNormalised\[11\]~13 " "Register \"int_mantResNormalised\[11\]\" is converted into an equivalent circuit using register \"int_mantResNormalised\[11\]~_emulated\" and latch \"int_mantResNormalised\[11\]~13\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_mantResNormalised[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_mantResNormalised\[12\] int_mantResNormalised\[12\]~_emulated int_mantResNormalised\[12\]~17 " "Register \"int_mantResNormalised\[12\]\" is converted into an equivalent circuit using register \"int_mantResNormalised\[12\]~_emulated\" and latch \"int_mantResNormalised\[12\]~17\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_mantResNormalised[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[0\] int_expSumBiasedShifted\[0\]~_emulated int_expSumBiasedShifted\[0\]~5 " "Register \"int_expSumBiasedShifted\[0\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[0\]~_emulated\" and latch \"int_expSumBiasedShifted\[0\]~5\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[1\] int_expSumBiasedShifted\[1\]~_emulated int_expSumBiasedShifted\[1\]~9 " "Register \"int_expSumBiasedShifted\[1\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[1\]~_emulated\" and latch \"int_expSumBiasedShifted\[1\]~9\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[2\] int_expSumBiasedShifted\[2\]~_emulated int_expSumBiasedShifted\[2\]~13 " "Register \"int_expSumBiasedShifted\[2\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[2\]~_emulated\" and latch \"int_expSumBiasedShifted\[2\]~13\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[3\] int_expSumBiasedShifted\[3\]~_emulated int_expSumBiasedShifted\[3\]~17 " "Register \"int_expSumBiasedShifted\[3\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[3\]~_emulated\" and latch \"int_expSumBiasedShifted\[3\]~17\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[4\] int_expSumBiasedShifted\[4\]~_emulated int_expSumBiasedShifted\[4\]~21 " "Register \"int_expSumBiasedShifted\[4\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[4\]~_emulated\" and latch \"int_expSumBiasedShifted\[4\]~21\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[5\] int_expSumBiasedShifted\[5\]~_emulated int_expSumBiasedShifted\[5\]~25 " "Register \"int_expSumBiasedShifted\[5\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[5\]~_emulated\" and latch \"int_expSumBiasedShifted\[5\]~25\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "int_expSumBiasedShifted\[6\] int_expSumBiasedShifted\[6\]~_emulated int_expSumBiasedShifted\[6\]~29 " "Register \"int_expSumBiasedShifted\[6\]\" is converted into an equivalent circuit using register \"int_expSumBiasedShifted\[6\]~_emulated\" and latch \"int_expSumBiasedShifted\[6\]~29\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 139 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1739386959044 "|FPMult|int_expSumBiasedShifted[6]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1739386959044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[6\] GND " "Pin \"MantissaOut\[6\]\" is stuck at GND" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739386959075 "|FPMult|MantissaOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MantissaOut\[7\] GND " "Pin \"MantissaOut\[7\]\" is stuck at GND" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1739386959075 "|FPMult|MantissaOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1739386959075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1739386959215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1739386959590 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959590 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[0\] " "No output dependent on input pin \"MantissaA\[0\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[1\] " "No output dependent on input pin \"MantissaA\[1\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[2\] " "No output dependent on input pin \"MantissaA\[2\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[3\] " "No output dependent on input pin \"MantissaA\[3\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[4\] " "No output dependent on input pin \"MantissaA\[4\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[5\] " "No output dependent on input pin \"MantissaA\[5\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[6\] " "No output dependent on input pin \"MantissaA\[6\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MantissaA\[7\] " "No output dependent on input pin \"MantissaA\[7\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|MantissaA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[0\] " "No output dependent on input pin \"ExponentA\[0\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[1\] " "No output dependent on input pin \"ExponentA\[1\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[2\] " "No output dependent on input pin \"ExponentA\[2\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[3\] " "No output dependent on input pin \"ExponentA\[3\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[4\] " "No output dependent on input pin \"ExponentA\[4\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[5\] " "No output dependent on input pin \"ExponentA\[5\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExponentA\[6\] " "No output dependent on input pin \"ExponentA\[6\]\"" {  } { { "FPMult.vhd" "" { Text "C:/Users/cleun098/Desktop/CEG3156 Lab 1/FPMult.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1739386959669 "|FPMult|ExponentA[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1739386959669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1739386959669 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1739386959669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1739386959669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1739386959669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739386959715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 14:02:39 2025 " "Processing ended: Wed Feb 12 14:02:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739386959715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739386959715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739386959715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739386959715 ""}
