// Seed: 1724072774
module module_0 (
    .id_2(id_1)
);
  input wire id_1;
  `define pp_3 0
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
  assign id_4 = id_1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 #(
    parameter id_1 = 32'd11,
    parameter id_5 = 32'd34
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  module_0 modCall_1 (id_4);
  output wire id_3;
  inout logic [7:0] id_2;
  inout wire _id_1;
  wire id_7;
  assign id_3 = id_2;
  parameter id_8 = 1;
  localparam id_9 = id_8;
  assign id_6 = id_6;
  assign id_6 = ~id_9[id_5];
  assign id_5 = id_5;
  logic [7:0][-1 : id_1] id_10 = -1;
  localparam id_11 = 1'b0;
  tri1 id_12, id_13 = -1;
  assign id_2[id_1] = id_7;
  parameter id_14 = {id_11 - 1};
  wire id_15;
endmodule
