Analysis & Synthesis report for core
Wed Nov 07 20:03:51 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |core|disp:u6|state_now
  9. State Machine - |core|disp:u6|now_state
 10. State Machine - |core|key:u5|key_lg:u1|now_state
 11. State Machine - |core|dzn:u3|dzn_st:u1|state_now
 12. State Machine - |core|pic:u2|pic_st:u2|now_state
 13. User-Specified and Inferred Latches
 14. Logic Cells Representing Combinational Loops
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for Inferred Entity Instance: disp:u6|lpm_divide:Div0
 20. Port Connectivity Checks: "dzn:u3"
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Nov 07 20:03:51 2018   ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name               ; core                                    ;
; Top-level Entity Name       ; core                                    ;
; Family                      ; MAX II                                  ;
; Total logic elements        ; 814                                     ;
; Total pins                  ; 51                                      ;
; Total virtual pins          ; 0                                       ;
; UFM blocks                  ; 0 / 1 ( 0 % )                           ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270T144C5      ;                    ;
; Top-level entity name                                                      ; core               ; core               ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; ../dvdr/dvdr.vhd                 ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dvdr/dvdr.vhd               ;
; ../pic/pic.vhd                   ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic/pic.vhd                 ;
; ../pic_rdm/pic_rdm.vhd           ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd         ;
; ../pic_st/pic_st.vhd             ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_st/pic_st.vhd           ;
; ../pic_p/pic_p.vhd               ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_p/pic_p.vhd             ;
; ../dzn/dzn.vhd                   ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn/dzn.vhd                 ;
; ../dzn_lg/dzn_lg.vhd             ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_lg/dzn_lg.vhd           ;
; ../dzn_st/dzn_st.vhd             ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/dzn_st/dzn_st.vhd           ;
; ../xns/xns.vhd                   ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns/xns.vhd                 ;
; ../xns_add/xns_add.vhd           ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_add/xns_add.vhd         ;
; ../xns_pic/xns_pic.vhd           ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/xns_pic/xns_pic.vhd         ;
; ../key/key.vhd                   ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key/key.vhd                 ;
; ../key_lg/key_lg.vhd             ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_lg/key_lg.vhd           ;
; ../key_st/key_st.vhd             ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/key_st/key_st.vhd           ;
; ../disp/disp.vhd                 ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/disp/disp.vhd               ;
; ../extr/extr.vhd                 ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr/extr.vhd               ;
; ../extr_st/extr_st.vhd           ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_st/extr_st.vhd         ;
; ../extr_beep/extr_beep.vhd       ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/extr_beep/extr_beep.vhd     ;
; core.vhd                         ; yes             ; User VHDL File               ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/core.vhd               ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf                    ;
; db/lpm_divide_0fo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_divide_0fo.tdf  ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/abs_divider_kbg.tdf ;
; db/alt_u_div_dle.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/alt_u_div_dle.tdf   ;
; db/add_sub_e7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_e7c.tdf     ;
; db/add_sub_f7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_f7c.tdf     ;
; db/add_sub_j7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_j7c.tdf     ;
; db/add_sub_g7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_g7c.tdf     ;
; db/add_sub_h7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_h7c.tdf     ;
; db/add_sub_i7c.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_i7c.tdf     ;
; db/lpm_abs_9d9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_9d9.tdf     ;
; db/lpm_abs_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/lpm_abs_pe9.tdf     ;
; db/add_sub_p0f.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_p0f.tdf     ;
; db/add_sub_9ve.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/core/db/add_sub_9ve.tdf     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 814   ;
;     -- Combinational with no register       ; 596   ;
;     -- Register only                        ; 108   ;
;     -- Combinational with a register        ; 110   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 304   ;
;     -- 3 input functions                    ; 145   ;
;     -- 2 input functions                    ; 214   ;
;     -- 1 input functions                    ; 42    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 658   ;
;     -- arithmetic mode                      ; 156   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 17    ;
;     -- asynchronous clear/load mode         ; 181   ;
;                                             ;       ;
; Total registers                             ; 218   ;
; Total logic cells in carry chains           ; 179   ;
; I/O pins                                    ; 51    ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 155   ;
; Total fan-out                               ; 2785  ;
; Average fan-out                             ; 3.22  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                              ; Library Name ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |core                                       ; 814 (3)     ; 218          ; 0          ; 51   ; 0            ; 596 (3)      ; 108 (0)           ; 110 (0)          ; 179 (0)         ; 0 (0)      ; |core                                                                                                                            ; work         ;
;    |disp:u6|                                ; 325 (239)   ; 50           ; 0          ; 0    ; 0            ; 275 (189)    ; 28 (28)           ; 22 (22)          ; 96 (47)         ; 0 (0)      ; |core|disp:u6                                                                                                                    ; work         ;
;       |lpm_divide:Div0|                     ; 86 (0)      ; 0            ; 0          ; 0    ; 0            ; 86 (0)       ; 0 (0)             ; 0 (0)            ; 49 (0)          ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0                                                                                                    ; work         ;
;          |lpm_divide_0fo:auto_generated|    ; 86 (0)      ; 0            ; 0          ; 0    ; 0            ; 86 (0)       ; 0 (0)             ; 0 (0)            ; 49 (0)          ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated                                                                      ; work         ;
;             |abs_divider_kbg:divider|       ; 86 (4)      ; 0            ; 0          ; 0    ; 0            ; 86 (4)       ; 0 (0)             ; 0 (0)            ; 49 (0)          ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider                                              ; work         ;
;                |add_sub_p0f:compl_add_quot| ; 5 (5)       ; 0            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|add_sub_p0f:compl_add_quot                   ; work         ;
;                |alt_u_div_dle:divider|      ; 68 (32)     ; 0            ; 0          ; 0    ; 0            ; 68 (32)      ; 0 (0)             ; 0 (0)            ; 36 (0)          ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider                        ; work         ;
;                   |add_sub_j7c:add_sub_27|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_27 ; work         ;
;                   |add_sub_j7c:add_sub_28|  ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_28 ; work         ;
;                   |add_sub_j7c:add_sub_29|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_29 ; work         ;
;                   |add_sub_j7c:add_sub_30|  ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_30 ; work         ;
;                   |add_sub_j7c:add_sub_31|  ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|alt_u_div_dle:divider|add_sub_j7c:add_sub_31 ; work         ;
;                |lpm_abs_pe9:my_abs_num|     ; 9 (9)       ; 0            ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |core|disp:u6|lpm_divide:Div0|lpm_divide_0fo:auto_generated|abs_divider_kbg:divider|lpm_abs_pe9:my_abs_num                       ; work         ;
;    |dvdr:u1|                                ; 111 (111)   ; 49           ; 0          ; 0    ; 0            ; 62 (62)      ; 25 (25)           ; 24 (24)          ; 46 (46)         ; 0 (0)      ; |core|dvdr:u1                                                                                                                    ; work         ;
;    |dzn:u3|                                 ; 126 (1)     ; 45           ; 0          ; 0    ; 0            ; 81 (1)       ; 30 (0)            ; 15 (0)           ; 7 (0)           ; 0 (0)      ; |core|dzn:u3                                                                                                                     ; work         ;
;       |dzn_lg:u2|                           ; 86 (86)     ; 42           ; 0          ; 0    ; 0            ; 44 (44)      ; 30 (30)           ; 12 (12)          ; 7 (7)           ; 0 (0)      ; |core|dzn:u3|dzn_lg:u2                                                                                                           ; work         ;
;       |dzn_st:u1|                           ; 39 (39)     ; 3            ; 0          ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |core|dzn:u3|dzn_st:u1                                                                                                           ; work         ;
;    |extr:u7|                                ; 96 (31)     ; 42           ; 0          ; 0    ; 0            ; 54 (17)      ; 13 (10)           ; 29 (4)           ; 23 (13)         ; 0 (0)      ; |core|extr:u7                                                                                                                    ; work         ;
;       |extr_beep:u2|                        ; 64 (64)     ; 27           ; 0          ; 0    ; 0            ; 37 (37)      ; 3 (3)             ; 24 (24)          ; 10 (10)         ; 0 (0)      ; |core|extr:u7|extr_beep:u2                                                                                                       ; work         ;
;       |extr_st:u1|                          ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |core|extr:u7|extr_st:u1                                                                                                         ; work         ;
;    |key:u5|                                 ; 39 (0)      ; 15           ; 0          ; 0    ; 0            ; 24 (0)       ; 7 (0)             ; 8 (0)            ; 0 (0)           ; 0 (0)      ; |core|key:u5                                                                                                                     ; work         ;
;       |key_lg:u1|                           ; 21 (21)     ; 5            ; 0          ; 0    ; 0            ; 16 (16)      ; 3 (3)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |core|key:u5|key_lg:u1                                                                                                           ; work         ;
;       |key_st:u2|                           ; 18 (18)     ; 10           ; 0          ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 6 (6)            ; 0 (0)           ; 0 (0)      ; |core|key:u5|key_st:u2                                                                                                           ; work         ;
;    |pic:u2|                                 ; 85 (0)      ; 8            ; 0          ; 0    ; 0            ; 77 (0)       ; 2 (0)             ; 6 (0)            ; 0 (0)           ; 0 (0)      ; |core|pic:u2                                                                                                                     ; work         ;
;       |pic_p:u3|                            ; 34 (34)     ; 0            ; 0          ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |core|pic:u2|pic_p:u3                                                                                                            ; work         ;
;       |pic_rdm:u1|                          ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |core|pic:u2|pic_rdm:u1                                                                                                          ; work         ;
;       |pic_st:u2|                           ; 46 (46)     ; 4            ; 0          ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |core|pic:u2|pic_st:u2                                                                                                           ; work         ;
;    |xns:u4|                                 ; 29 (0)      ; 9            ; 0          ; 0    ; 0            ; 20 (0)       ; 3 (0)             ; 6 (0)            ; 7 (0)           ; 0 (0)      ; |core|xns:u4                                                                                                                     ; work         ;
;       |xns_add:u1|                          ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |core|xns:u4|xns_add:u1                                                                                                          ; work         ;
;       |xns_pic:u2|                          ; 27 (27)     ; 7            ; 0          ; 0    ; 0            ; 20 (20)      ; 3 (3)             ; 4 (4)            ; 7 (7)           ; 0 (0)      ; |core|xns:u4|xns_pic:u2                                                                                                          ; work         ;
+---------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |core|disp:u6|state_now                                       ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; state_now.ss3 ; state_now.ss2 ; state_now.ss1 ; state_now.ss0 ;
+---------------+---------------+---------------+---------------+---------------+
; state_now.ss0 ; 0             ; 0             ; 0             ; 0             ;
; state_now.ss1 ; 0             ; 0             ; 1             ; 1             ;
; state_now.ss2 ; 0             ; 1             ; 0             ; 1             ;
; state_now.ss3 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |core|disp:u6|now_state                                                                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; now_state.s7 ; now_state.s6 ; now_state.s5 ; now_state.s4 ; now_state.s3 ; now_state.s2 ; now_state.s1 ; now_state.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; now_state.s0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; now_state.s1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; now_state.s2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; now_state.s3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; now_state.s4 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; now_state.s5 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; now_state.s6 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; now_state.s7 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |core|key:u5|key_lg:u1|now_state                                        ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; now_state.s4 ; now_state.s3 ; now_state.s2 ; now_state.s1 ; now_state.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; now_state.s0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; now_state.s1 ; 0            ; 0            ; 0            ; 1            ; 1            ;
; now_state.s2 ; 0            ; 0            ; 1            ; 0            ; 1            ;
; now_state.s3 ; 0            ; 1            ; 0            ; 0            ; 1            ;
; now_state.s4 ; 1            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |core|dzn:u3|dzn_st:u1|state_now          ;
+--------------+--------------+--------------+--------------+
; Name         ; state_now.s2 ; state_now.s1 ; state_now.s0 ;
+--------------+--------------+--------------+--------------+
; state_now.s0 ; 0            ; 0            ; 0            ;
; state_now.s1 ; 0            ; 1            ; 1            ;
; state_now.s2 ; 1            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |core|pic:u2|pic_st:u2|now_state                         ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; now_state.s3 ; now_state.s2 ; now_state.s1 ; now_state.s0 ;
+--------------+--------------+--------------+--------------+--------------+
; now_state.s0 ; 0            ; 0            ; 0            ; 0            ;
; now_state.s1 ; 0            ; 0            ; 1            ; 1            ;
; now_state.s2 ; 0            ; 1            ; 0            ; 1            ;
; now_state.s3 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; pic:u2|pic_p:u3|arr[3][2]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[2][2]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[1][2]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[0][2]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[3][3]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[2][3]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[1][3]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[0][3]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[3][4]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[2][4]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[1][4]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[0][4]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[3][5]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[2][5]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[1][5]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|arr[0][5]                           ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; key:u5|key_lg:u1|ISkeytemp                          ; key:u5|key_lg:u1|Selector10 ; yes                    ;
; dzn:u3|dzn_lg:u2|max_path[3]                        ; dzn:u3|comb                 ; yes                    ;
; dzn:u3|dzn_lg:u2|max_path[2]                        ; dzn:u3|comb                 ; yes                    ;
; pic:u2|pic_st:u2|num1[0]                            ; pic:u2|pic_st:u2|num1[0]    ; yes                    ;
; pic:u2|pic_st:u2|num3[0]                            ; pic:u2|pic_st:u2|Selector3  ; yes                    ;
; pic:u2|pic_st:u2|num3[1]                            ; pic:u2|pic_st:u2|Selector3  ; yes                    ;
; pic:u2|pic_st:u2|num1[1]                            ; pic:u2|pic_st:u2|num1[0]    ; yes                    ;
; pic:u2|pic_st:u2|num3[2]                            ; pic:u2|pic_st:u2|Selector3  ; yes                    ;
; pic:u2|pic_st:u2|num1[2]                            ; pic:u2|pic_st:u2|num1[0]    ; yes                    ;
; pic:u2|pic_st:u2|num3[3]                            ; pic:u2|pic_st:u2|Selector3  ; yes                    ;
; pic:u2|pic_st:u2|num1[3]                            ; pic:u2|pic_st:u2|num1[0]    ; yes                    ;
; pic:u2|pic_st:u2|num2[0]                            ; pic:u2|pic_st:u2|Selector2  ; yes                    ;
; pic:u2|pic_st:u2|num2[1]                            ; pic:u2|pic_st:u2|Selector2  ; yes                    ;
; pic:u2|pic_st:u2|num2[2]                            ; pic:u2|pic_st:u2|Selector2  ; yes                    ;
; pic:u2|pic_st:u2|num2[3]                            ; pic:u2|pic_st:u2|Selector2  ; yes                    ;
; pic:u2|pic_st:u2|out_num[0]                         ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_st:u2|out_num[1]                         ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_st:u2|out_num[2]                         ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_st:u2|out_num[3]                         ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; key:u5|key_lg:u1|key_coordinate[0]                  ; key:u5|key_lg:u1|Selector8  ; yes                    ;
; key:u5|key_lg:u1|key_coordinate[1]                  ; key:u5|key_lg:u1|Selector8  ; yes                    ;
; key:u5|key_lg:u1|key_coordinate[2]                  ; key:u5|key_lg:u1|Selector8  ; yes                    ;
; key:u5|key_lg:u1|key_coordinate[3]                  ; key:u5|key_lg:u1|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|mmax_path[3]                        ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; pic:u2|pic_p:u3|mmax_path[2]                        ; pic:u2|pic_st:u2|Selector8  ; yes                    ;
; Number of user-specified and inferred latches = 41  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; xns:u4|xns_pic:u2|next_state~0                         ;   ;
; xns:u4|xns_pic:u2|Selector0                            ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+---------------------------------------+---------------------------------------------+
; Register name                         ; Reason for Removal                          ;
+---------------------------------------+---------------------------------------------+
; extr:u7|extr_st:u1|tempstate[0]       ; Merged with extr:u7|extr_st:u1|tempstate[1] ;
; extr:u7|extr_beep:u2|beeptone[10]     ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 2 ;                                             ;
+---------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 165   ;
; Number of registers using Asynchronous Load  ; 33    ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pic:u2|pic_rdm:u1|temp_rdm[1]          ; 5       ;
; pic:u2|pic_rdm:u1|temp_rdm[2]          ; 5       ;
; pic:u2|pic_rdm:u1|temp_rdm[3]          ; 5       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |core|extr:u7|extr_beep:u2|\ToneCtrl:beepcnt[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |core|key:u5|key_st:u2|temp_cnt[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |core|extr:u7|extr_st:u1|tempstate[0]           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |core|extr:u7|extr_beep:u2|beeptone[1]          ;
; 23:1               ; 4 bits    ; 60 LEs        ; 44 LEs               ; 16 LEs                 ; Yes        ; |core|extr:u7|extr_beep:u2|beeptone[2]          ;
; 40:1               ; 2 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |core|extr:u7|extr_beep:u2|beeptone[4]          ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |core|pic:u2|pic_st:u2|Mux7                     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |core|pic:u2|pic_st:u2|Mux11                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |core|key:u5|key_lg:u1|next_state.s2            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |core|disp:u6|state_next.ss2                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |core|pic:u2|pic_st:u2|Selector4                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |core|disp:u6|Selector22                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |core|disp:u6|Selector4                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: disp:u6|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 5              ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_0fo ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dzn:u3"                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pathe_max ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 07 20:03:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dvdr/dvdr.vhd
    Info: Found design unit 1: dvdr-advdr
    Info: Found entity 1: dvdr
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic/pic.vhd
    Info: Found design unit 1: pic-apic
    Info: Found entity 1: pic
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_rdm/pic_rdm.vhd
    Info: Found design unit 1: pic_rdm-apic_rdm
    Info: Found entity 1: pic_rdm
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_st/pic_st.vhd
    Info: Found design unit 1: pic_st-apic_st
    Info: Found entity 1: pic_st
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/pic_p/pic_p.vhd
    Info: Found design unit 1: pic_p-apic_p
    Info: Found entity 1: pic_p
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn/dzn.vhd
    Info: Found design unit 1: dzn-adzn
    Info: Found entity 1: dzn
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_lg/dzn_lg.vhd
    Info: Found design unit 1: dzn_lg-adzn_lg
    Info: Found entity 1: dzn_lg
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/dzn_st/dzn_st.vhd
    Info: Found design unit 1: dzn_st-adzn_st
    Info: Found entity 1: dzn_st
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns/xns.vhd
    Info: Found design unit 1: xns-axns
    Info: Found entity 1: xns
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_add/xns_add.vhd
    Info: Found design unit 1: xns_add-axns_add
    Info: Found entity 1: xns_add
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/xns_pic/xns_pic.vhd
    Info: Found design unit 1: xns_pic-axns_pic
    Info: Found entity 1: xns_pic
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key/key.vhd
    Info: Found design unit 1: key-akey
    Info: Found entity 1: key
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_lg/key_lg.vhd
    Info: Found design unit 1: key_lg-akey_lg
    Info: Found entity 1: key_lg
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/key_st/key_st.vhd
    Info: Found design unit 1: key_st-akey_st
    Info: Found entity 1: key_st
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/disp/disp.vhd
    Info: Found design unit 1: disp-adisp
    Info: Found entity 1: disp
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr/extr.vhd
    Info: Found design unit 1: extr-aextr
    Info: Found entity 1: extr
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_st/extr_st.vhd
    Info: Found design unit 1: extr_st-aextr_st
    Info: Found entity 1: extr_st
Info: Found 2 design units, including 1 entities, in source file /digital_circuit/aaa synex experiments/final_exp/extr_beep/extr_beep.vhd
    Info: Found design unit 1: extr_beep-aextr_beep
    Info: Found entity 1: extr_beep
Info: Found 2 design units, including 1 entities, in source file core.vhd
    Info: Found design unit 1: core-acore
    Info: Found entity 1: core
Info: Elaborating entity "core" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at core.vhd(176): object "maxpath_out" assigned a value but never read
Info: Elaborating entity "dvdr" for hierarchy "dvdr:u1"
Info: Elaborating entity "pic" for hierarchy "pic:u2"
Info: Elaborating entity "pic_rdm" for hierarchy "pic:u2|pic_rdm:u1"
Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(23): signal "temp_rdm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(24): signal "temp_rdm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_rdm.vhd(25): signal "temp_rdm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "pic_st" for hierarchy "pic:u2|pic_st:u2"
Warning (10492): VHDL Process Statement warning at pic_st.vhd(41): signal "in_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(52): signal "in_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(58): signal "in_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(58): signal "flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal "fail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(64): signal "flag" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(88): signal "in_cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(90): signal "in_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(92): signal "in_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(94): signal "in_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(96): signal "in_num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(104): signal "num1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(108): signal "num1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(108): signal "num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(110): signal "num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal "num1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal "num3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(118): signal "num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pic_st.vhd(120): signal "num3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable "num1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable "num2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable "num3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at pic_st.vhd(84): inferring latch(es) for signal or variable "out_num", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "out_num[0]" at pic_st.vhd(84)
Info (10041): Inferred latch for "out_num[1]" at pic_st.vhd(84)
Info (10041): Inferred latch for "out_num[2]" at pic_st.vhd(84)
Info (10041): Inferred latch for "out_num[3]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num3[0]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num3[1]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num3[2]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num3[3]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num2[0]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num2[1]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num2[2]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num2[3]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num1[0]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num1[1]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num1[2]" at pic_st.vhd(84)
Info (10041): Inferred latch for "num1[3]" at pic_st.vhd(84)
Info: Elaborating entity "pic_p" for hierarchy "pic:u2|pic_p:u3"
Warning (10631): VHDL Process Statement warning at pic_p.vhd(30): inferring latch(es) for signal or variable "arr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at pic_p.vhd(30): inferring latch(es) for signal or variable "mmax_path", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "mmax_path[0]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[1]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[2]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[3]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[4]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[5]" at pic_p.vhd(30)
Info (10041): Inferred latch for "mmax_path[6]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][0]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][1]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][2]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][3]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][4]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][5]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][6]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[0][7]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][0]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][1]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][2]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][3]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][4]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][5]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][6]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[1][7]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][0]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][1]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][2]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][3]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][4]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][5]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][6]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[2][7]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][0]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][1]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][2]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][3]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][4]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][5]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][6]" at pic_p.vhd(30)
Info (10041): Inferred latch for "arr[3][7]" at pic_p.vhd(30)
Info: Elaborating entity "dzn" for hierarchy "dzn:u3"
Warning (10492): VHDL Process Statement warning at dzn.vhd(94): signal "fail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(95): signal "pathe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(97): signal "sarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(98): signal "sarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(99): signal "sarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(100): signal "sarr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn.vhd(104): signal "pathe" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "dzn_st" for hierarchy "dzn:u3|dzn_st:u1"
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(48): signal "ISready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(54): signal "arr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(55): signal "arr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(92): signal "col_in0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(93): signal "col_in1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(94): signal "col_in2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(95): signal "col_in3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(99): signal "col_in0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(100): signal "col_in1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(101): signal "col_in2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_st.vhd(102): signal "col_in3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "dzn_lg" for hierarchy "dzn:u3|dzn_lg:u2"
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(41): signal "incol0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(42): signal "incol1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(43): signal "incol2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(44): signal "incol3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dzn_lg.vhd(47): signal "maxpath" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at dzn_lg.vhd(38): inferring latch(es) for signal or variable "max_path", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "max_path[0]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[1]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[2]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[3]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[4]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[5]" at dzn_lg.vhd(38)
Info (10041): Inferred latch for "max_path[6]" at dzn_lg.vhd(38)
Info: Elaborating entity "xns" for hierarchy "xns:u4"
Info: Elaborating entity "xns_add" for hierarchy "xns:u4|xns_add:u1"
Info: Elaborating entity "xns_pic" for hierarchy "xns:u4|xns_pic:u2"
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(42): signal "wintimes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(44): signal "fail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(64): signal "next_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(94): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(103): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(123): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at xns_pic.vhd(132): signal "num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "key" for hierarchy "key:u5"
Info: Elaborating entity "key_lg" for hierarchy "key:u5|key_lg:u1"
Warning (10492): VHDL Process Statement warning at key_lg.vhd(38): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(44): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(50): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(56): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(121): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(141): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_lg.vhd(161): signal "ISkeytemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at key_lg.vhd(76): inferring latch(es) for signal or variable "ISkeytemp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at key_lg.vhd(76): inferring latch(es) for signal or variable "key_coordinate", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "key_coordinate[0]" at key_lg.vhd(76)
Info (10041): Inferred latch for "key_coordinate[1]" at key_lg.vhd(76)
Info (10041): Inferred latch for "key_coordinate[2]" at key_lg.vhd(76)
Info (10041): Inferred latch for "key_coordinate[3]" at key_lg.vhd(76)
Info (10041): Inferred latch for "ISkeytemp" at key_lg.vhd(76)
Info: Elaborating entity "key_st" for hierarchy "key:u5|key_st:u2"
Warning (10492): VHDL Process Statement warning at key_st.vhd(36): signal "IScarry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_st.vhd(42): signal "ISkey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_st.vhd(64): signal "ISkey" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_st.vhd(68): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at key_st.vhd(91): signal "temp_key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "disp" for hierarchy "disp:u6"
Warning (10492): VHDL Process Statement warning at disp.vhd(85): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(96): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(96): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(97): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(98): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(100): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(105): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(105): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(106): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(107): signal "colg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(109): signal "col1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(114): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(114): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(115): signal "col2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(116): signal "colg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(118): signal "col2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(123): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(123): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(124): signal "col3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(125): signal "colg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(127): signal "col3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(132): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(132): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(133): signal "col4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(134): signal "colg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(136): signal "col4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(141): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(141): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(142): signal "col5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(143): signal "colg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(145): signal "col5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(150): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(150): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(151): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(152): signal "colg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(154): signal "col6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(159): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(159): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(160): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(161): signal "col0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(163): signal "col7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(192): signal "ISxns" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(192): signal "ISfail" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(207): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(218): signal "wintimes" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(227): signal "high_digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(242): signal "low_digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(268): signal "int_pathnum" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(269): signal "residue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(270): signal "residue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(271): signal "residue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(271): signal "high_digit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at disp.vhd(274): signal "residue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "extr" for hierarchy "extr:u7"
Info: Elaborating entity "extr_st" for hierarchy "extr:u7|extr_st:u1"
Info: Elaborating entity "extr_beep" for hierarchy "extr:u7|extr_beep:u2"
Warning (10036): Verilog HDL or VHDL warning at extr_beep.vhd(23): object "cntForTime" assigned a value but never read
Warning (10492): VHDL Process Statement warning at extr_beep.vhd(102): signal "beeptone" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state node "scol0[7]" into a selector
    Warning: Converted tri-state node "scol0[6]" into a selector
    Warning: Converted tri-state node "scol0[5]" into a selector
    Warning: Converted tri-state node "scol0[4]" into a selector
    Warning: Converted tri-state node "scol0[3]" into a selector
    Warning: Converted tri-state node "scol0[2]" into a selector
    Warning: Converted tri-state node "scol0[1]" into a selector
    Warning: Converted tri-state node "scol0[0]" into a selector
    Warning: Converted tri-state node "scol2[7]" into a selector
    Warning: Converted tri-state node "scol2[6]" into a selector
    Warning: Converted tri-state node "scol2[5]" into a selector
    Warning: Converted tri-state node "scol2[4]" into a selector
    Warning: Converted tri-state node "scol2[3]" into a selector
    Warning: Converted tri-state node "scol2[2]" into a selector
    Warning: Converted tri-state node "scol2[1]" into a selector
    Warning: Converted tri-state node "scol2[0]" into a selector
    Warning: Converted tri-state node "scol3[7]" into a selector
    Warning: Converted tri-state node "scol3[6]" into a selector
    Warning: Converted tri-state node "scol3[5]" into a selector
    Warning: Converted tri-state node "scol3[4]" into a selector
    Warning: Converted tri-state node "scol3[3]" into a selector
    Warning: Converted tri-state node "scol3[2]" into a selector
    Warning: Converted tri-state node "scol3[1]" into a selector
    Warning: Converted tri-state node "scol3[0]" into a selector
    Warning: Converted tri-state node "scol4[7]" into a selector
    Warning: Converted tri-state node "scol4[6]" into a selector
    Warning: Converted tri-state node "scol4[5]" into a selector
    Warning: Converted tri-state node "scol4[4]" into a selector
    Warning: Converted tri-state node "scol4[3]" into a selector
    Warning: Converted tri-state node "scol4[2]" into a selector
    Warning: Converted tri-state node "scol4[1]" into a selector
    Warning: Converted tri-state node "scol4[0]" into a selector
    Warning: Converted tri-state node "scol5[7]" into a selector
    Warning: Converted tri-state node "scol5[6]" into a selector
    Warning: Converted tri-state node "scol5[5]" into a selector
    Warning: Converted tri-state node "scol5[4]" into a selector
    Warning: Converted tri-state node "scol5[3]" into a selector
    Warning: Converted tri-state node "scol5[2]" into a selector
    Warning: Converted tri-state node "scol5[1]" into a selector
    Warning: Converted tri-state node "scol5[0]" into a selector
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col7[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col6[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "xns:u4|xns_pic:u2|col1[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg2[7]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "dzn:u3|colg1[7]" feeding internal logic into a wire
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "disp:u6|Div0"
Info: Elaborated megafunction instantiation "disp:u6|lpm_divide:Div0"
Info: Instantiated megafunction "disp:u6|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "5"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0fo.tdf
    Info: Found entity 1: lpm_divide_0fo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info: Found entity 1: abs_divider_kbg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_dle.tdf
    Info: Found entity 1: alt_u_div_dle
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf
    Info: Found entity 1: add_sub_e7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf
    Info: Found entity 1: add_sub_f7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf
    Info: Found entity 1: add_sub_j7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf
    Info: Found entity 1: add_sub_g7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf
    Info: Found entity 1: add_sub_h7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf
    Info: Found entity 1: add_sub_i7c
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9d9.tdf
    Info: Found entity 1: lpm_abs_9d9
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_pe9.tdf
    Info: Found entity 1: lpm_abs_pe9
Info: Found 1 design units, including 1 entities, in source file db/add_sub_p0f.tdf
    Info: Found entity 1: add_sub_p0f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf
    Info: Found entity 1: add_sub_9ve
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "pic:u2|pic_p:u3|mmax_path[2]" merged with LATCH primitive "pic:u2|pic_p:u3|mmax_path[3]"
    Info: Duplicate LATCH primitive "dzn:u3|dzn_lg:u2|max_path[2]" merged with LATCH primitive "dzn:u3|dzn_lg:u2|max_path[3]"
Warning: Latch key:u5|key_lg:u1|ISkeytemp has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal key_row[0]
Warning: Latch pic:u2|pic_st:u2|out_num[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pic:u2|pic_st:u2|num3[0]
Warning: Latch pic:u2|pic_st:u2|out_num[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pic:u2|pic_st:u2|num3[1]
Warning: Latch pic:u2|pic_st:u2|out_num[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pic:u2|pic_st:u2|num3[2]
Warning: Latch pic:u2|pic_st:u2|out_num[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal pic:u2|pic_st:u2|num3[3]
Warning: Latch key:u5|key_lg:u1|key_coordinate[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal key:u5|key_lg:u1|now_state.s0
Warning: Latch key:u5|key_lg:u1|key_coordinate[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal key:u5|key_lg:u1|now_state.s0
Warning: Latch key:u5|key_lg:u1|key_coordinate[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal key_row[0]
Warning: Latch key:u5|key_lg:u1|key_coordinate[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal key_row[0]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "disp_cat[1]" is stuck at VCC
    Warning (13410): Pin "disp_cat[2]" is stuck at VCC
    Warning (13410): Pin "disp_cat[3]" is stuck at VCC
    Warning (13410): Pin "disp_cat[6]" is stuck at VCC
    Warning (13410): Pin "disp_cat[7]" is stuck at VCC
Info: Registers with preset signals will power-up high
Info: Implemented 865 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 44 output pins
    Info: Implemented 814 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 235 warnings
    Info: Peak virtual memory: 277 megabytes
    Info: Processing ended: Wed Nov 07 20:03:51 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


