{
  "module_name": "clk-mt7981-eth.c",
  "hash_id": "607db759eb76b52a4ea2f4bd3509bf3d754f454317422d80ebefd8334fb6b98b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7981-eth.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mediatek,mt7981-clk.h>\n\nstatic const struct mtk_gate_regs sgmii0_cg_regs = {\n\t.set_ofs = 0xE4,\n\t.clr_ofs = 0xE4,\n\t.sta_ofs = 0xE4,\n};\n\n#define GATE_SGMII0(_id, _name, _parent, _shift) {\t\\\n\t\t.id = _id,\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\\\n\t\t.parent_name = _parent,\t\t\t\\\n\t\t.regs = &sgmii0_cg_regs,\t\t\t\\\n\t\t.shift = _shift,\t\t\t\\\n\t\t.ops = &mtk_clk_gate_ops_no_setclr_inv,\t\\\n\t}\n\nstatic const struct mtk_gate sgmii0_clks[] __initconst = {\n\tGATE_SGMII0(CLK_SGM0_TX_EN, \"sgm0_tx_en\", \"usb_tx250m\", 2),\n\tGATE_SGMII0(CLK_SGM0_RX_EN, \"sgm0_rx_en\", \"usb_eq_rx250m\", 3),\n\tGATE_SGMII0(CLK_SGM0_CK0_EN, \"sgm0_ck0_en\", \"usb_ln0\", 4),\n\tGATE_SGMII0(CLK_SGM0_CDR_CK0_EN, \"sgm0_cdr_ck0_en\", \"usb_cdr\", 5),\n};\n\nstatic const struct mtk_gate_regs sgmii1_cg_regs = {\n\t.set_ofs = 0xE4,\n\t.clr_ofs = 0xE4,\n\t.sta_ofs = 0xE4,\n};\n\n#define GATE_SGMII1(_id, _name, _parent, _shift) {\t\\\n\t\t.id = _id,\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\\\n\t\t.parent_name = _parent,\t\t\t\\\n\t\t.regs = &sgmii1_cg_regs,\t\t\t\\\n\t\t.shift = _shift,\t\t\t\\\n\t\t.ops = &mtk_clk_gate_ops_no_setclr_inv,\t\\\n\t}\n\nstatic const struct mtk_gate sgmii1_clks[] __initconst = {\n\tGATE_SGMII1(CLK_SGM1_TX_EN, \"sgm1_tx_en\", \"usb_tx250m\", 2),\n\tGATE_SGMII1(CLK_SGM1_RX_EN, \"sgm1_rx_en\", \"usb_eq_rx250m\", 3),\n\tGATE_SGMII1(CLK_SGM1_CK1_EN, \"sgm1_ck1_en\", \"usb_ln0\", 4),\n\tGATE_SGMII1(CLK_SGM1_CDR_CK1_EN, \"sgm1_cdr_ck1_en\", \"usb_cdr\", 5),\n};\n\nstatic const struct mtk_gate_regs eth_cg_regs = {\n\t.set_ofs = 0x30,\n\t.clr_ofs = 0x30,\n\t.sta_ofs = 0x30,\n};\n\n#define GATE_ETH(_id, _name, _parent, _shift) {\t\\\n\t\t.id = _id,\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\\\n\t\t.parent_name = _parent,\t\t\t\\\n\t\t.regs = &eth_cg_regs,\t\t\t\\\n\t\t.shift = _shift,\t\t\t\\\n\t\t.ops = &mtk_clk_gate_ops_no_setclr_inv,\t\\\n\t}\n\nstatic const struct mtk_gate eth_clks[] __initconst = {\n\tGATE_ETH(CLK_ETH_FE_EN, \"eth_fe_en\", \"netsys_2x\", 6),\n\tGATE_ETH(CLK_ETH_GP2_EN, \"eth_gp2_en\", \"sgm_325m\", 7),\n\tGATE_ETH(CLK_ETH_GP1_EN, \"eth_gp1_en\", \"sgm_325m\", 8),\n\tGATE_ETH(CLK_ETH_WOCPU0_EN, \"eth_wocpu0_en\", \"netsys_wed_mcu\", 15),\n};\n\nstatic const struct mtk_clk_desc eth_desc = {\n\t.clks = eth_clks,\n\t.num_clks = ARRAY_SIZE(eth_clks),\n};\n\nstatic const struct mtk_clk_desc sgmii0_desc = {\n\t.clks = sgmii0_clks,\n\t.num_clks = ARRAY_SIZE(sgmii0_clks),\n};\n\nstatic const struct mtk_clk_desc sgmii1_desc = {\n\t.clks = sgmii1_clks,\n\t.num_clks = ARRAY_SIZE(sgmii1_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt7981_eth[] = {\n\t{ .compatible = \"mediatek,mt7981-ethsys\", .data = &eth_desc },\n\t{ .compatible = \"mediatek,mt7981-sgmiisys_0\", .data = &sgmii0_desc },\n\t{ .compatible = \"mediatek,mt7981-sgmiisys_1\", .data = &sgmii1_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7981_eth);\n\nstatic struct platform_driver clk_mt7981_eth_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt7981-eth\",\n\t\t.of_match_table = of_match_clk_mt7981_eth,\n\t},\n};\nmodule_platform_driver(clk_mt7981_eth_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}