# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../basys3_exam.gen/sources_1/bd/soc_rtc_read/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_rtc_read/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_rtc_read/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_rtc_read/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_servo180/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_servo180/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_intc_stopwatch/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_intc/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_intc/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm_4096step/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm_4096step/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm_4096step/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_pwm_4096step/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_watch/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_watch/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_watch/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_watch/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_ultrasonic/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_ultrasonic/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_ultrasonic/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_ultrasonic/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_txtlcd/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stop_watch/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stop_watch/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stop_watch/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_stop_watch/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_keypad/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_keypad/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_keypad/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_keypad/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_hello/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_hello/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_hello/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_hello/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11_i2c/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11_i2c/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11_i2c/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_dht11_i2c/ipshared/ec67/hdl" --include "../../../../basys3_exam.gen/sources_1/bd/soc_btn_fnd/ipshared/3cbc" --include "../../../../basys3_exam.gen/sources_1/bd/soc_btn_fnd/ipshared/f0b6/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_btn_fnd/ipshared/0127/hdl/verilog" --include "../../../../basys3_exam.gen/sources_1/bd/soc_btn_fnd/ipshared/ec67/hdl" --include "/home/user16/Tools/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../basys3_exam.srcs/sources_1/new/controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
