;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 18.05.2018 07:38:33
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x11E90000  	4585
0x0008	0x0E310000  	3633
0x000C	0x0E310000  	3633
0x0010	0x0E310000  	3633
0x0014	0x0E310000  	3633
0x0018	0x0E310000  	3633
0x001C	0x0E310000  	3633
0x0020	0x0E310000  	3633
0x0024	0x0E310000  	3633
0x0028	0x0E310000  	3633
0x002C	0x0E310000  	3633
0x0030	0x0E310000  	3633
0x0034	0x0E310000  	3633
0x0038	0x0E310000  	3633
0x003C	0x0E310000  	3633
0x0040	0x0E310000  	3633
0x0044	0x0E310000  	3633
0x0048	0x0E310000  	3633
0x004C	0x0E310000  	3633
0x0050	0x0E310000  	3633
0x0054	0x0E310000  	3633
0x0058	0x0E310000  	3633
0x005C	0x0E310000  	3633
0x0060	0x0E310000  	3633
0x0064	0x0E310000  	3633
0x0068	0x0E310000  	3633
0x006C	0x0E310000  	3633
0x0070	0x0E310000  	3633
0x0074	0x0E310000  	3633
0x0078	0x0E310000  	3633
0x007C	0x0E310000  	3633
0x0080	0x0E310000  	3633
0x0084	0x0E310000  	3633
0x0088	0x0E310000  	3633
0x008C	0x0E310000  	3633
0x0090	0x0E310000  	3633
0x0094	0x0E310000  	3633
0x0098	0x0E310000  	3633
0x009C	0x0E310000  	3633
0x00A0	0x0E310000  	3633
0x00A4	0x0E310000  	3633
0x00A8	0x0E310000  	3633
0x00AC	0x0E310000  	3633
0x00B0	0x0E310000  	3633
0x00B4	0x0E310000  	3633
0x00B8	0x0E310000  	3633
0x00BC	0x0E310000  	3633
0x00C0	0x0E310000  	3633
0x00C4	0x0E310000  	3633
0x00C8	0x0E310000  	3633
0x00CC	0x0E310000  	3633
0x00D0	0x0E310000  	3633
0x00D4	0x0E310000  	3633
0x00D8	0x0E310000  	3633
0x00DC	0x0E310000  	3633
0x00E0	0x0E310000  	3633
0x00E4	0x0E310000  	3633
0x00E8	0x0E310000  	3633
0x00EC	0x0E310000  	3633
0x00F0	0x0E310000  	3633
0x00F4	0x0E310000  	3633
0x00F8	0x0E310000  	3633
0x00FC	0x0E310000  	3633
0x0100	0x0E310000  	3633
0x0104	0x0E310000  	3633
0x0108	0x0E310000  	3633
0x010C	0x0E310000  	3633
0x0110	0x0E310000  	3633
0x0114	0x0E310000  	3633
0x0118	0x0E310000  	3633
0x011C	0x0E310000  	3633
0x0120	0x0E310000  	3633
0x0124	0x0E310000  	3633
0x0128	0x0E310000  	3633
0x012C	0x0E310000  	3633
0x0130	0x0E310000  	3633
0x0134	0x0E310000  	3633
0x0138	0x0E310000  	3633
0x013C	0x0E310000  	3633
0x0140	0x0E310000  	3633
0x0144	0x0E310000  	3633
0x0148	0x0E310000  	3633
0x014C	0x0E310000  	3633
0x0150	0x0E310000  	3633
0x0154	0x0E310000  	3633
0x0158	0x0E310000  	3633
0x015C	0x0E310000  	3633
0x0160	0x0E310000  	3633
0x0164	0x0E310000  	3633
0x0168	0x0E310000  	3633
0x016C	0x0E310000  	3633
0x0170	0x0E310000  	3633
0x0174	0x0E310000  	3633
0x0178	0x0E310000  	3633
0x017C	0x0E310000  	3633
0x0180	0x0E310000  	3633
0x0184	0x0E310000  	3633
; end of ____SysVT
_main:
;main.c, 31 :: 		void main() {
0x11E8	0xB081    SUB	SP, SP, #4
0x11EA	0xF7FFFE4D  BL	3720
0x11EE	0xF7FFFE23  BL	3640
0x11F2	0xF000F899  BL	4904
0x11F6	0xF7FFFE35  BL	3684
0x11FA	0xF000F847  BL	4748
;main.c, 34 :: 		HMC5883L_Init();
0x11FE	0xF7FFFDEF  BL	_HMC5883L_init+0
;main.c, 35 :: 		while(1)
L_main19:
;main.c, 37 :: 		h = HMC5883L_heading();
0x1202	0xF7FFFD9B  BL	_HMC5883L_heading+0
0x1206	0x4907    LDR	R1, [PC, #28]
0x1208	0x6008    STR	R0, [R1, #0]
;main.c, 39 :: 		delay_ms(100);
0x120A	0xF6424729  MOVW	R7, #11305
0x120E	0xF2C0070A  MOVT	R7, #10
L_main21:
0x1212	0x1E7F    SUBS	R7, R7, #1
0x1214	0xD1FD    BNE	L_main21
0x1216	0xBF00    NOP
0x1218	0xBF00    NOP
0x121A	0xBF00    NOP
0x121C	0xBF00    NOP
;main.c, 40 :: 		};
0x121E	0xE7F0    B	L_main19
;main.c, 42 :: 		}
L_end_main:
L__main_end_loop:
0x1220	0xE7FE    B	L__main_end_loop
0x1222	0xBF00    NOP
0x1224	0x00382000  	_h+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0CA0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0CA2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x0CA6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x0CAA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x0CAE	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x0CB0	0xB001    ADD	SP, SP, #4
0x0CB2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0D00	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0D02	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x0D06	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x0D0A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0D0E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0D10	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0D14	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x0D16	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0D18	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x0D1A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0D1E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0D22	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0D24	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0D28	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x0D2A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x0D2C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0D30	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x0D34	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x0D36	0xB001    ADD	SP, SP, #4
0x0D38	0x4770    BX	LR
; end of ___FillZeros
_HMC5883L_init:
;hmc5883l.c, 16 :: 		void HMC5883L_init()
0x0DE0	0xB081    SUB	SP, SP, #4
0x0DE2	0xF8CDE000  STR	LR, [SP, #0]
;hmc5883l.c, 18 :: 		Soft_I2C_Init();
0x0DE6	0xF7FFFE51  BL	_Soft_I2C_Init+0
;hmc5883l.c, 19 :: 		delay_ms(100);
0x0DEA	0xF6424729  MOVW	R7, #11305
0x0DEE	0xF2C0070A  MOVT	R7, #10
L_HMC5883L_init0:
0x0DF2	0x1E7F    SUBS	R7, R7, #1
0x0DF4	0xD1FD    BNE	L_HMC5883L_init0
0x0DF6	0xBF00    NOP
0x0DF8	0xBF00    NOP
0x0DFA	0xBF00    NOP
0x0DFC	0xBF00    NOP
;hmc5883l.c, 20 :: 		Soft_I2C_Break();
0x0DFE	0xF7FFFE3B  BL	_Soft_I2C_Break+0
;hmc5883l.c, 21 :: 		HMC5883L_write(Config_Reg_A, 0x70);
0x0E02	0x2170    MOVS	R1, #112
0x0E04	0x2000    MOVS	R0, #0
0x0E06	0xF7FFFE89  BL	_HMC5883L_write+0
;hmc5883l.c, 22 :: 		HMC5883L_write(Config_Reg_B, 0xA0);
0x0E0A	0x21A0    MOVS	R1, #160
0x0E0C	0x2001    MOVS	R0, #1
0x0E0E	0xF7FFFE85  BL	_HMC5883L_write+0
;hmc5883l.c, 23 :: 		HMC5883L_write(Mode_Reg, 0x00);
0x0E12	0x2100    MOVS	R1, #0
0x0E14	0x2002    MOVS	R0, #2
0x0E16	0xF7FFFE81  BL	_HMC5883L_write+0
;hmc5883l.c, 24 :: 		HMC5883L_set_scale(1.3);
0x0E1A	0x4804    LDR	R0, [PC, #16]
0x0E1C	0xEE000A10  VMOV	S0, R0
0x0E20	0xF7FFFE92  BL	_HMC5883L_set_scale+0
;hmc5883l.c, 25 :: 		}
L_end_HMC5883L_init:
0x0E24	0xF8DDE000  LDR	LR, [SP, #0]
0x0E28	0xB001    ADD	SP, SP, #4
0x0E2A	0x4770    BX	LR
0x0E2C	0x66663FA6  	#1067869798
; end of _HMC5883L_init
_Soft_I2C_Init:
;__Lib_SoftI2C.c, 25 :: 		
0x0A8C	0xB081    SUB	SP, SP, #4
0x0A8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 28 :: 		
0x0A92	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 29 :: 		
0x0A96	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 31 :: 		
0x0A9A	0xF7FFFEB7  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 34 :: 		
0x0A9E	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 35 :: 		
0x0AA2	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 37 :: 		
0x0AA6	0xF7FFFEB1  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 39 :: 		
0x0AAA	0x2101    MOVS	R1, #1
0x0AAC	0xB249    SXTB	R1, R1
0x0AAE	0x4816    LDR	R0, [PC, #88]
0x0AB0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 40 :: 		
0x0AB2	0x4816    LDR	R0, [PC, #88]
0x0AB4	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 45 :: 		
0x0AB6	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 46 :: 		
0x0ABA	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 47 :: 		
0x0ABE	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 48 :: 		
0x0AC2	0xEA4F1101  LSL	R1, R1, BitPos(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 50 :: 		
0x0AC6	0x4A12    LDR	R2, [PC, #72]
0x0AC8	0xB289    UXTH	R1, R1
0x0ACA	0xF7FFFD83  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 54 :: 		
0x0ACE	0xF6404010  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 55 :: 		
0x0AD2	0xF2C40002  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 56 :: 		
0x0AD6	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 57 :: 		
0x0ADA	0xEA4F01C1  LSL	R1, R1, BitPos(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 59 :: 		
0x0ADE	0x4A0C    LDR	R2, [PC, #48]
0x0AE0	0xB289    UXTH	R1, R1
0x0AE2	0xF7FFFD77  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 63 :: 		
0x0AE6	0x2100    MOVS	R1, #0
0x0AE8	0xB249    SXTB	R1, R1
0x0AEA	0x480A    LDR	R0, [PC, #40]
0x0AEC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 64 :: 		
L_Soft_I2C_Init0:
0x0AEE	0x490A    LDR	R1, [PC, #40]
0x0AF0	0x6808    LDR	R0, [R1, #0]
0x0AF2	0xB928    CBNZ	R0, L_Soft_I2C_Init1
;__Lib_SoftI2C.c, 65 :: 		
0x0AF4	0x4907    LDR	R1, [PC, #28]
0x0AF6	0x6808    LDR	R0, [R1, #0]
0x0AF8	0x2800    CMP	R0, #0
0x0AFA	0xD000    BEQ	L_Soft_I2C_Init2
;__Lib_SoftI2C.c, 66 :: 		
0x0AFC	0xE000    B	L_Soft_I2C_Init1
L_Soft_I2C_Init2:
0x0AFE	0xE7F6    B	L_Soft_I2C_Init0
L_Soft_I2C_Init1:
;__Lib_SoftI2C.c, 68 :: 		
L_end_Soft_I2C_Init:
0x0B00	0xF8DDE000  LDR	LR, [SP, #0]
0x0B04	0xB001    ADD	SP, SP, #4
0x0B06	0x4770    BX	LR
0x0B08	0x82904241  	Soft_I2C_Sda_Output+0
0x0B0C	0x828C4241  	Soft_I2C_Scl_Output+0
0x0B10	0x00240008  	#524324
0x0B14	0x01402200  	__Lib_SoftI2C___StopWaiting+0
0x0B18	0x820C4241  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Init
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x080C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x080E	0x491E    LDR	R1, [PC, #120]
0x0810	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0814	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0816	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0818	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x081A	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x081C	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x081E	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0820	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0822	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0824	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0826	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0828	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x082A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x082C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x082E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0830	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0832	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0834	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0836	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0838	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x083A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x083E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0840	0x4912    LDR	R1, [PC, #72]
0x0842	0x4288    CMP	R0, R1
0x0844	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0846	0x4912    LDR	R1, [PC, #72]
0x0848	0x4288    CMP	R0, R1
0x084A	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x084C	0x4911    LDR	R1, [PC, #68]
0x084E	0x4288    CMP	R0, R1
0x0850	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x0852	0x4911    LDR	R1, [PC, #68]
0x0854	0x4288    CMP	R0, R1
0x0856	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0858	0x4910    LDR	R1, [PC, #64]
0x085A	0x4288    CMP	R0, R1
0x085C	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x085E	0x4910    LDR	R1, [PC, #64]
0x0860	0x4288    CMP	R0, R1
0x0862	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0864	0x490F    LDR	R1, [PC, #60]
0x0866	0x4288    CMP	R0, R1
0x0868	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x086A	0x490F    LDR	R1, [PC, #60]
0x086C	0x4288    CMP	R0, R1
0x086E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0870	0x490E    LDR	R1, [PC, #56]
0x0872	0x4288    CMP	R0, R1
0x0874	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0876	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0878	0x490D    LDR	R1, [PC, #52]
0x087A	0x6809    LDR	R1, [R1, #0]
0x087C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0880	0x490B    LDR	R1, [PC, #44]
0x0882	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0884	0xB001    ADD	SP, SP, #4
0x0886	0x4770    BX	LR
0x0888	0xFC00FFFF  	#-1024
0x088C	0x00004002  	#1073872896
0x0890	0x04004002  	#1073873920
0x0894	0x08004002  	#1073874944
0x0898	0x0C004002  	#1073875968
0x089C	0x10004002  	#1073876992
0x08A0	0x14004002  	#1073878016
0x08A4	0x18004002  	#1073879040
0x08A8	0x1C004002  	#1073880064
0x08AC	0x20004002  	#1073881088
0x08B0	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x05D4	0xB084    SUB	SP, SP, #16
0x05D6	0xF8CDE000  STR	LR, [SP, #0]
0x05DA	0xB28D    UXTH	R5, R1
0x05DC	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x05DE	0x4B86    LDR	R3, [PC, #536]
0x05E0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x05E4	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x05E6	0x4618    MOV	R0, R3
0x05E8	0xF000F910  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x05EC	0xF1B50FFF  CMP	R5, #255
0x05F0	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x05F2	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x05F4	0x4B81    LDR	R3, [PC, #516]
0x05F6	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x05FA	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x05FC	0x4B80    LDR	R3, [PC, #512]
0x05FE	0x429E    CMP	R6, R3
0x0600	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0602	0xF2455355  MOVW	R3, #21845
0x0606	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x060A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x060C	0x1D3D    ADDS	R5, R7, #4
0x060E	0x682C    LDR	R4, [R5, #0]
0x0610	0xF06F03FF  MVN	R3, #255
0x0614	0xEA040303  AND	R3, R4, R3, LSL #0
0x0618	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x061A	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x061E	0x682C    LDR	R4, [R5, #0]
0x0620	0xF64F73FF  MOVW	R3, #65535
0x0624	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0628	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x062A	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x062C	0x2E42    CMP	R6, #66
0x062E	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0630	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0632	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0634	0x4B73    LDR	R3, [PC, #460]
0x0636	0x429D    CMP	R5, R3
0x0638	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x063A	0x4B71    LDR	R3, [PC, #452]
0x063C	0x429E    CMP	R6, R3
0x063E	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0640	0xF04F3355  MOV	R3, #1431655765
0x0644	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0646	0x1D3C    ADDS	R4, R7, #4
0x0648	0x2300    MOVS	R3, #0
0x064A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x064C	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0650	0xF04F33FF  MOV	R3, #-1
0x0654	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0656	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0658	0x2E42    CMP	R6, #66
0x065A	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x065C	0x2300    MOVS	R3, #0
0x065E	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0660	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0662	0xF0060301  AND	R3, R6, #1
0x0666	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0668	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x066A	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x066C	0xF0060308  AND	R3, R6, #8
0x0670	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0672	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0674	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0676	0xF0060304  AND	R3, R6, #4
0x067A	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x067C	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x067E	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0680	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0682	0x4B61    LDR	R3, [PC, #388]
0x0684	0xEA060303  AND	R3, R6, R3, LSL #0
0x0688	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x068A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x068C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x068E	0xF4066380  AND	R3, R6, #1024
0x0692	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0694	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0696	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0698	0xF4067300  AND	R3, R6, #512
0x069C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x069E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x06A0	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x06A2	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x06A4	0xF0060320  AND	R3, R6, #32
0x06A8	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x06AA	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x06AC	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x06AE	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x06B0	0xF4067380  AND	R3, R6, #256
0x06B4	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x06B6	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x06B8	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x06BA	0xF0060380  AND	R3, R6, #128
0x06BE	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x06C0	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x06C2	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x06C4	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x06C6	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x06CA	0x9201    STR	R2, [SP, #4]
0x06CC	0xFA1FF985  UXTH	R9, R5
0x06D0	0x46B0    MOV	R8, R6
0x06D2	0x4606    MOV	R6, R0
0x06D4	0x4618    MOV	R0, R3
0x06D6	0x460A    MOV	R2, R1
0x06D8	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x06DA	0xF1BA0F10  CMP	R10, #16
0x06DE	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x06E2	0xF04F0301  MOV	R3, #1
0x06E6	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x06EA	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x06EE	0x42A3    CMP	R3, R4
0x06F0	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x06F4	0xEA4F044A  LSL	R4, R10, #1
0x06F8	0xF04F0303  MOV	R3, #3
0x06FC	0x40A3    LSLS	R3, R4
0x06FE	0x43DC    MVN	R4, R3
0x0700	0x683B    LDR	R3, [R7, #0]
0x0702	0x4023    ANDS	R3, R4
0x0704	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0706	0xEA4F034A  LSL	R3, R10, #1
0x070A	0xFA06F403  LSL	R4, R6, R3
0x070E	0x683B    LDR	R3, [R7, #0]
0x0710	0x4323    ORRS	R3, R4
0x0712	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0714	0xF008030C  AND	R3, R8, #12
0x0718	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x071A	0xF2070508  ADDW	R5, R7, #8
0x071E	0xEA4F044A  LSL	R4, R10, #1
0x0722	0xF04F0303  MOV	R3, #3
0x0726	0x40A3    LSLS	R3, R4
0x0728	0x43DC    MVN	R4, R3
0x072A	0x682B    LDR	R3, [R5, #0]
0x072C	0x4023    ANDS	R3, R4
0x072E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0730	0xF2070508  ADDW	R5, R7, #8
0x0734	0xEA4F034A  LSL	R3, R10, #1
0x0738	0xFA02F403  LSL	R4, R2, R3
0x073C	0x682B    LDR	R3, [R5, #0]
0x073E	0x4323    ORRS	R3, R4
0x0740	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0742	0x1D3D    ADDS	R5, R7, #4
0x0744	0xFA1FF48A  UXTH	R4, R10
0x0748	0xF04F0301  MOV	R3, #1
0x074C	0x40A3    LSLS	R3, R4
0x074E	0x43DC    MVN	R4, R3
0x0750	0x682B    LDR	R3, [R5, #0]
0x0752	0x4023    ANDS	R3, R4
0x0754	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0756	0x1D3D    ADDS	R5, R7, #4
0x0758	0xFA1FF48A  UXTH	R4, R10
0x075C	0xB28B    UXTH	R3, R1
0x075E	0xFA03F404  LSL	R4, R3, R4
0x0762	0xB2A4    UXTH	R4, R4
0x0764	0x682B    LDR	R3, [R5, #0]
0x0766	0x4323    ORRS	R3, R4
0x0768	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x076A	0xF207050C  ADDW	R5, R7, #12
0x076E	0xFA1FF38A  UXTH	R3, R10
0x0772	0x005C    LSLS	R4, R3, #1
0x0774	0xB2A4    UXTH	R4, R4
0x0776	0xF04F0303  MOV	R3, #3
0x077A	0x40A3    LSLS	R3, R4
0x077C	0x43DC    MVN	R4, R3
0x077E	0x682B    LDR	R3, [R5, #0]
0x0780	0x4023    ANDS	R3, R4
0x0782	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0784	0xF207050C  ADDW	R5, R7, #12
0x0788	0xEA4F034A  LSL	R3, R10, #1
0x078C	0xFA00F403  LSL	R4, R0, R3
0x0790	0x682B    LDR	R3, [R5, #0]
0x0792	0x4323    ORRS	R3, R4
0x0794	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0796	0xF0080308  AND	R3, R8, #8
0x079A	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x079C	0xF4080370  AND	R3, R8, #15728640
0x07A0	0x0D1B    LSRS	R3, R3, #20
0x07A2	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x07A6	0xF1BA0F07  CMP	R10, #7
0x07AA	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x07AC	0xF2070324  ADDW	R3, R7, #36
0x07B0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x07B2	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x07B6	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x07B8	0xF2070320  ADDW	R3, R7, #32
0x07BC	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x07BE	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x07C0	0x00AC    LSLS	R4, R5, #2
0x07C2	0xF04F030F  MOV	R3, #15
0x07C6	0x40A3    LSLS	R3, R4
0x07C8	0x43DC    MVN	R4, R3
0x07CA	0x9B02    LDR	R3, [SP, #8]
0x07CC	0x681B    LDR	R3, [R3, #0]
0x07CE	0xEA030404  AND	R4, R3, R4, LSL #0
0x07D2	0x9B02    LDR	R3, [SP, #8]
0x07D4	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x07D6	0xF89D400C  LDRB	R4, [SP, #12]
0x07DA	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x07DC	0x409C    LSLS	R4, R3
0x07DE	0x9B02    LDR	R3, [SP, #8]
0x07E0	0x681B    LDR	R3, [R3, #0]
0x07E2	0xEA430404  ORR	R4, R3, R4, LSL #0
0x07E6	0x9B02    LDR	R3, [SP, #8]
0x07E8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x07EA	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x07EE	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x07F0	0xF8DDE000  LDR	LR, [SP, #0]
0x07F4	0xB004    ADD	SP, SP, #16
0x07F6	0x4770    BX	LR
0x07F8	0xFC00FFFF  	#-1024
0x07FC	0x0000FFFF  	#-65536
0x0800	0x00140008  	#524308
0x0804	0xFFFF0000  	#65535
0x0808	0x08000008  	#526336
; end of _GPIO_Config
_Soft_I2C_Break:
;__Lib_SoftI2C.c, 21 :: 		
0x0A78	0xB081    SUB	SP, SP, #4
;__Lib_SoftI2C.c, 22 :: 		
0x0A7A	0x2101    MOVS	R1, #1
0x0A7C	0xB249    SXTB	R1, R1
0x0A7E	0x4802    LDR	R0, [PC, #8]
0x0A80	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 23 :: 		
L_end_Soft_I2C_Break:
0x0A82	0xB001    ADD	SP, SP, #4
0x0A84	0x4770    BX	LR
0x0A86	0xBF00    NOP
0x0A88	0x01402200  	__Lib_SoftI2C___StopWaiting+0
; end of _Soft_I2C_Break
_HMC5883L_write:
;hmc5883l.c, 44 :: 		void HMC5883L_write(unsigned char reg_address, unsigned char value)
; value start address is: 4 (R1)
; reg_address start address is: 0 (R0)
0x0B1C	0xB081    SUB	SP, SP, #4
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
0x0B22	0xB2C4    UXTB	R4, R0
0x0B24	0xB2CD    UXTB	R5, R1
; value end address is: 4 (R1)
; reg_address end address is: 0 (R0)
; reg_address start address is: 16 (R4)
; value start address is: 20 (R5)
;hmc5883l.c, 46 :: 		Soft_I2C_Start();
0x0B26	0xF7FFFBE1  BL	_Soft_I2C_Start+0
;hmc5883l.c, 47 :: 		Soft_I2C_Write(HMC5883L_WRITE_ADDR);
0x0B2A	0x203C    MOVS	R0, #60
0x0B2C	0xF7FFFC06  BL	_Soft_I2C_Write+0
;hmc5883l.c, 48 :: 		Soft_I2C_Write(reg_address);
0x0B30	0xB2E0    UXTB	R0, R4
; reg_address end address is: 16 (R4)
0x0B32	0xF7FFFC03  BL	_Soft_I2C_Write+0
;hmc5883l.c, 49 :: 		Soft_I2C_Write(value);
0x0B36	0xB2E8    UXTB	R0, R5
; value end address is: 20 (R5)
0x0B38	0xF7FFFC00  BL	_Soft_I2C_Write+0
;hmc5883l.c, 50 :: 		Soft_I2C_Stop();
0x0B3C	0xF7FFFCA4  BL	_Soft_I2C_Stop+0
;hmc5883l.c, 51 :: 		}
L_end_HMC5883L_write:
0x0B40	0xF8DDE000  LDR	LR, [SP, #0]
0x0B44	0xB001    ADD	SP, SP, #4
0x0B46	0x4770    BX	LR
; end of _HMC5883L_write
_Soft_I2C_Start:
;__Lib_SoftI2C.c, 129 :: 		
0x02EC	0xB081    SUB	SP, SP, #4
0x02EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 130 :: 		
0x02F2	0x2101    MOVS	R1, #1
0x02F4	0xB249    SXTB	R1, R1
0x02F6	0x480F    LDR	R0, [PC, #60]
0x02F8	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 132 :: 		
0x02FA	0xF7FFFF45  BL	_Delay_1us+0
0x02FE	0xF7FFFF43  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 134 :: 		
0x0302	0x2101    MOVS	R1, #1
0x0304	0xB249    SXTB	R1, R1
0x0306	0x480C    LDR	R0, [PC, #48]
0x0308	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 136 :: 		
0x030A	0xF7FFFF3D  BL	_Delay_1us+0
0x030E	0xF7FFFF3B  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 138 :: 		
0x0312	0x2100    MOVS	R1, #0
0x0314	0xB249    SXTB	R1, R1
0x0316	0x4807    LDR	R0, [PC, #28]
0x0318	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 140 :: 		
0x031A	0xF7FFFF35  BL	_Delay_1us+0
0x031E	0xF7FFFF33  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 142 :: 		
0x0322	0x2100    MOVS	R1, #0
0x0324	0xB249    SXTB	R1, R1
0x0326	0x4804    LDR	R0, [PC, #16]
0x0328	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 145 :: 		
L_end_Soft_I2C_Start:
0x032A	0xF8DDE000  LDR	LR, [SP, #0]
0x032E	0xB001    ADD	SP, SP, #4
0x0330	0x4770    BX	LR
0x0332	0xBF00    NOP
0x0334	0x82904241  	Soft_I2C_Sda_Output+0
0x0338	0x828C4241  	Soft_I2C_Scl_Output+0
; end of _Soft_I2C_Start
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0188	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x018A	0xF2400705  MOVW	R7, #5
0x018E	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0192	0x1E7F    SUBS	R7, R7, #1
0x0194	0xD1FD    BNE	L_Delay_1us0
0x0196	0xBF00    NOP
0x0198	0xBF00    NOP
0x019A	0xBF00    NOP
0x019C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _Delay_1us
_Soft_I2C_Write:
;__Lib_SoftI2C.c, 173 :: 		
; data_ start address is: 0 (R0)
0x033C	0xB081    SUB	SP, SP, #4
0x033E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__Lib_SoftI2C.c, 174 :: 		
;__Lib_SoftI2C.c, 176 :: 		
; temp start address is: 12 (R3)
0x0342	0x2380    MOVS	R3, #128
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 178 :: 		
L_Soft_I2C_Write16:
; temp start address is: 12 (R3)
; data_ start address is: 0 (R0)
0x0344	0x2B00    CMP	R3, #0
0x0346	0xD034    BEQ	L_Soft_I2C_Write17
;__Lib_SoftI2C.c, 179 :: 		
0x0348	0xF7FFFF1E  BL	_Delay_1us+0
0x034C	0xF7FFFF1C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 180 :: 		
0x0350	0xF7FFFF1A  BL	_Delay_1us+0
0x0354	0xF7FFFF18  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 182 :: 		
0x0358	0x2200    MOVS	R2, #0
0x035A	0xB252    SXTB	R2, R2
0x035C	0x4945    LDR	R1, [PC, #276]
0x035E	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 184 :: 		
0x0360	0xF7FFFF12  BL	_Delay_1us+0
0x0364	0xF7FFFF10  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 186 :: 		
0x0368	0xEA000103  AND	R1, R0, R3, LSL #0
0x036C	0xB289    UXTH	R1, R1
0x036E	0xB121    CBZ	R1, L_Soft_I2C_Write18
;__Lib_SoftI2C.c, 187 :: 		
0x0370	0x2201    MOVS	R2, #1
0x0372	0xB252    SXTB	R2, R2
0x0374	0x4940    LDR	R1, [PC, #256]
0x0376	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 188 :: 		
0x0378	0xE003    B	L_Soft_I2C_Write19
L_Soft_I2C_Write18:
;__Lib_SoftI2C.c, 190 :: 		
0x037A	0x2200    MOVS	R2, #0
0x037C	0xB252    SXTB	R2, R2
0x037E	0x493E    LDR	R1, [PC, #248]
0x0380	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 191 :: 		
L_Soft_I2C_Write19:
;__Lib_SoftI2C.c, 193 :: 		
0x0382	0xF7FFFF01  BL	_Delay_1us+0
0x0386	0xF7FFFEFF  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 195 :: 		
0x038A	0x2201    MOVS	R2, #1
0x038C	0xB252    SXTB	R2, R2
0x038E	0x4939    LDR	R1, [PC, #228]
0x0390	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 197 :: 		
0x0392	0x2200    MOVS	R2, #0
0x0394	0xB252    SXTB	R2, R2
0x0396	0x4939    LDR	R1, [PC, #228]
0x0398	0x600A    STR	R2, [R1, #0]
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 198 :: 		
L_Soft_I2C_Write20:
; data_ start address is: 0 (R0)
; temp start address is: 12 (R3)
0x039A	0x4A39    LDR	R2, [PC, #228]
0x039C	0x6811    LDR	R1, [R2, #0]
0x039E	0xB929    CBNZ	R1, L_Soft_I2C_Write21
;__Lib_SoftI2C.c, 199 :: 		
0x03A0	0x4A36    LDR	R2, [PC, #216]
0x03A2	0x6811    LDR	R1, [R2, #0]
0x03A4	0x2900    CMP	R1, #0
0x03A6	0xD000    BEQ	L_Soft_I2C_Write22
;__Lib_SoftI2C.c, 200 :: 		
0x03A8	0xE000    B	L_Soft_I2C_Write21
L_Soft_I2C_Write22:
0x03AA	0xE7F6    B	L_Soft_I2C_Write20
L_Soft_I2C_Write21:
;__Lib_SoftI2C.c, 202 :: 		
0x03AC	0x085B    LSRS	R3, R3, #1
0x03AE	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 203 :: 		
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
0x03B0	0xE7C8    B	L_Soft_I2C_Write16
L_Soft_I2C_Write17:
;__Lib_SoftI2C.c, 207 :: 		
0x03B2	0xF7FFFEE9  BL	_Delay_1us+0
0x03B6	0xF7FFFEE7  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 209 :: 		
0x03BA	0x2200    MOVS	R2, #0
0x03BC	0xB252    SXTB	R2, R2
0x03BE	0x492D    LDR	R1, [PC, #180]
0x03C0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 211 :: 		
0x03C2	0xF7FFFEE1  BL	_Delay_1us+0
0x03C6	0xF7FFFEDF  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 213 :: 		
0x03CA	0x2201    MOVS	R2, #1
0x03CC	0xB252    SXTB	R2, R2
0x03CE	0x492A    LDR	R1, [PC, #168]
0x03D0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 215 :: 		
0x03D2	0xF7FFFED9  BL	_Delay_1us+0
0x03D6	0xF7FFFED7  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 216 :: 		
0x03DA	0xF7FFFED5  BL	_Delay_1us+0
0x03DE	0xF7FFFED3  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 218 :: 		
0x03E2	0x2201    MOVS	R2, #1
0x03E4	0xB252    SXTB	R2, R2
0x03E6	0x4923    LDR	R1, [PC, #140]
0x03E8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 220 :: 		
0x03EA	0x2200    MOVS	R2, #0
0x03EC	0xB252    SXTB	R2, R2
0x03EE	0x4923    LDR	R1, [PC, #140]
0x03F0	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 221 :: 		
L_Soft_I2C_Write23:
0x03F2	0x4A23    LDR	R2, [PC, #140]
0x03F4	0x6811    LDR	R1, [R2, #0]
0x03F6	0xB929    CBNZ	R1, L_Soft_I2C_Write24
;__Lib_SoftI2C.c, 222 :: 		
0x03F8	0x4A20    LDR	R2, [PC, #128]
0x03FA	0x6811    LDR	R1, [R2, #0]
0x03FC	0x2900    CMP	R1, #0
0x03FE	0xD000    BEQ	L_Soft_I2C_Write25
;__Lib_SoftI2C.c, 223 :: 		
0x0400	0xE000    B	L_Soft_I2C_Write24
L_Soft_I2C_Write25:
0x0402	0xE7F6    B	L_Soft_I2C_Write23
L_Soft_I2C_Write24:
;__Lib_SoftI2C.c, 225 :: 		
; result start address is: 0 (R0)
0x0404	0x2000    MOVS	R0, #0
;__Lib_SoftI2C.c, 227 :: 		
0x0406	0xF7FFFEBF  BL	_Delay_1us+0
0x040A	0xF7FFFEBD  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 229 :: 		
0x040E	0x4A1D    LDR	R2, [PC, #116]
0x0410	0x6811    LDR	R1, [R2, #0]
0x0412	0xB119    CBZ	R1, L__Soft_I2C_Write28
;__Lib_SoftI2C.c, 230 :: 		
0x0414	0xF0400001  ORR	R0, R0, #1
0x0418	0xB280    UXTH	R0, R0
; result end address is: 0 (R0)
0x041A	0xE7FF    B	L_Soft_I2C_Write26
L__Soft_I2C_Write28:
;__Lib_SoftI2C.c, 229 :: 		
;__Lib_SoftI2C.c, 230 :: 		
L_Soft_I2C_Write26:
;__Lib_SoftI2C.c, 232 :: 		
; result start address is: 0 (R0)
0x041C	0xF7FFFEB4  BL	_Delay_1us+0
0x0420	0xF7FFFEB2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 233 :: 		
0x0424	0xF7FFFEB0  BL	_Delay_1us+0
0x0428	0xF7FFFEAE  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 234 :: 		
0x042C	0xF7FFFEAC  BL	_Delay_1us+0
0x0430	0xF7FFFEAA  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 235 :: 		
0x0434	0xF7FFFEA8  BL	_Delay_1us+0
0x0438	0xF7FFFEA6  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 236 :: 		
0x043C	0xF7FFFEA4  BL	_Delay_1us+0
0x0440	0xF7FFFEA2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 237 :: 		
0x0444	0xF7FFFEA0  BL	_Delay_1us+0
0x0448	0xF7FFFE9E  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 238 :: 		
0x044C	0xF7FFFE9C  BL	_Delay_1us+0
0x0450	0xF7FFFE9A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 239 :: 		
0x0454	0xF7FFFE98  BL	_Delay_1us+0
0x0458	0xF7FFFE96  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 242 :: 		
0x045C	0x2200    MOVS	R2, #0
0x045E	0xB252    SXTB	R2, R2
0x0460	0x4904    LDR	R1, [PC, #16]
0x0462	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 243 :: 		
0x0464	0x4904    LDR	R1, [PC, #16]
0x0466	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 245 :: 		
0x0468	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 246 :: 		
L_end_Soft_I2C_Write:
0x046A	0xF8DDE000  LDR	LR, [SP, #0]
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
0x0472	0xBF00    NOP
0x0474	0x828C4241  	Soft_I2C_Scl_Output+0
0x0478	0x82904241  	Soft_I2C_Sda_Output+0
0x047C	0x01402200  	__Lib_SoftI2C___StopWaiting+0
0x0480	0x820C4241  	Soft_I2C_Scl_Input+0
0x0484	0x82104241  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Write
_Soft_I2C_Stop:
;__Lib_SoftI2C.c, 148 :: 		
0x0488	0xB081    SUB	SP, SP, #4
0x048A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 150 :: 		
0x048E	0x2100    MOVS	R1, #0
0x0490	0xB249    SXTB	R1, R1
0x0492	0x4819    LDR	R0, [PC, #100]
0x0494	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 152 :: 		
0x0496	0xF7FFFE77  BL	_Delay_1us+0
0x049A	0xF7FFFE75  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 154 :: 		
0x049E	0x2101    MOVS	R1, #1
0x04A0	0xB249    SXTB	R1, R1
0x04A2	0x4816    LDR	R0, [PC, #88]
0x04A4	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 156 :: 		
0x04A6	0x2100    MOVS	R1, #0
0x04A8	0xB249    SXTB	R1, R1
0x04AA	0x4815    LDR	R0, [PC, #84]
0x04AC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 157 :: 		
L_Soft_I2C_Stop13:
0x04AE	0x4915    LDR	R1, [PC, #84]
0x04B0	0x6808    LDR	R0, [R1, #0]
0x04B2	0xB928    CBNZ	R0, L_Soft_I2C_Stop14
;__Lib_SoftI2C.c, 158 :: 		
0x04B4	0x4912    LDR	R1, [PC, #72]
0x04B6	0x6808    LDR	R0, [R1, #0]
0x04B8	0x2800    CMP	R0, #0
0x04BA	0xD000    BEQ	L_Soft_I2C_Stop15
;__Lib_SoftI2C.c, 159 :: 		
0x04BC	0xE000    B	L_Soft_I2C_Stop14
L_Soft_I2C_Stop15:
0x04BE	0xE7F6    B	L_Soft_I2C_Stop13
L_Soft_I2C_Stop14:
;__Lib_SoftI2C.c, 161 :: 		
0x04C0	0xF7FFFE62  BL	_Delay_1us+0
0x04C4	0xF7FFFE60  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 162 :: 		
0x04C8	0xF7FFFE5E  BL	_Delay_1us+0
0x04CC	0xF7FFFE5C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 163 :: 		
0x04D0	0xF7FFFE5A  BL	_Delay_1us+0
0x04D4	0xF7FFFE58  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 164 :: 		
0x04D8	0xF7FFFE56  BL	_Delay_1us+0
0x04DC	0xF7FFFE54  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 166 :: 		
0x04E0	0x2101    MOVS	R1, #1
0x04E2	0xB249    SXTB	R1, R1
0x04E4	0x4804    LDR	R0, [PC, #16]
0x04E6	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 168 :: 		
0x04E8	0xF7FFFE4E  BL	_Delay_1us+0
0x04EC	0xF7FFFE4C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 169 :: 		
L_end_Soft_I2C_Stop:
0x04F0	0xF8DDE000  LDR	LR, [SP, #0]
0x04F4	0xB001    ADD	SP, SP, #4
0x04F6	0x4770    BX	LR
0x04F8	0x82904241  	Soft_I2C_Sda_Output+0
0x04FC	0x828C4241  	Soft_I2C_Scl_Output+0
0x0500	0x01402200  	__Lib_SoftI2C___StopWaiting+0
0x0504	0x820C4241  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Stop
_HMC5883L_set_scale:
;hmc5883l.c, 88 :: 		void HMC5883L_set_scale(float gauss)
0x0B48	0xB081    SUB	SP, SP, #4
0x0B4A	0xF8CDE000  STR	LR, [SP, #0]
; gauss start address is: 0 (S0)
0x0B4E	0xEEF00A40  VMOV.F32	S1, S0
; gauss end address is: 0 (S0)
; gauss start address is: 4 (S1)
;hmc5883l.c, 90 :: 		unsigned char value = 0;
; value start address is: 0 (R0)
0x0B52	0x2000    MOVS	R0, #0
;hmc5883l.c, 92 :: 		if(gauss == 0.88)
0x0B54	0x4943    LDR	R1, [PC, #268]
0x0B56	0xEE001A10  VMOV	S0, R1
0x0B5A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B5E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0B62	0xD107    BNE	L_HMC5883L_set_scale2
; gauss end address is: 4 (S1)
;hmc5883l.c, 94 :: 		value = 0x00;
0x0B64	0x2000    MOVS	R0, #0
;hmc5883l.c, 95 :: 		m_scale = 0.73;
0x0B66	0x4940    LDR	R1, [PC, #256]
0x0B68	0xEE001A10  VMOV	S0, R1
0x0B6C	0x493F    LDR	R1, [PC, #252]
0x0B6E	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 96 :: 		}
0x0B72	0xE06D    B	L_HMC5883L_set_scale3
L_HMC5883L_set_scale2:
;hmc5883l.c, 98 :: 		else if(gauss == 1.3)
; gauss start address is: 4 (S1)
0x0B74	0x493E    LDR	R1, [PC, #248]
0x0B76	0xEE001A10  VMOV	S0, R1
0x0B7A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B7E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0B82	0xD107    BNE	L_HMC5883L_set_scale4
; gauss end address is: 4 (S1)
;hmc5883l.c, 100 :: 		value = 0x01;
0x0B84	0x2001    MOVS	R0, #1
;hmc5883l.c, 101 :: 		m_scale = 0.92;
0x0B86	0x493B    LDR	R1, [PC, #236]
0x0B88	0xEE001A10  VMOV	S0, R1
0x0B8C	0x4937    LDR	R1, [PC, #220]
0x0B8E	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 102 :: 		}
0x0B92	0xE05D    B	L_HMC5883L_set_scale5
L_HMC5883L_set_scale4:
;hmc5883l.c, 104 :: 		else if(gauss == 1.9)
; gauss start address is: 4 (S1)
0x0B94	0x4938    LDR	R1, [PC, #224]
0x0B96	0xEE001A10  VMOV	S0, R1
0x0B9A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B9E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BA2	0xD107    BNE	L_HMC5883L_set_scale6
; gauss end address is: 4 (S1)
;hmc5883l.c, 106 :: 		value = 0x02;
0x0BA4	0x2002    MOVS	R0, #2
;hmc5883l.c, 107 :: 		m_scale = 1.22;
0x0BA6	0x4935    LDR	R1, [PC, #212]
0x0BA8	0xEE001A10  VMOV	S0, R1
0x0BAC	0x492F    LDR	R1, [PC, #188]
0x0BAE	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 108 :: 		}
0x0BB2	0xE04D    B	L_HMC5883L_set_scale7
L_HMC5883L_set_scale6:
;hmc5883l.c, 110 :: 		else if(gauss == 2.5)
; gauss start address is: 4 (S1)
0x0BB4	0xEEB00A04  VMOV.F32	S0, #2.5
0x0BB8	0xEEF40AC0  VCMPE.F32	S1, S0
0x0BBC	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BC0	0xD107    BNE	L_HMC5883L_set_scale8
; gauss end address is: 4 (S1)
;hmc5883l.c, 112 :: 		value = 0x03;
0x0BC2	0x2003    MOVS	R0, #3
;hmc5883l.c, 113 :: 		m_scale = 1.52;
0x0BC4	0x492E    LDR	R1, [PC, #184]
0x0BC6	0xEE001A10  VMOV	S0, R1
0x0BCA	0x4928    LDR	R1, [PC, #160]
0x0BCC	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 114 :: 		}
0x0BD0	0xE03E    B	L_HMC5883L_set_scale9
L_HMC5883L_set_scale8:
;hmc5883l.c, 116 :: 		else if(gauss == 4.0)
; gauss start address is: 4 (S1)
0x0BD2	0xEEB10A00  VMOV.F32	S0, #4
0x0BD6	0xEEF40AC0  VCMPE.F32	S1, S0
0x0BDA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BDE	0xD107    BNE	L_HMC5883L_set_scale10
; gauss end address is: 4 (S1)
;hmc5883l.c, 118 :: 		value = 0x04;
0x0BE0	0x2004    MOVS	R0, #4
;hmc5883l.c, 119 :: 		m_scale = 2.27;
0x0BE2	0x4928    LDR	R1, [PC, #160]
0x0BE4	0xEE001A10  VMOV	S0, R1
0x0BE8	0x4920    LDR	R1, [PC, #128]
0x0BEA	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 120 :: 		}
0x0BEE	0xE02F    B	L_HMC5883L_set_scale11
L_HMC5883L_set_scale10:
;hmc5883l.c, 122 :: 		else if(gauss == 4.7)
; gauss start address is: 4 (S1)
0x0BF0	0x4925    LDR	R1, [PC, #148]
0x0BF2	0xEE001A10  VMOV	S0, R1
0x0BF6	0xEEF40AC0  VCMPE.F32	S1, S0
0x0BFA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0BFE	0xD107    BNE	L_HMC5883L_set_scale12
; gauss end address is: 4 (S1)
;hmc5883l.c, 124 :: 		value = 0x05;
0x0C00	0x2005    MOVS	R0, #5
;hmc5883l.c, 125 :: 		m_scale = 2.56;
0x0C02	0x4922    LDR	R1, [PC, #136]
0x0C04	0xEE001A10  VMOV	S0, R1
0x0C08	0x4918    LDR	R1, [PC, #96]
0x0C0A	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 126 :: 		}
0x0C0E	0xE01F    B	L_HMC5883L_set_scale13
L_HMC5883L_set_scale12:
;hmc5883l.c, 128 :: 		else if(gauss == 5.6)
; gauss start address is: 4 (S1)
0x0C10	0x491F    LDR	R1, [PC, #124]
0x0C12	0xEE001A10  VMOV	S0, R1
0x0C16	0xEEF40AC0  VCMPE.F32	S1, S0
0x0C1A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0C1E	0xD107    BNE	L_HMC5883L_set_scale14
; gauss end address is: 4 (S1)
;hmc5883l.c, 130 :: 		value = 0x06;
0x0C20	0x2006    MOVS	R0, #6
;hmc5883l.c, 131 :: 		m_scale = 3.03;
0x0C22	0x491C    LDR	R1, [PC, #112]
0x0C24	0xEE001A10  VMOV	S0, R1
0x0C28	0x4910    LDR	R1, [PC, #64]
0x0C2A	0xED010A00  VSTR.32	S0, [R1, #0]
;hmc5883l.c, 132 :: 		}
0x0C2E	0xE00F    B	L_HMC5883L_set_scale15
L_HMC5883L_set_scale14:
;hmc5883l.c, 134 :: 		else if(gauss == 8.1)
; gauss start address is: 4 (S1)
0x0C30	0x4919    LDR	R1, [PC, #100]
0x0C32	0xEE001A10  VMOV	S0, R1
0x0C36	0xEEF40AC0  VCMPE.F32	S1, S0
0x0C3A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0C3E	0xD107    BNE	L__HMC5883L_set_scale23
; gauss end address is: 4 (S1)
;hmc5883l.c, 136 :: 		value = 0x07;
0x0C40	0x2007    MOVS	R0, #7
;hmc5883l.c, 137 :: 		m_scale = 4.35;
0x0C42	0x4916    LDR	R1, [PC, #88]
0x0C44	0xEE001A10  VMOV	S0, R1
0x0C48	0x4908    LDR	R1, [PC, #32]
0x0C4A	0xED010A00  VSTR.32	S0, [R1, #0]
; value end address is: 0 (R0)
;hmc5883l.c, 138 :: 		}
0x0C4E	0xE7FF    B	L_HMC5883L_set_scale16
L__HMC5883L_set_scale23:
;hmc5883l.c, 134 :: 		else if(gauss == 8.1)
;hmc5883l.c, 138 :: 		}
L_HMC5883L_set_scale16:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale15:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale13:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale11:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale9:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale7:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale5:
; value start address is: 0 (R0)
; value end address is: 0 (R0)
L_HMC5883L_set_scale3:
;hmc5883l.c, 140 :: 		value <<= 5;
; value start address is: 0 (R0)
0x0C50	0x0141    LSLS	R1, R0, #5
; value end address is: 0 (R0)
;hmc5883l.c, 141 :: 		HMC5883L_write(Config_Reg_B, value);
0x0C52	0xB2C9    UXTB	R1, R1
0x0C54	0x2001    MOVS	R0, #1
0x0C56	0xF7FFFF61  BL	_HMC5883L_write+0
;hmc5883l.c, 142 :: 		}
L_end_HMC5883L_set_scale:
0x0C5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C5E	0xB001    ADD	SP, SP, #4
0x0C60	0x4770    BX	LR
0x0C62	0xBF00    NOP
0x0C64	0x47AE3F61  	#1063339950
0x0C68	0xE1483F3A  	#1060823368
0x0C6C	0x00042000  	_m_scale+0
0x0C70	0x66663FA6  	#1067869798
0x0C74	0x851F3F6B  	#1064011039
0x0C78	0x33333FF3  	#1072902963
0x0C7C	0x28F63F9C  	#1067198710
0x0C80	0x8F5C3FC2  	#1069715292
0x0C84	0x47AE4011  	#1074874286
0x0C88	0x66664096  	#1083598438
0x0C8C	0xD70A4023  	#1076090634
0x0C90	0x333340B3  	#1085485875
0x0C94	0xEB854041  	#1078061957
0x0C98	0x999A4101  	#1090623898
0x0C9C	0x3333408B  	#1082864435
; end of _HMC5883L_set_scale
_HMC5883L_heading:
;hmc5883l.c, 145 :: 		signed long HMC5883L_heading()
0x0D3C	0xB081    SUB	SP, SP, #4
0x0D3E	0xF8CDE000  STR	LR, [SP, #0]
;hmc5883l.c, 147 :: 		float heading = 0.0;
;hmc5883l.c, 149 :: 		HMC5883L_read_data();
0x0D42	0xF7FFFDB7  BL	_HMC5883L_read_data+0
;hmc5883l.c, 150 :: 		HMC5883L_scale_axes();
0x0D46	0xF7FFFDF9  BL	_HMC5883L_scale_axes+0
;hmc5883l.c, 151 :: 		heading = atan2(Y_axis, X_axis);
0x0D4A	0x481F    LDR	R0, [PC, #124]
0x0D4C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D50	0xEE000A10  VMOV	S0, R0
0x0D54	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0D58	0xEEF00A40  VMOV.F32	S1, S0
0x0D5C	0x481B    LDR	R0, [PC, #108]
0x0D5E	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D62	0xEE000A10  VMOV	S0, R0
0x0D66	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x0D6A	0xF7FFFE29  BL	_atan2+0
;hmc5883l.c, 152 :: 		heading += declination_angle;
0x0D6E	0x4818    LDR	R0, [PC, #96]
0x0D70	0xEE000A90  VMOV	S1, R0
0x0D74	0xEE300A20  VADD.F32	S0, S0, S1
; heading start address is: 4 (S1)
0x0D78	0xEEF00A40  VMOV.F32	S1, S0
;hmc5883l.c, 154 :: 		if(heading < 0.0)
0x0D7C	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0D80	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D84	0xDA05    BGE	L__HMC5883L_heading24
;hmc5883l.c, 156 :: 		heading += (2.0 * PI);
0x0D86	0x4813    LDR	R0, [PC, #76]
0x0D88	0xEE000A10  VMOV	S0, R0
0x0D8C	0xEE700A80  VADD.F32	S1, S1, S0
; heading end address is: 4 (S1)
;hmc5883l.c, 157 :: 		}
0x0D90	0xE7FF    B	L_HMC5883L_heading17
L__HMC5883L_heading24:
;hmc5883l.c, 154 :: 		if(heading < 0.0)
;hmc5883l.c, 157 :: 		}
L_HMC5883L_heading17:
;hmc5883l.c, 159 :: 		if(heading > (2.0 * PI))
; heading start address is: 4 (S1)
0x0D92	0x4810    LDR	R0, [PC, #64]
0x0D94	0xEE000A10  VMOV	S0, R0
0x0D98	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D9C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0DA0	0xDD05    BLE	L__HMC5883L_heading25
;hmc5883l.c, 161 :: 		heading -= (2.0 * PI);
0x0DA2	0x480C    LDR	R0, [PC, #48]
0x0DA4	0xEE000A10  VMOV	S0, R0
0x0DA8	0xEE700AC0  VSUB.F32	S1, S1, S0
; heading end address is: 4 (S1)
;hmc5883l.c, 162 :: 		}
0x0DAC	0xE7FF    B	L_HMC5883L_heading18
L__HMC5883L_heading25:
;hmc5883l.c, 159 :: 		if(heading > (2.0 * PI))
;hmc5883l.c, 162 :: 		}
L_HMC5883L_heading18:
;hmc5883l.c, 164 :: 		heading *= (180.0 / PI);
; heading start address is: 4 (S1)
0x0DAE	0x480A    LDR	R0, [PC, #40]
0x0DB0	0xEE000A10  VMOV	S0, R0
0x0DB4	0xEE200A80  VMUL.F32	S0, S1, S0
; heading end address is: 4 (S1)
;hmc5883l.c, 166 :: 		return heading;
0x0DB8	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0DBC	0xEE100A10  VMOV	R0, S0
;hmc5883l.c, 167 :: 		}
L_end_HMC5883L_heading:
0x0DC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC4	0xB001    ADD	SP, SP, #4
0x0DC6	0x4770    BX	LR
0x0DC8	0x00022000  	_X_axis+0
0x0DCC	0x00002000  	_Y_axis+0
0x0DD0	0x4674BF04  	#-1090238860
0x0DD4	0x168740C9  	#1086920327
0x0DD8	0x27464265  	#1113925446
; end of _HMC5883L_heading
_HMC5883L_read_data:
;hmc5883l.c, 53 :: 		void HMC5883L_read_data()
0x08B4	0xB081    SUB	SP, SP, #4
0x08B6	0xF8CDE000  STR	LR, [SP, #0]
;hmc5883l.c, 55 :: 		unsigned char lsb = 0;
;hmc5883l.c, 56 :: 		unsigned char msb = 0;
;hmc5883l.c, 58 :: 		Soft_I2C_Start();
0x08BA	0xF7FFFD17  BL	_Soft_I2C_Start+0
;hmc5883l.c, 59 :: 		Soft_I2C_Write(HMC5883L_WRITE_ADDR);
0x08BE	0x203C    MOVS	R0, #60
0x08C0	0xF7FFFD3C  BL	_Soft_I2C_Write+0
;hmc5883l.c, 60 :: 		Soft_I2C_Write(X_MSB_Reg);
0x08C4	0x2003    MOVS	R0, #3
0x08C6	0xF7FFFD39  BL	_Soft_I2C_Write+0
;hmc5883l.c, 61 :: 		Soft_I2C_Start();
0x08CA	0xF7FFFD0F  BL	_Soft_I2C_Start+0
;hmc5883l.c, 62 :: 		Soft_I2C_Write(HMC5883L_READ_ADDR);
0x08CE	0x203D    MOVS	R0, #61
0x08D0	0xF7FFFD34  BL	_Soft_I2C_Write+0
;hmc5883l.c, 64 :: 		msb = Soft_I2C_Read(1);
0x08D4	0x2001    MOVS	R0, #1
0x08D6	0xF7FFFC85  BL	_Soft_I2C_Read+0
; msb start address is: 20 (R5)
0x08DA	0xB2C5    UXTB	R5, R0
;hmc5883l.c, 65 :: 		lsb = Soft_I2C_Read(1);
0x08DC	0x2001    MOVS	R0, #1
0x08DE	0xF7FFFC81  BL	_Soft_I2C_Read+0
;hmc5883l.c, 66 :: 		X_axis = make_word(msb, lsb);
0x08E2	0xB2C1    UXTB	R1, R0
0x08E4	0xB2E8    UXTB	R0, R5
; msb end address is: 20 (R5)
0x08E6	0xF7FFFCF7  BL	_make_word+0
0x08EA	0x4911    LDR	R1, [PC, #68]
0x08EC	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 68 :: 		msb = Soft_I2C_Read(1);
0x08EE	0x2001    MOVS	R0, #1
0x08F0	0xF7FFFC78  BL	_Soft_I2C_Read+0
; msb start address is: 20 (R5)
0x08F4	0xB2C5    UXTB	R5, R0
;hmc5883l.c, 69 :: 		lsb = Soft_I2C_Read(1);
0x08F6	0x2001    MOVS	R0, #1
0x08F8	0xF7FFFC74  BL	_Soft_I2C_Read+0
;hmc5883l.c, 70 :: 		Z_axis = make_word(msb, lsb);
0x08FC	0xB2C1    UXTB	R1, R0
0x08FE	0xB2E8    UXTB	R0, R5
; msb end address is: 20 (R5)
0x0900	0xF7FFFCEA  BL	_make_word+0
0x0904	0x490B    LDR	R1, [PC, #44]
0x0906	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 72 :: 		msb = Soft_I2C_Read(1);
0x0908	0x2001    MOVS	R0, #1
0x090A	0xF7FFFC6B  BL	_Soft_I2C_Read+0
; msb start address is: 20 (R5)
0x090E	0xB2C5    UXTB	R5, R0
;hmc5883l.c, 73 :: 		lsb = Soft_I2C_Read(0);
0x0910	0x2000    MOVS	R0, #0
0x0912	0xF7FFFC67  BL	_Soft_I2C_Read+0
;hmc5883l.c, 74 :: 		Y_axis = make_word(msb, lsb);
0x0916	0xB2C1    UXTB	R1, R0
0x0918	0xB2E8    UXTB	R0, R5
; msb end address is: 20 (R5)
0x091A	0xF7FFFCDD  BL	_make_word+0
0x091E	0x4906    LDR	R1, [PC, #24]
0x0920	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 76 :: 		Soft_I2C_Stop();
0x0922	0xF7FFFDB1  BL	_Soft_I2C_Stop+0
;hmc5883l.c, 77 :: 		}
L_end_HMC5883L_read_data:
0x0926	0xF8DDE000  LDR	LR, [SP, #0]
0x092A	0xB001    ADD	SP, SP, #4
0x092C	0x4770    BX	LR
0x092E	0xBF00    NOP
0x0930	0x00022000  	_X_axis+0
0x0934	0x00082000  	_Z_axis+0
0x0938	0x00002000  	_Y_axis+0
; end of _HMC5883L_read_data
_Soft_I2C_Read:
;__Lib_SoftI2C.c, 71 :: 		
; ack start address is: 0 (R0)
0x01E4	0xB081    SUB	SP, SP, #4
0x01E6	0xF8CDE000  STR	LR, [SP, #0]
; ack end address is: 0 (R0)
; ack start address is: 0 (R0)
;__Lib_SoftI2C.c, 72 :: 		
; result start address is: 16 (R4)
0x01EA	0xF2400400  MOVW	R4, #0
; temp start address is: 12 (R3)
0x01EE	0xF2400380  MOVW	R3, #128
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 74 :: 		
L_Soft_I2C_Read3:
; temp start address is: 12 (R3)
; result start address is: 16 (R4)
; ack start address is: 0 (R0)
0x01F2	0x2B00    CMP	R3, #0
0x01F4	0xD02D    BEQ	L_Soft_I2C_Read4
;__Lib_SoftI2C.c, 75 :: 		
0x01F6	0xF7FFFFC7  BL	_Delay_1us+0
0x01FA	0xF7FFFFC5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 77 :: 		
0x01FE	0x2201    MOVS	R2, #1
0x0200	0xB252    SXTB	R2, R2
0x0202	0x4930    LDR	R1, [PC, #192]
0x0204	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 79 :: 		
0x0206	0xF7FFFFBF  BL	_Delay_1us+0
0x020A	0xF7FFFFBD  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 81 :: 		
0x020E	0x2201    MOVS	R2, #1
0x0210	0xB252    SXTB	R2, R2
0x0212	0x492D    LDR	R1, [PC, #180]
0x0214	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 83 :: 		
0x0216	0x2200    MOVS	R2, #0
0x0218	0xB252    SXTB	R2, R2
0x021A	0x492C    LDR	R1, [PC, #176]
0x021C	0x600A    STR	R2, [R1, #0]
; ack end address is: 0 (R0)
; result end address is: 16 (R4)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 84 :: 		
L_Soft_I2C_Read5:
; ack start address is: 0 (R0)
; result start address is: 16 (R4)
; temp start address is: 12 (R3)
0x021E	0x4A2C    LDR	R2, [PC, #176]
0x0220	0x6811    LDR	R1, [R2, #0]
0x0222	0xB929    CBNZ	R1, L_Soft_I2C_Read6
;__Lib_SoftI2C.c, 85 :: 		
0x0224	0x4A29    LDR	R2, [PC, #164]
0x0226	0x6811    LDR	R1, [R2, #0]
0x0228	0x2900    CMP	R1, #0
0x022A	0xD000    BEQ	L_Soft_I2C_Read7
;__Lib_SoftI2C.c, 86 :: 		
0x022C	0xE000    B	L_Soft_I2C_Read6
L_Soft_I2C_Read7:
0x022E	0xE7F6    B	L_Soft_I2C_Read5
L_Soft_I2C_Read6:
;__Lib_SoftI2C.c, 88 :: 		
0x0230	0x4A28    LDR	R2, [PC, #160]
0x0232	0x6811    LDR	R1, [R2, #0]
0x0234	0xB111    CBZ	R1, L__Soft_I2C_Read27
;__Lib_SoftI2C.c, 89 :: 		
0x0236	0x431C    ORRS	R4, R3
0x0238	0xB2A4    UXTH	R4, R4
; result end address is: 16 (R4)
0x023A	0xE7FF    B	L_Soft_I2C_Read8
L__Soft_I2C_Read27:
;__Lib_SoftI2C.c, 88 :: 		
;__Lib_SoftI2C.c, 89 :: 		
L_Soft_I2C_Read8:
;__Lib_SoftI2C.c, 91 :: 		
; result start address is: 16 (R4)
0x023C	0xF7FFFFA4  BL	_Delay_1us+0
0x0240	0xF7FFFFA2  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 93 :: 		
0x0244	0x2200    MOVS	R2, #0
0x0246	0xB252    SXTB	R2, R2
0x0248	0x491F    LDR	R1, [PC, #124]
0x024A	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 95 :: 		
0x024C	0x085B    LSRS	R3, R3, #1
0x024E	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 96 :: 		
; temp end address is: 12 (R3)
0x0250	0xE7CF    B	L_Soft_I2C_Read3
L_Soft_I2C_Read4:
;__Lib_SoftI2C.c, 98 :: 		
0x0252	0x2201    MOVS	R2, #1
0x0254	0xB252    SXTB	R2, R2
0x0256	0x491B    LDR	R1, [PC, #108]
0x0258	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 100 :: 		
0x025A	0xF7FFFF95  BL	_Delay_1us+0
0x025E	0xF7FFFF93  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 102 :: 		
0x0262	0xB118    CBZ	R0, L_Soft_I2C_Read9
; ack end address is: 0 (R0)
;__Lib_SoftI2C.c, 103 :: 		
0x0264	0x2200    MOVS	R2, #0
0x0266	0xB252    SXTB	R2, R2
0x0268	0x4916    LDR	R1, [PC, #88]
0x026A	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 104 :: 		
L_Soft_I2C_Read9:
;__Lib_SoftI2C.c, 106 :: 		
0x026C	0xF7FFFF8C  BL	_Delay_1us+0
0x0270	0xF7FFFF8A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 108 :: 		
0x0274	0x2201    MOVS	R2, #1
0x0276	0xB252    SXTB	R2, R2
0x0278	0x4913    LDR	R1, [PC, #76]
0x027A	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 110 :: 		
0x027C	0x2200    MOVS	R2, #0
0x027E	0xB252    SXTB	R2, R2
0x0280	0x4912    LDR	R1, [PC, #72]
0x0282	0x600A    STR	R2, [R1, #0]
; result end address is: 16 (R4)
0x0284	0xB2A0    UXTH	R0, R4
;__Lib_SoftI2C.c, 111 :: 		
L_Soft_I2C_Read10:
; result start address is: 0 (R0)
0x0286	0x4A12    LDR	R2, [PC, #72]
0x0288	0x6811    LDR	R1, [R2, #0]
0x028A	0xB929    CBNZ	R1, L_Soft_I2C_Read11
;__Lib_SoftI2C.c, 112 :: 		
0x028C	0x4A0F    LDR	R2, [PC, #60]
0x028E	0x6811    LDR	R1, [R2, #0]
0x0290	0x2900    CMP	R1, #0
0x0292	0xD000    BEQ	L_Soft_I2C_Read12
;__Lib_SoftI2C.c, 113 :: 		
0x0294	0xE000    B	L_Soft_I2C_Read11
L_Soft_I2C_Read12:
0x0296	0xE7F6    B	L_Soft_I2C_Read10
L_Soft_I2C_Read11:
;__Lib_SoftI2C.c, 115 :: 		
0x0298	0xF7FFFF76  BL	_Delay_1us+0
0x029C	0xF7FFFF74  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 118 :: 		
0x02A0	0x2200    MOVS	R2, #0
0x02A2	0xB252    SXTB	R2, R2
0x02A4	0x4908    LDR	R1, [PC, #32]
0x02A6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 120 :: 		
0x02A8	0xF7FFFF6E  BL	_Delay_1us+0
0x02AC	0xF7FFFF6C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 122 :: 		
0x02B0	0x2200    MOVS	R2, #0
0x02B2	0xB252    SXTB	R2, R2
0x02B4	0x4903    LDR	R1, [PC, #12]
0x02B6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 124 :: 		
0x02B8	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 125 :: 		
L_end_Soft_I2C_Read:
0x02BA	0xF8DDE000  LDR	LR, [SP, #0]
0x02BE	0xB001    ADD	SP, SP, #4
0x02C0	0x4770    BX	LR
0x02C2	0xBF00    NOP
0x02C4	0x82904241  	Soft_I2C_Sda_Output+0
0x02C8	0x828C4241  	Soft_I2C_Scl_Output+0
0x02CC	0x01402200  	__Lib_SoftI2C___StopWaiting+0
0x02D0	0x820C4241  	Soft_I2C_Scl_Input+0
0x02D4	0x82104241  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Read
_make_word:
;hmc5883l.c, 4 :: 		unsigned int make_word(unsigned char HB, unsigned char LB)
; LB start address is: 4 (R1)
; HB start address is: 0 (R0)
0x02D8	0xB081    SUB	SP, SP, #4
0x02DA	0xB2C2    UXTB	R2, R0
; LB end address is: 4 (R1)
; HB end address is: 0 (R0)
; HB start address is: 8 (R2)
; LB start address is: 4 (R1)
;hmc5883l.c, 6 :: 		unsigned int val = 0;
;hmc5883l.c, 8 :: 		val = HB;
; val start address is: 0 (R0)
0x02DC	0xB2D0    UXTB	R0, R2
; HB end address is: 8 (R2)
;hmc5883l.c, 9 :: 		val <<= 8;
0x02DE	0x0202    LSLS	R2, R0, #8
0x02E0	0xB292    UXTH	R2, R2
; val end address is: 0 (R0)
;hmc5883l.c, 10 :: 		val |= LB;
0x02E2	0x430A    ORRS	R2, R1
; LB end address is: 4 (R1)
;hmc5883l.c, 12 :: 		return val;
0x02E4	0xB290    UXTH	R0, R2
;hmc5883l.c, 13 :: 		}
L_end_make_word:
0x02E6	0xB001    ADD	SP, SP, #4
0x02E8	0x4770    BX	LR
; end of _make_word
_HMC5883L_scale_axes:
;hmc5883l.c, 80 :: 		void HMC5883L_scale_axes()
0x093C	0xB081    SUB	SP, SP, #4
;hmc5883l.c, 82 :: 		X_axis *= m_scale;
0x093E	0x491C    LDR	R1, [PC, #112]
0x0940	0xF9B10000  LDRSH	R0, [R1, #0]
0x0944	0xEE000A90  VMOV	S1, R0
0x0948	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x094C	0x4A19    LDR	R2, [PC, #100]
0x094E	0xED120A00  VLDR.32	S0, [R2, #0]
0x0952	0xEE200A80  VMUL.F32	S0, S1, S0
0x0956	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x095A	0xEE100A10  VMOV	R0, S0
0x095E	0xB200    SXTH	R0, R0
0x0960	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 83 :: 		Z_axis *= m_scale;
0x0962	0x4915    LDR	R1, [PC, #84]
0x0964	0xF9B10000  LDRSH	R0, [R1, #0]
0x0968	0xEE000A90  VMOV	S1, R0
0x096C	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0970	0x4610    MOV	R0, R2
0x0972	0xED100A00  VLDR.32	S0, [R0, #0]
0x0976	0xEE200A80  VMUL.F32	S0, S1, S0
0x097A	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x097E	0xEE100A10  VMOV	R0, S0
0x0982	0xB200    SXTH	R0, R0
0x0984	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 84 :: 		Y_Axis *= m_scale;
0x0986	0x490D    LDR	R1, [PC, #52]
0x0988	0xF9B10000  LDRSH	R0, [R1, #0]
0x098C	0xEE000A90  VMOV	S1, R0
0x0990	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0994	0x4610    MOV	R0, R2
0x0996	0xED100A00  VLDR.32	S0, [R0, #0]
0x099A	0xEE200A80  VMUL.F32	S0, S1, S0
0x099E	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x09A2	0xEE100A10  VMOV	R0, S0
0x09A6	0xB200    SXTH	R0, R0
0x09A8	0x8008    STRH	R0, [R1, #0]
;hmc5883l.c, 85 :: 		}
L_end_HMC5883L_scale_axes:
0x09AA	0xB001    ADD	SP, SP, #4
0x09AC	0x4770    BX	LR
0x09AE	0xBF00    NOP
0x09B0	0x00022000  	_X_axis+0
0x09B4	0x00042000  	_m_scale+0
0x09B8	0x00082000  	_Z_axis+0
0x09BC	0x00002000  	_Y_axis+0
; end of _HMC5883L_scale_axes
_atan2:
;__Lib_CMath.c, 240 :: 		
0x09C0	0xB082    SUB	SP, SP, #8
0x09C2	0xF8CDE000  STR	LR, [SP, #0]
; x start address is: 4 (S1)
; y start address is: 0 (S0)
0x09C6	0xEEF03A40  VMOV.F32	S7, S0
0x09CA	0xEEB03A60  VMOV.F32	S6, S1
; x end address is: 4 (S1)
; y end address is: 0 (S0)
; y start address is: 28 (S7)
; x start address is: 24 (S6)
;__Lib_CMath.c, 243 :: 		
0x09CE	0xEEB00A63  VMOV.F32	S0, S7
0x09D2	0xF7FFFD99  BL	_fabs+0
0x09D6	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x09DA	0xEEB00A43  VMOV.F32	S0, S6
0x09DE	0xF7FFFD93  BL	_fabs+0
0x09E2	0xEDDD0A01  VLDR.32	S1, [SP, #4]
0x09E6	0xEEF40AC0  VCMPE.F32	S1, S0
0x09EA	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x09EE	0xDB20    BLT	L_atan242
;__Lib_CMath.c, 244 :: 		
0x09F0	0xEE830A23  VDIV.F32	S0, S6, S7
0x09F4	0xF7FFFD98  BL	_atan+0
; v start address is: 4 (S1)
0x09F8	0xEEF00A40  VMOV.F32	S1, S0
;__Lib_CMath.c, 245 :: 		
0x09FC	0xEEF53AC0  VCMPE.F32	S7, #0.0
0x0A00	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0A04	0xDA12    BGE	L__atan275
; y end address is: 28 (S7)
;__Lib_CMath.c, 246 :: 		
0x0A06	0xEEB53AC0  VCMPE.F32	S6, #0.0
0x0A0A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0A0E	0xDB05    BLT	L_atan244
; x end address is: 24 (S6)
;__Lib_CMath.c, 247 :: 		
0x0A10	0x4A17    LDR	R2, [PC, #92]
0x0A12	0xEE002A10  VMOV	S0, R2
0x0A16	0xEE300A80  VADD.F32	S0, S1, S0
; v end address is: 4 (S1)
; v start address is: 0 (S0)
; v end address is: 0 (S0)
0x0A1A	0xE006    B	L_atan245
L_atan244:
;__Lib_CMath.c, 249 :: 		
; v start address is: 4 (S1)
0x0A1C	0x4A14    LDR	R2, [PC, #80]
0x0A1E	0xEE002A10  VMOV	S0, R2
0x0A22	0xEE700AC0  VSUB.F32	S1, S1, S0
; v end address is: 4 (S1)
0x0A26	0xEEB00A60  VMOV.F32	S0, S1
L_atan245:
; v start address is: 0 (S0)
; v end address is: 0 (S0)
0x0A2A	0xE001    B	L_atan243
L__atan275:
;__Lib_CMath.c, 245 :: 		
0x0A2C	0xEEB00A60  VMOV.F32	S0, S1
;__Lib_CMath.c, 249 :: 		
L_atan243:
;__Lib_CMath.c, 250 :: 		
; v start address is: 0 (S0)
; v end address is: 0 (S0)
0x0A30	0xE019    B	L_end_atan2
;__Lib_CMath.c, 251 :: 		
L_atan242:
;__Lib_CMath.c, 252 :: 		
; x start address is: 24 (S6)
; y start address is: 28 (S7)
0x0A32	0xEE830A83  VDIV.F32	S0, S7, S6
; y end address is: 28 (S7)
0x0A36	0xF7FFFD77  BL	_atan+0
0x0A3A	0xEEF10A40  VNEG.F32	S1, S0
; v start address is: 4 (S1)
;__Lib_CMath.c, 253 :: 		
0x0A3E	0xEEB53AC0  VCMPE.F32	S6, #0.0
0x0A42	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0A46	0xDA05    BGE	L_atan246
; x end address is: 24 (S6)
;__Lib_CMath.c, 254 :: 		
0x0A48	0x4A0A    LDR	R2, [PC, #40]
0x0A4A	0xEE002A10  VMOV	S0, R2
0x0A4E	0xEE300AC0  VSUB.F32	S0, S1, S0
; v end address is: 4 (S1)
; v start address is: 0 (S0)
; v end address is: 0 (S0)
0x0A52	0xE008    B	L_atan247
L_atan246:
;__Lib_CMath.c, 256 :: 		
; v start address is: 4 (S1)
0x0A54	0x4A07    LDR	R2, [PC, #28]
0x0A56	0xEE002A10  VMOV	S0, R2
0x0A5A	0xEE300A80  VADD.F32	S0, S1, S0
0x0A5E	0xEEF00A40  VMOV.F32	S1, S0
; v end address is: 4 (S1)
0x0A62	0xEEB00A60  VMOV.F32	S0, S1
L_atan247:
;__Lib_CMath.c, 258 :: 		
; v start address is: 0 (S0)
; v end address is: 0 (S0)
;__Lib_CMath.c, 259 :: 		
L_end_atan2:
0x0A66	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6A	0xB002    ADD	SP, SP, #8
0x0A6C	0x4770    BX	LR
0x0A6E	0xBF00    NOP
0x0A70	0x0FDB4049  	#1078530011
0x0A74	0x0FDB3FC9  	#1070141403
; end of _atan2
_fabs:
;__Lib_CMath.c, 31 :: 		
0x0508	0xB081    SUB	SP, SP, #4
; d start address is: 0 (S0)
0x050A	0xEEF00A40  VMOV.F32	S1, S0
; d end address is: 0 (S0)
; d start address is: 4 (S1)
;__Lib_CMath.c, 32 :: 		
0x050E	0xEEF50AC0  VCMPE.F32	S1, #0.0
0x0512	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0516	0xDA02    BGE	L_fabs0
;__Lib_CMath.c, 33 :: 		
0x0518	0xEEB10A60  VNEG.F32	S0, S1
; d end address is: 4 (S1)
0x051C	0xE001    B	L_end_fabs
L_fabs0:
;__Lib_CMath.c, 34 :: 		
; d start address is: 4 (S1)
0x051E	0xEEB00A60  VMOV.F32	S0, S1
; d end address is: 4 (S1)
;__Lib_CMath.c, 35 :: 		
L_end_fabs:
0x0522	0xB001    ADD	SP, SP, #4
0x0524	0x4770    BX	LR
; end of _fabs
_atan:
;__Lib_CMath.c, 179 :: 		
0x0528	0xB081    SUB	SP, SP, #4
0x052A	0xF8CDE000  STR	LR, [SP, #0]
; f start address is: 0 (S0)
0x052E	0xEEF01A40  VMOV.F32	S3, S0
; f end address is: 0 (S0)
; f start address is: 12 (S3)
;__Lib_CMath.c, 199 :: 		
0x0532	0xEEB00A61  VMOV.F32	S0, S3
0x0536	0xF7FFFFE7  BL	_fabs+0
; val start address is: 20 (S5)
0x053A	0xEEF02A40  VMOV.F32	S5, S0
0x053E	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x0542	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0546	0xD104    BNE	L_atan34
; f end address is: 12 (S3)
; val end address is: 20 (S5)
;__Lib_CMath.c, 200 :: 		
0x0548	0xF04F0100  MOV	R1, #0
0x054C	0xEE001A10  VMOV	S0, R1
0x0550	0xE036    B	L_end_atan
L_atan34:
;__Lib_CMath.c, 201 :: 		
; val start address is: 20 (S5)
; f start address is: 12 (S3)
0x0552	0xEEB70A00  VMOV.F32	S0, #1
0x0556	0xEEF42AC0  VCMPE.F32	S5, S0
0x055A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x055E	0xF2400100  MOVW	R1, #0
0x0562	0xDD00    BLE	L__atan90
0x0564	0x2101    MOVS	R1, #1
L__atan90:
; recip start address is: 12 (R3)
0x0566	0xB2CB    UXTB	R3, R1
0x0568	0xB2C9    UXTB	R1, R1
0x056A	0xB121    CBZ	R1, L__atan73
;__Lib_CMath.c, 202 :: 		
0x056C	0xEEB70A00  VMOV.F32	S0, #1
0x0570	0xEEC02A22  VDIV.F32	S5, S0, S5
; val end address is: 20 (S5)
0x0574	0xE7FF    B	L_atan35
L__atan73:
;__Lib_CMath.c, 201 :: 		
;__Lib_CMath.c, 202 :: 		
L_atan35:
;__Lib_CMath.c, 203 :: 		
; val start address is: 20 (S5)
0x0576	0xEE220AA2  VMUL.F32	S0, S5, S5
; val_squared start address is: 16 (S4)
0x057A	0xEEB02A40  VMOV.F32	S4, S0
;__Lib_CMath.c, 204 :: 		
0x057E	0x2105    MOVS	R1, #5
0x0580	0xB209    SXTH	R1, R1
0x0582	0x4811    LDR	R0, [PC, #68]
0x0584	0xF7FFFE0E  BL	__Lib_CMath_eval_poly+0
0x0588	0xEE622A80  VMUL.F32	S5, S5, S0
;__Lib_CMath.c, 205 :: 		
0x058C	0x2104    MOVS	R1, #4
0x058E	0xB209    SXTH	R1, R1
0x0590	0x480E    LDR	R0, [PC, #56]
0x0592	0xEEB00A42  VMOV.F32	S0, S4
; val_squared end address is: 16 (S4)
0x0596	0xF7FFFE05  BL	__Lib_CMath_eval_poly+0
0x059A	0xEEC20A80  VDIV.F32	S1, S5, S0
; val end address is: 20 (S5)
; val start address is: 4 (S1)
;__Lib_CMath.c, 206 :: 		
0x059E	0xB12B    CBZ	R3, L__atan74
; recip end address is: 12 (R3)
;__Lib_CMath.c, 207 :: 		
0x05A0	0x490B    LDR	R1, [PC, #44]
0x05A2	0xEE001A10  VMOV	S0, R1
0x05A6	0xEE700A60  VSUB.F32	S1, S0, S1
; val end address is: 4 (S1)
0x05AA	0xE7FF    B	L_atan36
L__atan74:
;__Lib_CMath.c, 206 :: 		
;__Lib_CMath.c, 207 :: 		
L_atan36:
;__Lib_CMath.c, 208 :: 		
; val start address is: 4 (S1)
0x05AC	0xEEF51AC0  VCMPE.F32	S3, #0.0
0x05B0	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x05B4	0xDA02    BGE	L_atan37
; f end address is: 12 (S3)
0x05B6	0xEEB10A60  VNEG.F32	S0, S1
; val end address is: 4 (S1)
; ?FLOC___atan?T93 start address is: 0 (S0)
; ?FLOC___atan?T93 end address is: 0 (S0)
0x05BA	0xE001    B	L_atan38
L_atan37:
; ?FLOC___atan?T93 start address is: 0 (S0)
; val start address is: 4 (S1)
0x05BC	0xEEB00A60  VMOV.F32	S0, S1
; val end address is: 4 (S1)
; ?FLOC___atan?T93 end address is: 0 (S0)
L_atan38:
; ?FLOC___atan?T93 start address is: 0 (S0)
;__Lib_CMath.c, 210 :: 		
; ?FLOC___atan?T93 end address is: 0 (S0)
;__Lib_CMath.c, 211 :: 		
L_end_atan:
0x05C0	0xF8DDE000  LDR	LR, [SP, #0]
0x05C4	0xB001    ADD	SP, SP, #4
0x05C6	0x4770    BX	LR
0x05C8	0x12540000  	atan_coeff_a_L0+0
0x05CC	0x126C0000  	atan_coeff_b_L0+0
0x05D0	0x0FDB3FC9  	#1070141403
; end of _atan
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 4 (R1)
; d start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; x start address is: 0 (S0)
0x01A6	0xEEF00A40  VMOV.F32	S1, S0
; n end address is: 4 (R1)
; d end address is: 0 (R0)
; x end address is: 0 (S0)
; x start address is: 4 (S1)
; d start address is: 0 (R0)
; n start address is: 4 (R1)
;__Lib_CMath.c, 120 :: 		
0x01AA	0x008A    LSLS	R2, R1, #2
0x01AC	0x1882    ADDS	R2, R0, R2
0x01AE	0xED120A00  VLDR.32	S0, [R2, #0]
; res start address is: 8 (S2)
0x01B2	0xEEB01A40  VMOV.F32	S2, S0
; x end address is: 4 (S1)
; res end address is: 8 (S2)
; n end address is: 4 (R1)
0x01B6	0xEEB00A41  VMOV.F32	S0, S2
0x01BA	0xEEB01A60  VMOV.F32	S2, S1
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (S0)
; x start address is: 8 (S2)
; n start address is: 4 (R1)
; d start address is: 0 (R0)
; d end address is: 0 (R0)
; x start address is: 8 (S2)
; x end address is: 8 (S2)
0x01BE	0xB179    CBZ	R1, L___Lib_CMath_eval_poly18
; d end address is: 0 (R0)
; x end address is: 8 (S2)
;__Lib_CMath.c, 122 :: 		
; x start address is: 8 (S2)
; d start address is: 0 (R0)
0x01C0	0xEE610A00  VMUL.F32	S1, S2, S0
; res end address is: 0 (S0)
0x01C4	0x1E4A    SUBS	R2, R1, #1
0x01C6	0xB212    SXTH	R2, R2
0x01C8	0xB211    SXTH	R1, R2
0x01CA	0x0092    LSLS	R2, R2, #2
0x01CC	0x1882    ADDS	R2, R0, R2
0x01CE	0xED120A00  VLDR.32	S0, [R2, #0]
0x01D2	0xEE300A80  VADD.F32	S0, S1, S0
; res start address is: 0 (S0)
0x01D6	0xED0D0A00  VSTR.32	S0, [SP, #0]
; d end address is: 0 (R0)
; x end address is: 8 (S2)
; n end address is: 4 (R1)
0x01DA	0xED1D0A00  VLDR.32	S0, [SP, #0]
0x01DE	0xE7EE    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (S0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x01E0	0xB001    ADD	SP, SP, #4
0x01E2	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 461 :: 		
0x0E88	0xB082    SUB	SP, SP, #8
0x0E8A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 464 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0E8E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 465 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0E90	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 466 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0E92	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 467 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0E94	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E96	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 470 :: 		
0x0E98	0x2803    CMP	R0, #3
0x0E9A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC232
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 471 :: 		
0x0E9E	0x4893    LDR	R0, [PC, #588]
0x0EA0	0x4281    CMP	R1, R0
0x0EA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 472 :: 		
0x0EA4	0x4892    LDR	R0, [PC, #584]
0x0EA6	0x6800    LDR	R0, [R0, #0]
0x0EA8	0xF0400105  ORR	R1, R0, #5
0x0EAC	0x4890    LDR	R0, [PC, #576]
0x0EAE	0x6001    STR	R1, [R0, #0]
0x0EB0	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC234
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 473 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EB2	0x4890    LDR	R0, [PC, #576]
0x0EB4	0x4281    CMP	R1, R0
0x0EB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 474 :: 		
0x0EB8	0x488D    LDR	R0, [PC, #564]
0x0EBA	0x6800    LDR	R0, [R0, #0]
0x0EBC	0xF0400104  ORR	R1, R0, #4
0x0EC0	0x488B    LDR	R0, [PC, #556]
0x0EC2	0x6001    STR	R1, [R0, #0]
0x0EC4	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EC6	0x488C    LDR	R0, [PC, #560]
0x0EC8	0x4281    CMP	R1, R0
0x0ECA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x0ECC	0x4888    LDR	R0, [PC, #544]
0x0ECE	0x6800    LDR	R0, [R0, #0]
0x0ED0	0xF0400103  ORR	R1, R0, #3
0x0ED4	0x4886    LDR	R0, [PC, #536]
0x0ED6	0x6001    STR	R1, [R0, #0]
0x0ED8	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EDA	0xF64E2060  MOVW	R0, #60000
0x0EDE	0x4281    CMP	R1, R0
0x0EE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x0EE2	0x4883    LDR	R0, [PC, #524]
0x0EE4	0x6800    LDR	R0, [R0, #0]
0x0EE6	0xF0400102  ORR	R1, R0, #2
0x0EEA	0x4881    LDR	R0, [PC, #516]
0x0EEC	0x6001    STR	R1, [R0, #0]
0x0EEE	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EF0	0xF2475030  MOVW	R0, #30000
0x0EF4	0x4281    CMP	R1, R0
0x0EF6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0EF8	0x487D    LDR	R0, [PC, #500]
0x0EFA	0x6800    LDR	R0, [R0, #0]
0x0EFC	0xF0400101  ORR	R1, R0, #1
0x0F00	0x487B    LDR	R0, [PC, #492]
0x0F02	0x6001    STR	R1, [R0, #0]
0x0F04	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 482 :: 		
0x0F06	0x487A    LDR	R0, [PC, #488]
0x0F08	0x6801    LDR	R1, [R0, #0]
0x0F0A	0xF06F0007  MVN	R0, #7
0x0F0E	0x4001    ANDS	R1, R0
0x0F10	0x4877    LDR	R0, [PC, #476]
0x0F12	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 483 :: 		
0x0F14	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC243
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0F16	0x2802    CMP	R0, #2
0x0F18	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC244
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 485 :: 		
0x0F1C	0x4877    LDR	R0, [PC, #476]
0x0F1E	0x4281    CMP	R1, R0
0x0F20	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 486 :: 		
0x0F22	0x4873    LDR	R0, [PC, #460]
0x0F24	0x6800    LDR	R0, [R0, #0]
0x0F26	0xF0400106  ORR	R1, R0, #6
0x0F2A	0x4871    LDR	R0, [PC, #452]
0x0F2C	0x6001    STR	R1, [R0, #0]
0x0F2E	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 487 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F30	0x4870    LDR	R0, [PC, #448]
0x0F32	0x4281    CMP	R1, R0
0x0F34	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 488 :: 		
0x0F36	0x486E    LDR	R0, [PC, #440]
0x0F38	0x6800    LDR	R0, [R0, #0]
0x0F3A	0xF0400105  ORR	R1, R0, #5
0x0F3E	0x486C    LDR	R0, [PC, #432]
0x0F40	0x6001    STR	R1, [R0, #0]
0x0F42	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 489 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F44	0x486E    LDR	R0, [PC, #440]
0x0F46	0x4281    CMP	R1, R0
0x0F48	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x0F4A	0x4869    LDR	R0, [PC, #420]
0x0F4C	0x6800    LDR	R0, [R0, #0]
0x0F4E	0xF0400104  ORR	R1, R0, #4
0x0F52	0x4867    LDR	R0, [PC, #412]
0x0F54	0x6001    STR	R1, [R0, #0]
0x0F56	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F58	0x486A    LDR	R0, [PC, #424]
0x0F5A	0x4281    CMP	R1, R0
0x0F5C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x0F5E	0x4864    LDR	R0, [PC, #400]
0x0F60	0x6800    LDR	R0, [R0, #0]
0x0F62	0xF0400103  ORR	R1, R0, #3
0x0F66	0x4862    LDR	R0, [PC, #392]
0x0F68	0x6001    STR	R1, [R0, #0]
0x0F6A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F6C	0xF64B3080  MOVW	R0, #48000
0x0F70	0x4281    CMP	R1, R0
0x0F72	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0F74	0x485E    LDR	R0, [PC, #376]
0x0F76	0x6800    LDR	R0, [R0, #0]
0x0F78	0xF0400102  ORR	R1, R0, #2
0x0F7C	0x485C    LDR	R0, [PC, #368]
0x0F7E	0x6001    STR	R1, [R0, #0]
0x0F80	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F82	0xF64550C0  MOVW	R0, #24000
0x0F86	0x4281    CMP	R1, R0
0x0F88	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x0F8A	0x4859    LDR	R0, [PC, #356]
0x0F8C	0x6800    LDR	R0, [R0, #0]
0x0F8E	0xF0400101  ORR	R1, R0, #1
0x0F92	0x4857    LDR	R0, [PC, #348]
0x0F94	0x6001    STR	R1, [R0, #0]
0x0F96	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 498 :: 		
0x0F98	0x4855    LDR	R0, [PC, #340]
0x0F9A	0x6801    LDR	R1, [R0, #0]
0x0F9C	0xF06F0007  MVN	R0, #7
0x0FA0	0x4001    ANDS	R1, R0
0x0FA2	0x4853    LDR	R0, [PC, #332]
0x0FA4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 499 :: 		
0x0FA6	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC257
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0FA8	0x2801    CMP	R0, #1
0x0FAA	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC258
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 501 :: 		
0x0FAE	0x4851    LDR	R0, [PC, #324]
0x0FB0	0x4281    CMP	R1, R0
0x0FB2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 502 :: 		
0x0FB4	0x484E    LDR	R0, [PC, #312]
0x0FB6	0x6800    LDR	R0, [R0, #0]
0x0FB8	0xF0400107  ORR	R1, R0, #7
0x0FBC	0x484C    LDR	R0, [PC, #304]
0x0FBE	0x6001    STR	R1, [R0, #0]
0x0FC0	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 503 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FC2	0x4851    LDR	R0, [PC, #324]
0x0FC4	0x4281    CMP	R1, R0
0x0FC6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 504 :: 		
0x0FC8	0x4849    LDR	R0, [PC, #292]
0x0FCA	0x6800    LDR	R0, [R0, #0]
0x0FCC	0xF0400106  ORR	R1, R0, #6
0x0FD0	0x4847    LDR	R0, [PC, #284]
0x0FD2	0x6001    STR	R1, [R0, #0]
0x0FD4	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 505 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FD6	0x4848    LDR	R0, [PC, #288]
0x0FD8	0x4281    CMP	R1, R0
0x0FDA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x0FDC	0x4844    LDR	R0, [PC, #272]
0x0FDE	0x6800    LDR	R0, [R0, #0]
0x0FE0	0xF0400105  ORR	R1, R0, #5
0x0FE4	0x4842    LDR	R0, [PC, #264]
0x0FE6	0x6001    STR	R1, [R0, #0]
0x0FE8	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FEA	0x4846    LDR	R0, [PC, #280]
0x0FEC	0x4281    CMP	R1, R0
0x0FEE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x0FF0	0x483F    LDR	R0, [PC, #252]
0x0FF2	0x6800    LDR	R0, [R0, #0]
0x0FF4	0xF0400104  ORR	R1, R0, #4
0x0FF8	0x483D    LDR	R0, [PC, #244]
0x0FFA	0x6001    STR	R1, [R0, #0]
0x0FFC	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FFE	0xF24D20F0  MOVW	R0, #54000
0x1002	0x4281    CMP	R1, R0
0x1004	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x1006	0x483A    LDR	R0, [PC, #232]
0x1008	0x6800    LDR	R0, [R0, #0]
0x100A	0xF0400103  ORR	R1, R0, #3
0x100E	0x4838    LDR	R0, [PC, #224]
0x1010	0x6001    STR	R1, [R0, #0]
0x1012	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1014	0xF64840A0  MOVW	R0, #36000
0x1018	0x4281    CMP	R1, R0
0x101A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x101C	0x4834    LDR	R0, [PC, #208]
0x101E	0x6800    LDR	R0, [R0, #0]
0x1020	0xF0400102  ORR	R1, R0, #2
0x1024	0x4832    LDR	R0, [PC, #200]
0x1026	0x6001    STR	R1, [R0, #0]
0x1028	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x102A	0xF2446050  MOVW	R0, #18000
0x102E	0x4281    CMP	R1, R0
0x1030	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x1032	0x482F    LDR	R0, [PC, #188]
0x1034	0x6800    LDR	R0, [R0, #0]
0x1036	0xF0400101  ORR	R1, R0, #1
0x103A	0x482D    LDR	R0, [PC, #180]
0x103C	0x6001    STR	R1, [R0, #0]
0x103E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 516 :: 		
0x1040	0x482B    LDR	R0, [PC, #172]
0x1042	0x6801    LDR	R1, [R0, #0]
0x1044	0xF06F0007  MVN	R0, #7
0x1048	0x4001    ANDS	R1, R0
0x104A	0x4829    LDR	R0, [PC, #164]
0x104C	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 517 :: 		
0x104E	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC273
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1050	0x2800    CMP	R0, #0
0x1052	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC274
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 519 :: 		
0x1056	0x482D    LDR	R0, [PC, #180]
0x1058	0x4281    CMP	R1, R0
0x105A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC275
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 520 :: 		
0x105C	0x4824    LDR	R0, [PC, #144]
0x105E	0x6800    LDR	R0, [R0, #0]
0x1060	0xF0400107  ORR	R1, R0, #7
0x1064	0x4822    LDR	R0, [PC, #136]
0x1066	0x6001    STR	R1, [R0, #0]
0x1068	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC276
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 521 :: 		
; Fosc_kHz start address is: 4 (R1)
0x106A	0x4825    LDR	R0, [PC, #148]
0x106C	0x4281    CMP	R1, R0
0x106E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 522 :: 		
0x1070	0x481F    LDR	R0, [PC, #124]
0x1072	0x6800    LDR	R0, [R0, #0]
0x1074	0xF0400106  ORR	R1, R0, #6
0x1078	0x481D    LDR	R0, [PC, #116]
0x107A	0x6001    STR	R1, [R0, #0]
0x107C	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 523 :: 		
; Fosc_kHz start address is: 4 (R1)
0x107E	0x4824    LDR	R0, [PC, #144]
0x1080	0x4281    CMP	R1, R0
0x1082	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x1084	0x481A    LDR	R0, [PC, #104]
0x1086	0x6800    LDR	R0, [R0, #0]
0x1088	0xF0400105  ORR	R1, R0, #5
0x108C	0x4818    LDR	R0, [PC, #96]
0x108E	0x6001    STR	R1, [R0, #0]
0x1090	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1092	0xF5B14F7A  CMP	R1, #64000
0x1096	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x1098	0x4815    LDR	R0, [PC, #84]
0x109A	0x6800    LDR	R0, [R0, #0]
0x109C	0xF0400104  ORR	R1, R0, #4
0x10A0	0x4813    LDR	R0, [PC, #76]
0x10A2	0x6001    STR	R1, [R0, #0]
0x10A4	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10A6	0xF64B3080  MOVW	R0, #48000
0x10AA	0x4281    CMP	R1, R0
0x10AC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x10AE	0x4810    LDR	R0, [PC, #64]
0x10B0	0x6800    LDR	R0, [R0, #0]
0x10B2	0xF0400103  ORR	R1, R0, #3
0x10B6	0x480E    LDR	R0, [PC, #56]
0x10B8	0x6001    STR	R1, [R0, #0]
0x10BA	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10BC	0xF5B14FFA  CMP	R1, #32000
0x10C0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x10C2	0x480B    LDR	R0, [PC, #44]
0x10C4	0x6800    LDR	R0, [R0, #0]
0x10C6	0xF0400102  ORR	R1, R0, #2
0x10CA	0x4809    LDR	R0, [PC, #36]
0x10CC	0x6001    STR	R1, [R0, #0]
0x10CE	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10D0	0xF5B15F7A  CMP	R1, #16000
0x10D4	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
0x10D6	0xE01D    B	#58
0x10D8	0x00810000  	#129
0x10DC	0x00100400  	#67108880
0x10E0	0x00000000  	#0
0x10E4	0x00030000  	#3
0x10E8	0x4E200000  	#20000
0x10EC	0x49F00002  	#150000
0x10F0	0x3C004002  	FLASH_ACR+0
0x10F4	0xD4C00001  	#120000
0x10F8	0x5F900001  	#90000
0x10FC	0x32800002  	#144000
0x1100	0x77000001  	#96000
0x1104	0x19400001  	#72000
0x1108	0xA5E00001  	#108000
0x110C	0xB5800001  	#112000
0x1110	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x1114	0x482D    LDR	R0, [PC, #180]
0x1116	0x6800    LDR	R0, [R0, #0]
0x1118	0xF0400101  ORR	R1, R0, #1
0x111C	0x482B    LDR	R0, [PC, #172]
0x111E	0x6001    STR	R1, [R0, #0]
0x1120	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 534 :: 		
0x1122	0x482A    LDR	R0, [PC, #168]
0x1124	0x6801    LDR	R1, [R0, #0]
0x1126	0xF06F0007  MVN	R0, #7
0x112A	0x4001    ANDS	R1, R0
0x112C	0x4827    LDR	R0, [PC, #156]
0x112E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 535 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC257:
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 537 :: 		
0x1130	0x2101    MOVS	R1, #1
0x1132	0xB249    SXTB	R1, R1
0x1134	0x4826    LDR	R0, [PC, #152]
0x1136	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 538 :: 		
0x1138	0x4826    LDR	R0, [PC, #152]
0x113A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 540 :: 		
0x113C	0xF7FFFDBA  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 542 :: 		
0x1140	0x4825    LDR	R0, [PC, #148]
0x1142	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 543 :: 		
0x1144	0x4825    LDR	R0, [PC, #148]
0x1146	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x1148	0x4825    LDR	R0, [PC, #148]
0x114A	0xEA020100  AND	R1, R2, R0, LSL #0
0x114E	0x4825    LDR	R0, [PC, #148]
0x1150	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 546 :: 		
0x1152	0xF0020001  AND	R0, R2, #1
0x1156	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1158	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 547 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC290:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x115A	0x4822    LDR	R0, [PC, #136]
0x115C	0x6800    LDR	R0, [R0, #0]
0x115E	0xF0000002  AND	R0, R0, #2
0x1162	0x2800    CMP	R0, #0
0x1164	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC291
;__Lib_System_4XX.c, 548 :: 		
0x1166	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 549 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1168	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 546 :: 		
0x116A	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 551 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x116C	0xF4023080  AND	R0, R2, #65536
0x1170	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 552 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC293:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1172	0x481C    LDR	R0, [PC, #112]
0x1174	0x6800    LDR	R0, [R0, #0]
0x1176	0xF4003000  AND	R0, R0, #131072
0x117A	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC294
;__Lib_System_4XX.c, 553 :: 		
0x117C	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC293
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
0x117E	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1180	0x460A    MOV	R2, R1
0x1182	0x9901    LDR	R1, [SP, #4]
0x1184	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 551 :: 		
0x1186	0x9101    STR	R1, [SP, #4]
0x1188	0x4611    MOV	R1, R2
0x118A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 554 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
;__Lib_System_4XX.c, 556 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x118C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1190	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
;__Lib_System_4XX.c, 557 :: 		
0x1192	0x4814    LDR	R0, [PC, #80]
0x1194	0x6800    LDR	R0, [R0, #0]
0x1196	0xF0407180  ORR	R1, R0, #16777216
0x119A	0x4812    LDR	R0, [PC, #72]
0x119C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x119E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC296:
; ulRCC_CFGR start address is: 4 (R1)
0x11A0	0x4810    LDR	R0, [PC, #64]
0x11A2	0x6800    LDR	R0, [R0, #0]
0x11A4	0xF0007000  AND	R0, R0, #33554432
0x11A8	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC297
;__Lib_System_4XX.c, 559 :: 		
0x11AA	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC296
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 560 :: 		
0x11AC	0x460A    MOV	R2, R1
0x11AE	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 556 :: 		
;__Lib_System_4XX.c, 560 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
;__Lib_System_4XX.c, 563 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 8 (R2)
0x11B0	0x480A    LDR	R0, [PC, #40]
0x11B2	0x6800    LDR	R0, [R0, #0]
0x11B4	0xF000010C  AND	R1, R0, #12
0x11B8	0x0090    LSLS	R0, R2, #2
0x11BA	0xF000000C  AND	R0, R0, #12
0x11BE	0x4281    CMP	R1, R0
0x11C0	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 564 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x11C2	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 566 :: 		
L_end_InitialSetUpRCCRCC2:
0x11C4	0xF8DDE000  LDR	LR, [SP, #0]
0x11C8	0xB002    ADD	SP, SP, #8
0x11CA	0x4770    BX	LR
0x11CC	0x3C004002  	FLASH_ACR+0
0x11D0	0x80204247  	FLASH_ACR+0
0x11D4	0x80244247  	FLASH_ACR+0
0x11D8	0x38044002  	RCC_PLLCFGR+0
0x11DC	0x38084002  	RCC_CFGR+0
0x11E0	0xFFFF000F  	#1048575
0x11E4	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 440 :: 		
0x0CB4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 443 :: 		
0x0CB6	0x480D    LDR	R0, [PC, #52]
0x0CB8	0x6800    LDR	R0, [R0, #0]
0x0CBA	0xF0400101  ORR	R1, R0, #1
0x0CBE	0x480B    LDR	R0, [PC, #44]
0x0CC0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0CC2	0x2100    MOVS	R1, #0
0x0CC4	0x480A    LDR	R0, [PC, #40]
0x0CC6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 449 :: 		
0x0CC8	0x4808    LDR	R0, [PC, #32]
0x0CCA	0x6801    LDR	R1, [R0, #0]
0x0CCC	0x4809    LDR	R0, [PC, #36]
0x0CCE	0x4001    ANDS	R1, R0
0x0CD0	0x4806    LDR	R0, [PC, #24]
0x0CD2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 452 :: 		
0x0CD4	0x4908    LDR	R1, [PC, #32]
0x0CD6	0x4809    LDR	R0, [PC, #36]
0x0CD8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 455 :: 		
0x0CDA	0x4804    LDR	R0, [PC, #16]
0x0CDC	0x6801    LDR	R1, [R0, #0]
0x0CDE	0xF46F2080  MVN	R0, #262144
0x0CE2	0x4001    ANDS	R1, R0
0x0CE4	0x4801    LDR	R0, [PC, #4]
0x0CE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
L_end_SystemClockSetDefault:
0x0CE8	0xB001    ADD	SP, SP, #4
0x0CEA	0x4770    BX	LR
0x0CEC	0x38004002  	RCC_CR+0
0x0CF0	0x38084002  	RCC_CFGR+0
0x0CF4	0xFFFFFEF6  	#-17367041
0x0CF8	0x30102400  	#603992080
0x0CFC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 378 :: 		
0x0E64	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 379 :: 		
0x0E66	0x4904    LDR	R1, [PC, #16]
0x0E68	0x4804    LDR	R0, [PC, #16]
0x0E6A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 380 :: 		
0x0E6C	0x4904    LDR	R1, [PC, #16]
0x0E6E	0x4805    LDR	R0, [PC, #20]
0x0E70	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 381 :: 		
L_end_InitialSetUpFosc:
0x0E72	0xB001    ADD	SP, SP, #4
0x0E74	0x4770    BX	LR
0x0E76	0xBF00    NOP
0x0E78	0x4E200000  	#20000
0x0E7C	0x003C2000  	___System_CLOCK_IN_KHZ+0
0x0E80	0x00030000  	#3
0x0E84	0x00402000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 323 :: 		
0x0E30	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 324 :: 		
L___GenExcept28:
0x0E32	0xE7FE    B	L___GenExcept28
;__Lib_System_4XX.c, 325 :: 		
L_end___GenExcept:
0x0E34	0xB001    ADD	SP, SP, #4
0x0E36	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 356 :: 		
0x0E38	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 359 :: 		
0x0E3A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 360 :: 		
0x0E3E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 362 :: 		
0x0E42	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 364 :: 		
0x0E44	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 366 :: 		
0x0E48	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0E4A	0xBF00    NOP
;__Lib_System_4XX.c, 369 :: 		
0x0E4C	0xBF00    NOP
;__Lib_System_4XX.c, 370 :: 		
0x0E4E	0xBF00    NOP
;__Lib_System_4XX.c, 371 :: 		
0x0E50	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x0E52	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 374 :: 		
0x0E56	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 375 :: 		
0x0E5A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 376 :: 		
L_end___EnableFPU:
0x0E5E	0xB001    ADD	SP, SP, #4
0x0E60	0x4770    BX	LR
; end of ___EnableFPU
0x128C	0xB500    PUSH	(R14)
0x128E	0xF8DFB024  LDR	R11, [PC, #36]
0x1292	0xF8DFA024  LDR	R10, [PC, #36]
0x1296	0xF8DFC024  LDR	R12, [PC, #36]
0x129A	0xF7FFFD01  BL	3232
0x129E	0xF8DFB020  LDR	R11, [PC, #32]
0x12A2	0xF8DFA020  LDR	R10, [PC, #32]
0x12A6	0xF8DFC020  LDR	R12, [PC, #32]
0x12AA	0xF7FFFCF9  BL	3232
0x12AE	0xBD00    POP	(R15)
0x12B0	0x4770    BX	LR
0x12B2	0xBF00    NOP
0x12B4	0x00002000  	#536870912
0x12B8	0x000A2000  	#536870922
0x12BC	0x12800000  	#4736
0x12C0	0x000C2000  	#536870924
0x12C4	0x00382000  	#536870968
0x12C8	0x12280000  	#4648
0x1328	0xB500    PUSH	(R14)
0x132A	0xF8DFB010  LDR	R11, [PC, #16]
0x132E	0xF8DFA010  LDR	R10, [PC, #16]
0x1332	0xF7FFFCE5  BL	3328
0x1336	0xBD00    POP	(R15)
0x1338	0x4770    BX	LR
0x133A	0xBF00    NOP
0x133C	0x00002000  	#536870912
0x1340	0x00442000  	#536870980
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x1228	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x122C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x1230	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x1234	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x1238	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x123C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x1240	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x1244	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x1248	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x124C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x1250	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;__Lib_CMath.c,180 :: atan_coeff_a_L0 [24]
0x1254	0x42043C06 ;atan_coeff_a_L0+0
0x1258	0x426A9F7D ;atan_coeff_a_L0+4
0x125C	0x4201905C ;atan_coeff_a_L0+8
0x1260	0x40BB4D60 ;atan_coeff_a_L0+12
0x1264	0x3E47EC51 ;atan_coeff_a_L0+16
0x1268	0xBB1F8DDE ;atan_coeff_a_L0+20
; end of atan_coeff_a_L0
;__Lib_CMath.c,188 :: atan_coeff_b_L0 [20]
0x126C	0x42043C06 ;atan_coeff_b_L0+0
0x1270	0x428B59C0 ;atan_coeff_b_L0+4
0x1274	0x42440474 ;atan_coeff_b_L0+8
0x1278	0x414F9BF9 ;atan_coeff_b_L0+12
0x127C	0x3F800000 ;atan_coeff_b_L0+16
; end of atan_coeff_b_L0
;main.c,0 :: ?ICS_Y_axis [2]
0x1280	0x0000 ;?ICS_Y_axis+0
; end of ?ICS_Y_axis
;main.c,0 :: ?ICS_X_axis [2]
0x1282	0x0000 ;?ICS_X_axis+0
; end of ?ICS_X_axis
;main.c,0 :: ?ICS_m_scale [4]
0x1284	0x3F800000 ;?ICS_m_scale+0
; end of ?ICS_m_scale
;main.c,0 :: ?ICS_Z_axis [2]
0x1288	0x0000 ;?ICS_Z_axis+0
; end of ?ICS_Z_axis
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _Delay_1us
0x01A4      [64]    __Lib_CMath_eval_poly
0x01E4     [244]    _Soft_I2C_Read
0x02D8      [18]    _make_word
0x02EC      [80]    _Soft_I2C_Start
0x033C     [332]    _Soft_I2C_Write
0x0488     [128]    _Soft_I2C_Stop
0x0508      [30]    _fabs
0x0528     [172]    _atan
0x05D4     [568]    _GPIO_Config
0x080C     [168]    _GPIO_Clk_Enable
0x08B4     [136]    _HMC5883L_read_data
0x093C     [132]    _HMC5883L_scale_axes
0x09C0     [184]    _atan2
0x0A78      [20]    _Soft_I2C_Break
0x0A8C     [144]    _Soft_I2C_Init
0x0B1C      [44]    _HMC5883L_write
0x0B48     [344]    _HMC5883L_set_scale
0x0CA0      [20]    ___CC2DW
0x0CB4      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0D00      [58]    ___FillZeros
0x0D3C     [160]    _HMC5883L_heading
0x0DE0      [80]    _HMC5883L_init
0x0E30       [8]    ___GenExcept
0x0E38      [42]    ___EnableFPU
0x0E64      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0E88     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x11E8      [64]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_atan_f
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_HMC5883L_set_scale_gauss
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_Q31_Ftoi_f
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000       [2]    _Y_axis
0x20000002       [2]    _X_axis
0x20000004       [4]    _m_scale
0x20000008       [2]    _Z_axis
0x2000000A       [0]    __Lib_SoftI2C___StopWaiting
0x2000000C      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x20000038       [4]    _h
0x2000003C       [4]    ___System_CLOCK_IN_KHZ
0x20000040       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1228      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x1254      [24]    atan_coeff_a_L0
0x126C      [20]    atan_coeff_b_L0
0x1280       [2]    ?ICS_Y_axis
0x1282       [2]    ?ICS_X_axis
0x1284       [4]    ?ICS_m_scale
0x1288       [2]    ?ICS_Z_axis
