{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720032794453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720032794453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 15:53:14 2024 " "Processing started: Wed Jul 03 15:53:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720032794453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720032794453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720032794453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720032794872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verde_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verde_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verde_reg-SYN " "Found design unit 1: verde_reg-SYN" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795424 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verde_reg " "Found entity 1: Verde_reg" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rojo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rojo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rojo_reg-SYN " "Found design unit 1: rojo_reg-SYN" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rojo_reg " "Found entity 1: Rojo_reg" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_imagen-rtl " "Found design unit 1: control_imagen-rtl" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795429 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_imagen " "Found entity 1: control_imagen" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "azul_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file azul_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 azul_reg-SYN " "Found design unit 1: azul_reg-SYN" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795433 ""} { "Info" "ISGN_ENTITY_NAME" "1 Azul_reg " "Found entity 1: Azul_reg" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5-rtl " "Found design unit 1: Proyect5-rtl" {  } { { "Proyect5.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5 " "Found entity 1: Proyect5" {  } { { "Proyect5.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-arch " "Found design unit 1: decod-arch" {  } { { "decod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795451 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado-arch " "Found design unit 1: cuadrado-arch" {  } { { "cuadrado.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795456 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado " "Found entity 1: cuadrado" {  } { { "cuadrado.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado_b-arch " "Found design unit 1: cuadrado_b-arch" {  } { { "cuadrado_b.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795473 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado_b " "Found entity 1: cuadrado_b" {  } { { "cuadrado_b.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_sel-arch " "Found design unit 1: color_sel-arch" {  } { { "color_sel.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795478 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_sel " "Found entity 1: color_sel" {  } { { "color_sel.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5_8bit-rtl " "Found design unit 1: Proyect5_8bit-rtl" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5_8bit " "Found entity 1: Proyect5_8bit" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Found entity 1: d" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d " "Elaborating entity \"d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720032795572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proyect5_8bit Proyect5_8bit:inst " "Elaborating entity \"Proyect5_8bit\" for hierarchy \"Proyect5_8bit:inst\"" {  } { { "d.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 16 560 776 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst1\"" {  } { { "d.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Azul_reg Block1:inst1\|Azul_reg:inst6 " "Elaborating entity \"Azul_reg\" for hierarchy \"Block1:inst1\|Azul_reg:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 360 552 808 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\"" {  } { { "Azul_reg.vhd" "altsyncram_component" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\"" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720032795670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Convertidor_img_hex/azul.hex " "Parameter \"init_file\" = \"../../Convertidor_img_hex/azul.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795671 ""}  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720032795671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kls1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kls1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kls1 " "Found entity 1: altsyncram_kls1" {  } { { "db/altsyncram_kls1.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_kls1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kls1 Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated " "Elaborating entity \"altsyncram_kls1\" for hierarchy \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795729 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../Convertidor_img_hex/azul.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../Convertidor_img_hex/azul.hex -- setting all initial values to 0" {  } { { "Azul_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 97 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1720032795743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\|decode_4oa:decode2 " "Elaborating entity \"decode_4oa\" for hierarchy \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\|decode_4oa:decode2\"" {  } { { "db/altsyncram_kls1.tdf" "decode2" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_kls1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\|mux_kib:mux3 " "Elaborating entity \"mux_kib\" for hierarchy \"Block1:inst1\|Azul_reg:inst6\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\|mux_kib:mux3\"" {  } { { "db/altsyncram_kls1.tdf" "mux3" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_kls1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rojo_reg Block1:inst1\|Rojo_reg:inst7 " "Elaborating entity \"Rojo_reg\" for hierarchy \"Block1:inst1\|Rojo_reg:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 88 552 808 224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component\"" {  } { { "Rojo_reg.vhd" "altsyncram_component" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component\"" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Convertidor_img_hex/rojo.hex " "Parameter \"init_file\" = \"../../Convertidor_img_hex/rojo.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795947 ""}  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720032795947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ils1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ils1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ils1 " "Found entity 1: altsyncram_ils1" {  } { { "db/altsyncram_ils1.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_ils1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032795993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032795993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ils1 Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component\|altsyncram_ils1:auto_generated " "Elaborating entity \"altsyncram_ils1\" for hierarchy \"Block1:inst1\|Rojo_reg:inst7\|altsyncram:altsyncram_component\|altsyncram_ils1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032795994 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../Convertidor_img_hex/rojo.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../Convertidor_img_hex/rojo.hex -- setting all initial values to 0" {  } { { "Rojo_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 97 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1720032796000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Verde_reg Block1:inst1\|Verde_reg:inst5 " "Elaborating entity \"Verde_reg\" for hierarchy \"Block1:inst1\|Verde_reg:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 224 552 808 360 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component\"" {  } { { "Verde_reg.vhd" "altsyncram_component" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component\"" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Convertidor_img_hex/verde.hex " "Parameter \"init_file\" = \"../../Convertidor_img_hex/verde.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796076 ""}  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720032796076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eos1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eos1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eos1 " "Found entity 1: altsyncram_eos1" {  } { { "db/altsyncram_eos1.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_eos1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720032796122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720032796122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eos1 Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component\|altsyncram_eos1:auto_generated " "Elaborating entity \"altsyncram_eos1\" for hierarchy \"Block1:inst1\|Verde_reg:inst5\|altsyncram:altsyncram_component\|altsyncram_eos1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796123 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../Convertidor_img_hex/verde.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../Convertidor_img_hex/verde.hex -- setting all initial values to 0" {  } { { "Verde_reg.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 97 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1720032796127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_imagen control_imagen:inst2 " "Elaborating entity \"control_imagen\" for hierarchy \"control_imagen:inst2\"" {  } { { "d.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 48 8 224 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720032796163 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1720032796639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1720032796639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNK GND " "Pin \"SYNK\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 88 880 1056 104 "SYNK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|SYNK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[1\] GND " "Pin \"AZUL\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|AZUL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[0\] GND " "Pin \"AZUL\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|AZUL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[1\] GND " "Pin \"ROJO\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|ROJO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[0\] GND " "Pin \"ROJO\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|ROJO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[1\] GND " "Pin \"VERDE\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|VERDE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[0\] GND " "Pin \"VERDE\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720032796690 "|d|VERDE[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720032796690 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[4\] High " "Register control_imagen:inst2\|col_n\[4\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720032796697 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[7\] High " "Register control_imagen:inst2\|col_n\[7\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720032796697 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[0\] High " "Register control_imagen:inst2\|fila_n\[0\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720032796697 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[1\] High " "Register control_imagen:inst2\|fila_n\[1\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720032796697 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[5\] High " "Register control_imagen:inst2\|fila_n\[5\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720032796697 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1720032796697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720032797061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720032797061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720032797213 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720032797213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720032797213 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1720032797213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720032797213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720032797235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 15:53:17 2024 " "Processing ended: Wed Jul 03 15:53:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720032797235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720032797235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720032797235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720032797235 ""}
