// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X0Y0_TO_SLOT_X0Y0 (
    input wire  [    0:0] Linear_Layer_i4xi4_q_0_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] __merged_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] __tapa_fsm_unit___ff_0_RS_FF_PP_BODY_1_if_dout,
    output wire [    0:0] _antWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ff_0_RS_FF_PP_HEAD_if_dout002,
    input wire            ap_clk,
    input wire            ap_rst_n,
    input wire  [    0:0] control_s_axi_U_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] dequant_layer_q_int_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] input_loader_r1_ln_iembed_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] input_s_b_stream_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] input_stream_ff_0_RS_FF_PP_HEAD_if_dout,
    output wire           interrupt,
    output wire [   63:0] m_axi_input_mmap_ARADDR,
    output wire [    1:0] m_axi_input_mmap_ARBURST,
    output wire [    3:0] m_axi_input_mmap_ARCACHE,
    output wire [    0:0] m_axi_input_mmap_ARID,
    output wire [    7:0] m_axi_input_mmap_ARLEN,
    output wire           m_axi_input_mmap_ARLOCK,
    output wire [    2:0] m_axi_input_mmap_ARPROT,
    output wire [    3:0] m_axi_input_mmap_ARQOS,
    input wire            m_axi_input_mmap_ARREADY,
    output wire [    2:0] m_axi_input_mmap_ARSIZE,
    output wire           m_axi_input_mmap_ARVALID,
    output wire [   63:0] m_axi_input_mmap_AWADDR,
    output wire [    1:0] m_axi_input_mmap_AWBURST,
    output wire [    3:0] m_axi_input_mmap_AWCACHE,
    output wire [    0:0] m_axi_input_mmap_AWID,
    output wire [    7:0] m_axi_input_mmap_AWLEN,
    output wire           m_axi_input_mmap_AWLOCK,
    output wire [    2:0] m_axi_input_mmap_AWPROT,
    output wire [    3:0] m_axi_input_mmap_AWQOS,
    input wire            m_axi_input_mmap_AWREADY,
    output wire [    2:0] m_axi_input_mmap_AWSIZE,
    output wire           m_axi_input_mmap_AWVALID,
    input wire  [    0:0] m_axi_input_mmap_BID,
    output wire           m_axi_input_mmap_BREADY,
    input wire  [    1:0] m_axi_input_mmap_BRESP,
    input wire            m_axi_input_mmap_BVALID,
    input wire  [  511:0] m_axi_input_mmap_RDATA,
    input wire  [    0:0] m_axi_input_mmap_RID,
    input wire            m_axi_input_mmap_RLAST,
    output wire           m_axi_input_mmap_RREADY,
    input wire  [    1:0] m_axi_input_mmap_RRESP,
    input wire            m_axi_input_mmap_RVALID,
    output wire [  511:0] m_axi_input_mmap_WDATA,
    output wire           m_axi_input_mmap_WLAST,
    input wire            m_axi_input_mmap_WREADY,
    output wire [   63:0] m_axi_input_mmap_WSTRB,
    output wire           m_axi_input_mmap_WVALID,
    output wire [   63:0] m_axi_output_mmap_ARADDR,
    output wire [    1:0] m_axi_output_mmap_ARBURST,
    output wire [    3:0] m_axi_output_mmap_ARCACHE,
    output wire [    0:0] m_axi_output_mmap_ARID,
    output wire [    7:0] m_axi_output_mmap_ARLEN,
    output wire           m_axi_output_mmap_ARLOCK,
    output wire [    2:0] m_axi_output_mmap_ARPROT,
    output wire [    3:0] m_axi_output_mmap_ARQOS,
    input wire            m_axi_output_mmap_ARREADY,
    output wire [    2:0] m_axi_output_mmap_ARSIZE,
    output wire           m_axi_output_mmap_ARVALID,
    output wire [   63:0] m_axi_output_mmap_AWADDR,
    output wire [    1:0] m_axi_output_mmap_AWBURST,
    output wire [    3:0] m_axi_output_mmap_AWCACHE,
    output wire [    0:0] m_axi_output_mmap_AWID,
    output wire [    7:0] m_axi_output_mmap_AWLEN,
    output wire           m_axi_output_mmap_AWLOCK,
    output wire [    2:0] m_axi_output_mmap_AWPROT,
    output wire [    3:0] m_axi_output_mmap_AWQOS,
    input wire            m_axi_output_mmap_AWREADY,
    output wire [    2:0] m_axi_output_mmap_AWSIZE,
    output wire           m_axi_output_mmap_AWVALID,
    input wire  [    0:0] m_axi_output_mmap_BID,
    output wire           m_axi_output_mmap_BREADY,
    input wire  [    1:0] m_axi_output_mmap_BRESP,
    input wire            m_axi_output_mmap_BVALID,
    input wire  [  511:0] m_axi_output_mmap_RDATA,
    input wire  [    0:0] m_axi_output_mmap_RID,
    input wire            m_axi_output_mmap_RLAST,
    output wire           m_axi_output_mmap_RREADY,
    input wire  [    1:0] m_axi_output_mmap_RRESP,
    input wire            m_axi_output_mmap_RVALID,
    output wire [  511:0] m_axi_output_mmap_WDATA,
    output wire           m_axi_output_mmap_WLAST,
    input wire            m_axi_output_mmap_WREADY,
    output wire [   63:0] m_axi_output_mmap_WSTRB,
    output wire           m_axi_output_mmap_WVALID,
    output wire [   63:0] m_axi_quant_weight_mmap_ARADDR,
    output wire [    1:0] m_axi_quant_weight_mmap_ARBURST,
    output wire [    3:0] m_axi_quant_weight_mmap_ARCACHE,
    output wire [    0:0] m_axi_quant_weight_mmap_ARID,
    output wire [    7:0] m_axi_quant_weight_mmap_ARLEN,
    output wire           m_axi_quant_weight_mmap_ARLOCK,
    output wire [    2:0] m_axi_quant_weight_mmap_ARPROT,
    output wire [    3:0] m_axi_quant_weight_mmap_ARQOS,
    input wire            m_axi_quant_weight_mmap_ARREADY,
    output wire [    2:0] m_axi_quant_weight_mmap_ARSIZE,
    output wire           m_axi_quant_weight_mmap_ARVALID,
    output wire [   63:0] m_axi_quant_weight_mmap_AWADDR,
    output wire [    1:0] m_axi_quant_weight_mmap_AWBURST,
    output wire [    3:0] m_axi_quant_weight_mmap_AWCACHE,
    output wire [    0:0] m_axi_quant_weight_mmap_AWID,
    output wire [    7:0] m_axi_quant_weight_mmap_AWLEN,
    output wire           m_axi_quant_weight_mmap_AWLOCK,
    output wire [    2:0] m_axi_quant_weight_mmap_AWPROT,
    output wire [    3:0] m_axi_quant_weight_mmap_AWQOS,
    input wire            m_axi_quant_weight_mmap_AWREADY,
    output wire [    2:0] m_axi_quant_weight_mmap_AWSIZE,
    output wire           m_axi_quant_weight_mmap_AWVALID,
    input wire  [    0:0] m_axi_quant_weight_mmap_BID,
    output wire           m_axi_quant_weight_mmap_BREADY,
    input wire  [    1:0] m_axi_quant_weight_mmap_BRESP,
    input wire            m_axi_quant_weight_mmap_BVALID,
    input wire  [  255:0] m_axi_quant_weight_mmap_RDATA,
    input wire  [    0:0] m_axi_quant_weight_mmap_RID,
    input wire            m_axi_quant_weight_mmap_RLAST,
    output wire           m_axi_quant_weight_mmap_RREADY,
    input wire  [    1:0] m_axi_quant_weight_mmap_RRESP,
    input wire            m_axi_quant_weight_mmap_RVALID,
    output wire [  255:0] m_axi_quant_weight_mmap_WDATA,
    output wire           m_axi_quant_weight_mmap_WLAST,
    input wire            m_axi_quant_weight_mmap_WREADY,
    output wire [   31:0] m_axi_quant_weight_mmap_WSTRB,
    output wire           m_axi_quant_weight_mmap_WVALID,
    output wire [   63:0] m_axi_weight_s_sum_mmap_ARADDR,
    output wire [    1:0] m_axi_weight_s_sum_mmap_ARBURST,
    output wire [    3:0] m_axi_weight_s_sum_mmap_ARCACHE,
    output wire [    0:0] m_axi_weight_s_sum_mmap_ARID,
    output wire [    7:0] m_axi_weight_s_sum_mmap_ARLEN,
    output wire           m_axi_weight_s_sum_mmap_ARLOCK,
    output wire [    2:0] m_axi_weight_s_sum_mmap_ARPROT,
    output wire [    3:0] m_axi_weight_s_sum_mmap_ARQOS,
    input wire            m_axi_weight_s_sum_mmap_ARREADY,
    output wire [    2:0] m_axi_weight_s_sum_mmap_ARSIZE,
    output wire           m_axi_weight_s_sum_mmap_ARVALID,
    output wire [   63:0] m_axi_weight_s_sum_mmap_AWADDR,
    output wire [    1:0] m_axi_weight_s_sum_mmap_AWBURST,
    output wire [    3:0] m_axi_weight_s_sum_mmap_AWCACHE,
    output wire [    0:0] m_axi_weight_s_sum_mmap_AWID,
    output wire [    7:0] m_axi_weight_s_sum_mmap_AWLEN,
    output wire           m_axi_weight_s_sum_mmap_AWLOCK,
    output wire [    2:0] m_axi_weight_s_sum_mmap_AWPROT,
    output wire [    3:0] m_axi_weight_s_sum_mmap_AWQOS,
    input wire            m_axi_weight_s_sum_mmap_AWREADY,
    output wire [    2:0] m_axi_weight_s_sum_mmap_AWSIZE,
    output wire           m_axi_weight_s_sum_mmap_AWVALID,
    input wire  [    0:0] m_axi_weight_s_sum_mmap_BID,
    output wire           m_axi_weight_s_sum_mmap_BREADY,
    input wire  [    1:0] m_axi_weight_s_sum_mmap_BRESP,
    input wire            m_axi_weight_s_sum_mmap_BVALID,
    input wire  [   63:0] m_axi_weight_s_sum_mmap_RDATA,
    input wire  [    0:0] m_axi_weight_s_sum_mmap_RID,
    input wire            m_axi_weight_s_sum_mmap_RLAST,
    output wire           m_axi_weight_s_sum_mmap_RREADY,
    input wire  [    1:0] m_axi_weight_s_sum_mmap_RRESP,
    input wire            m_axi_weight_s_sum_mmap_RVALID,
    output wire [   63:0] m_axi_weight_s_sum_mmap_WDATA,
    output wire           m_axi_weight_s_sum_mmap_WLAST,
    input wire            m_axi_weight_s_sum_mmap_WREADY,
    output wire [    7:0] m_axi_weight_s_sum_mmap_WSTRB,
    output wire           m_axi_weight_s_sum_mmap_WVALID,
    input wire  [    0:0] output_drainer_q_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout,
    input wire  [    0:0] output_stream_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] quant_input_stream_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] quant_layer_r1_ln_iembed_fp32_int4_0_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] quant_output_stream_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] quant_weight_stream_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    6:0] s_axi_control_ARADDR,
    output wire           s_axi_control_ARREADY,
    input wire            s_axi_control_ARVALID,
    input wire  [    6:0] s_axi_control_AWADDR,
    output wire           s_axi_control_AWREADY,
    input wire            s_axi_control_AWVALID,
    input wire            s_axi_control_BREADY,
    output wire [    1:0] s_axi_control_BRESP,
    output wire           s_axi_control_BVALID,
    output wire [   31:0] s_axi_control_RDATA,
    input wire            s_axi_control_RREADY,
    output wire [    1:0] s_axi_control_RRESP,
    output wire           s_axi_control_RVALID,
    input wire  [   31:0] s_axi_control_WDATA,
    output wire           s_axi_control_WREADY,
    input wire  [32'd3:0] s_axi_control_WSTRB,
    input wire            s_axi_control_WVALID,
    input wire  [    0:0] weight_loader_wq_0_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] weight_s_loader_wq_0_ff_0_RS_FF_PP_HEAD_if_dout,
    input wire  [    0:0] weight_s_sum_stream_ff_0_RS_FF_PP_HEAD_if_dout
);

wire            Linear_Layer_i4xi4_q_0___rs_pipelined_ap_rst_n;
wire            Linear_Layer_i4xi4_q_0_ap_done;
wire            Linear_Layer_i4xi4_q_0_ap_idle;
wire            Linear_Layer_i4xi4_q_0_ap_ready;
wire [    64:0] Linear_Layer_i4xi4_q_0_input_stream_peek_dout_1;
wire            Linear_Layer_i4xi4_q_0_input_stream_peek_empty_n_1;
wire            Linear_Layer_i4xi4_q_0_input_stream_peek_read_1;
wire            Linear_Layer_i4xi4_q_0_input_stream_s_read;
wire [   304:0] Linear_Layer_i4xi4_q_0_output_stream_peek_1;
wire [   304:0] Linear_Layer_i4xi4_q_0_output_stream_s_din;
wire            Linear_Layer_i4xi4_q_0_output_stream_s_write;
wire [   128:0] Linear_Layer_i4xi4_q_0_weight_stream_peek_dout_1;
wire            Linear_Layer_i4xi4_q_0_weight_stream_peek_empty_n_1;
wire            Linear_Layer_i4xi4_q_0_weight_stream_peek_read_1;
wire            Linear_Layer_i4xi4_q_0_weight_stream_s_read;
wire            __rs_pt___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_0___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ap_rst_n;
wire [     6:0] __rs_pt_control_s_axi_U_0_control_s_axi_U_ARADDR;
wire            __rs_pt_control_s_axi_U_0_control_s_axi_U_ARREADY;
wire            __rs_pt_control_s_axi_U_0_control_s_axi_U_ARVALID;
wire [     6:0] __rs_pt_control_s_axi_U_1_control_s_axi_U_AWADDR;
wire            __rs_pt_control_s_axi_U_1_control_s_axi_U_AWREADY;
wire            __rs_pt_control_s_axi_U_1_control_s_axi_U_AWVALID;
wire            __rs_pt_control_s_axi_U_2_control_s_axi_U_BREADY;
wire [     1:0] __rs_pt_control_s_axi_U_2_control_s_axi_U_BRESP;
wire            __rs_pt_control_s_axi_U_2_control_s_axi_U_BVALID;
wire [    31:0] __rs_pt_control_s_axi_U_3_control_s_axi_U_RDATA;
wire            __rs_pt_control_s_axi_U_3_control_s_axi_U_RREADY;
wire [     1:0] __rs_pt_control_s_axi_U_3_control_s_axi_U_RRESP;
wire            __rs_pt_control_s_axi_U_3_control_s_axi_U_RVALID;
wire [    31:0] __rs_pt_control_s_axi_U_4_control_s_axi_U_WDATA;
wire            __rs_pt_control_s_axi_U_4_control_s_axi_U_WREADY;
wire [ 32'd3:0] __rs_pt_control_s_axi_U_4_control_s_axi_U_WSTRB;
wire            __rs_pt_control_s_axi_U_4_control_s_axi_U_WVALID;
wire            __rs_pt_control_s_axi_U_5_control_s_axi_U_interrupt;
wire [    63:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARADDR;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARBURST;
wire [     3:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARCACHE;
wire [     0:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARID;
wire [     7:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLEN;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLOCK;
wire [     2:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARPROT;
wire [     3:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARQOS;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREADY;
wire [     2:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARSIZE;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARVALID;
wire [    63:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWADDR;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWBURST;
wire [     3:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWCACHE;
wire [     0:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWID;
wire [     7:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLEN;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLOCK;
wire [     2:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWPROT;
wire [     3:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWQOS;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREADY;
wire [     2:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWSIZE;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWVALID;
wire [     0:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BID;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BREADY;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BRESP;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BVALID;
wire [   511:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RDATA;
wire [     0:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RID;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RLAST;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RREADY;
wire [     1:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RRESP;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RVALID;
wire [   511:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WDATA;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WLAST;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WREADY;
wire [32'd63:0] __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WSTRB;
wire            __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WVALID;
wire [    63:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST;
wire [     3:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE;
wire [     0:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID;
wire [     7:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK;
wire [     2:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT;
wire [     3:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS;
wire            __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY;
wire [     2:0] __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE;
wire            __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID;
wire [    63:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWADDR;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWBURST;
wire [     3:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWCACHE;
wire [     0:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWID;
wire [     7:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLEN;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLOCK;
wire [     2:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWPROT;
wire [     3:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWQOS;
wire            __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWREADY;
wire [     2:0] __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWSIZE;
wire            __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWVALID;
wire [     0:0] __rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BID;
wire            __rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BREADY;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BRESP;
wire            __rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BVALID;
wire [   511:0] __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RDATA;
wire [     0:0] __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RID;
wire            __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RLAST;
wire            __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RREADY;
wire [     1:0] __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RRESP;
wire            __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RVALID;
wire [   511:0] __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WDATA;
wire            __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WLAST;
wire            __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WREADY;
wire [32'd63:0] __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WSTRB;
wire            __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WVALID;
wire [    63:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARADDR;
wire [     1:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARBURST;
wire [     3:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARCACHE;
wire [     0:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARID;
wire [     7:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLEN;
wire [     1:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLOCK;
wire [     2:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARPROT;
wire [     3:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARQOS;
wire            __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARREADY;
wire [     2:0] __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARSIZE;
wire            __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARVALID;
wire [    63:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWADDR;
wire [     1:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWBURST;
wire [     3:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWCACHE;
wire [     0:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWID;
wire [     7:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLEN;
wire [     1:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLOCK;
wire [     2:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWPROT;
wire [     3:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWQOS;
wire            __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWREADY;
wire [     2:0] __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWSIZE;
wire            __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWVALID;
wire [     0:0] __rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BID;
wire            __rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BREADY;
wire [     1:0] __rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BRESP;
wire            __rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BVALID;
wire [   255:0] __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RDATA;
wire [     0:0] __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RID;
wire            __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RLAST;
wire            __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RREADY;
wire [     1:0] __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RRESP;
wire            __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RVALID;
wire [   255:0] __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WDATA;
wire            __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WLAST;
wire            __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WREADY;
wire [32'd31:0] __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WSTRB;
wire            __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WVALID;
wire [    63:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARADDR;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARBURST;
wire [     3:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARCACHE;
wire [     0:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARID;
wire [     7:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLEN;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLOCK;
wire [     2:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARPROT;
wire [     3:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARQOS;
wire            __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREADY;
wire [     2:0] __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARSIZE;
wire            __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARVALID;
wire [    63:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWADDR;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWBURST;
wire [     3:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWCACHE;
wire [     0:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWID;
wire [     7:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLEN;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLOCK;
wire [     2:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWPROT;
wire [     3:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWQOS;
wire            __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREADY;
wire [     2:0] __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWSIZE;
wire            __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWVALID;
wire [     0:0] __rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BID;
wire            __rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BREADY;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BRESP;
wire            __rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BVALID;
wire [    63:0] __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RDATA;
wire [     0:0] __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RID;
wire            __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RLAST;
wire            __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RREADY;
wire [     1:0] __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RRESP;
wire            __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RVALID;
wire [    63:0] __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WDATA;
wire            __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WLAST;
wire            __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WREADY;
wire [ 32'd7:0] __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WSTRB;
wire            __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WVALID;
wire [    31:0] __tapa_fsm_unit_Linear_Layer_i4xi4_q_0___seq_len__q0;
wire            __tapa_fsm_unit_Linear_Layer_i4xi4_q_0__ap_start;
wire            __tapa_fsm_unit_____rs_pipelined_ap_rst_n;
wire            __tapa_fsm_unit_ap_done;
wire            __tapa_fsm_unit_ap_idle;
wire            __tapa_fsm_unit_ap_ready;
wire [    31:0] __tapa_fsm_unit_dequant_layer_q_int_fp32_0___seq_len__q0;
wire            __tapa_fsm_unit_dequant_layer_q_int_fp32_0__ap_start;
wire            __tapa_fsm_unit_global_fsm_ap_done;
wire            __tapa_fsm_unit_global_fsm_ap_start;
wire [    63:0] __tapa_fsm_unit_global_fsm_s_input_mmap_offset;
wire [    63:0] __tapa_fsm_unit_global_fsm_s_output_mmap_offset;
wire [    63:0] __tapa_fsm_unit_global_fsm_s_quant_weight_mmap_offset;
wire [    31:0] __tapa_fsm_unit_global_fsm_s_seq_len;
wire [    63:0] __tapa_fsm_unit_global_fsm_s_weight_s_sum_mmap_offset;
wire [    31:0] __tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0___seq_len__q0;
wire            __tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__ap_start;
wire [    63:0] __tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__mmap_offset_q0;
wire            __tapa_fsm_unit_is_done_Linear_Layer_i4xi4_q_0;
wire            __tapa_fsm_unit_is_done_dequant_layer_q_int_fp32_0;
wire            __tapa_fsm_unit_is_done_input_loader_r1_ln_iembed_fp32_0;
wire            __tapa_fsm_unit_is_done_output_drainer_q_fp32_0;
wire            __tapa_fsm_unit_is_done_quant_layer_r1_ln_iembed_fp32_int4_0;
wire            __tapa_fsm_unit_is_done_weight_loader_wq_0;
wire            __tapa_fsm_unit_is_done_weight_s_loader_wq_0;
wire [    63:0] __tapa_fsm_unit_output_drainer_q_fp32_0___output_mmap_offset__q0;
wire [    31:0] __tapa_fsm_unit_output_drainer_q_fp32_0___seq_len__q0;
wire            __tapa_fsm_unit_output_drainer_q_fp32_0__ap_start;
wire            __tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__ap_start;
wire [    31:0] __tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__seq_len_q0;
wire [    63:0] __tapa_fsm_unit_weight_loader_wq_0___quant_mmap_offset__q0;
wire [    31:0] __tapa_fsm_unit_weight_loader_wq_0___seq_len__q0;
wire            __tapa_fsm_unit_weight_loader_wq_0__ap_start;
wire [    63:0] __tapa_fsm_unit_weight_s_loader_wq_0___s_sum_mmap_offset__q0;
wire [    31:0] __tapa_fsm_unit_weight_s_loader_wq_0___seq_len__q0;
wire            __tapa_fsm_unit_weight_s_loader_wq_0__ap_start;
wire            _ed_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0___rs_pipelined___tapa_fsm_unit_ap_rst_n1aa;
wire            control_s_axi_U___rs_pipelined_ARESET;
wire            control_s_axi_U_ap_start;
wire [    63:0] control_s_axi_U_input_mmap_offset;
wire [    63:0] control_s_axi_U_output_mmap_offset;
wire [    63:0] control_s_axi_U_quant_weight_mmap_offset;
wire [    31:0] control_s_axi_U_seq_len;
wire [    63:0] control_s_axi_U_weight_s_sum_mmap_offset;
wire            dequant_layer_q_int_fp32_0___rs_pipelined_ap_rst_n;
wire            dequant_layer_q_int_fp32_0_ap_done;
wire            dequant_layer_q_int_fp32_0_ap_idle;
wire            dequant_layer_q_int_fp32_0_ap_ready;
wire [    64:0] dequant_layer_q_int_fp32_0_input_s_b_stream_peek_dout_1;
wire            dequant_layer_q_int_fp32_0_input_s_b_stream_peek_empty_n_1;
wire            dequant_layer_q_int_fp32_0_input_s_b_stream_peek_read_1;
wire            dequant_layer_q_int_fp32_0_input_s_b_stream_s_read;
wire [   304:0] dequant_layer_q_int_fp32_0_input_stream_peek_dout_1;
wire            dequant_layer_q_int_fp32_0_input_stream_peek_empty_n_1;
wire            dequant_layer_q_int_fp32_0_input_stream_peek_read_1;
wire            dequant_layer_q_int_fp32_0_input_stream_s_read;
wire [   512:0] dequant_layer_q_int_fp32_0_output_stream_peek_1;
wire [   512:0] dequant_layer_q_int_fp32_0_output_stream_s_din;
wire            dequant_layer_q_int_fp32_0_output_stream_s_write;
wire [    64:0] dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_dout_1;
wire            dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_empty_n_1;
wire            dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_read_1;
wire            dequant_layer_q_int_fp32_0_weight_s_sum_stream_s_read;
wire            input_loader_r1_ln_iembed_fp32_0___rs_pipelined_ap_rst_n;
wire            input_loader_r1_ln_iembed_fp32_0_ap_done;
wire            input_loader_r1_ln_iembed_fp32_0_ap_idle;
wire            input_loader_r1_ln_iembed_fp32_0_ap_ready;
wire [   512:0] input_loader_r1_ln_iembed_fp32_0_input_stream_peek_1;
wire [   512:0] input_loader_r1_ln_iembed_fp32_0_input_stream_s_din;
wire            input_loader_r1_ln_iembed_fp32_0_input_stream_s_write;
wire [     3:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREGION_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARUSER_1;
wire [     3:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREGION_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWUSER_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BUSER_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RUSER_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WID_1;
wire [     0:0] input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WUSER_1;
wire            input_s_b_stream___rs_pipelined_reset;
wire [    64:0] input_s_b_stream_if_dout;
wire            input_s_b_stream_if_empty_n;
wire            input_s_b_stream_if_full_n;
wire            input_stream___rs_pipelined_reset;
wire [   512:0] input_stream_if_dout;
wire            input_stream_if_empty_n;
wire            input_stream_if_full_n;
wire            output_drainer_q_fp32_0___rs_pipelined_ap_rst_n;
wire            output_drainer_q_fp32_0_ap_done;
wire            output_drainer_q_fp32_0_ap_idle;
wire            output_drainer_q_fp32_0_ap_ready;
wire [     3:0] output_drainer_q_fp32_0_m_axi_output_mmap_ARREGION_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_ARUSER_1;
wire [     3:0] output_drainer_q_fp32_0_m_axi_output_mmap_AWREGION_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_AWUSER_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_BUSER_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_RUSER_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_WID_1;
wire [     0:0] output_drainer_q_fp32_0_m_axi_output_mmap_WUSER_1;
wire [   512:0] output_drainer_q_fp32_0_output_stream_peek_dout_1;
wire            output_drainer_q_fp32_0_output_stream_peek_empty_n_1;
wire            output_drainer_q_fp32_0_output_stream_peek_read_1;
wire            output_drainer_q_fp32_0_output_stream_s_read;
wire            output_stream___rs_pipelined_reset;
wire [   512:0] output_stream_if_dout;
wire            output_stream_if_empty_n;
wire            output_stream_if_full_n;
wire            quant_input_stream___rs_pipelined_reset;
wire [    64:0] quant_input_stream_if_dout;
wire            quant_input_stream_if_empty_n;
wire            quant_input_stream_if_full_n;
wire            quant_layer_r1_ln_iembed_fp32_int4_0___rs_pipelined_ap_rst_n;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_ap_done;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_ap_idle;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_ap_ready;
wire [    64:0] quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_peek_1;
wire [    64:0] quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_din;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_write;
wire [   512:0] quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_dout_1;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_empty_n_1;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_read_1;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_s_read;
wire [    64:0] quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_peek_1;
wire [    64:0] quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_din;
wire            quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_write;
wire            quant_output_stream___rs_pipelined_reset;
wire [   304:0] quant_output_stream_if_dout;
wire            quant_output_stream_if_empty_n;
wire            quant_output_stream_if_full_n;
wire            quant_weight_stream___rs_pipelined_reset;
wire [   128:0] quant_weight_stream_if_dout;
wire            quant_weight_stream_if_empty_n;
wire            quant_weight_stream_if_full_n;
wire            weight_loader_wq_0___rs_pipelined_ap_rst_n;
wire            weight_loader_wq_0_ap_done;
wire            weight_loader_wq_0_ap_idle;
wire            weight_loader_wq_0_ap_ready;
wire [     3:0] weight_loader_wq_0_m_axi_weight_mmap_ARREGION_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_ARUSER_1;
wire [     3:0] weight_loader_wq_0_m_axi_weight_mmap_AWREGION_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_AWUSER_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_BUSER_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_RUSER_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_WID_1;
wire [     0:0] weight_loader_wq_0_m_axi_weight_mmap_WUSER_1;
wire [   128:0] weight_loader_wq_0_weight_stream_peek_1;
wire [   128:0] weight_loader_wq_0_weight_stream_s_din;
wire            weight_loader_wq_0_weight_stream_s_write;
wire            weight_s_loader_wq_0___rs_pipelined_ap_rst_n;
wire            weight_s_loader_wq_0_ap_done;
wire            weight_s_loader_wq_0_ap_idle;
wire            weight_s_loader_wq_0_ap_ready;
wire [     3:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREGION_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARUSER_1;
wire [     3:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREGION_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWUSER_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BUSER_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RUSER_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WID_1;
wire [     0:0] weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WUSER_1;
wire [    64:0] weight_s_loader_wq_0_weight_s_sum_stream_peek_1;
wire [    64:0] weight_s_loader_wq_0_weight_s_sum_stream_s_din;
wire            weight_s_loader_wq_0_weight_s_sum_stream_s_write;
wire            weight_s_sum_stream___rs_pipelined_reset;
wire [    64:0] weight_s_sum_stream_if_dout;
wire            weight_s_sum_stream_if_empty_n;
wire            weight_s_sum_stream_if_full_n;



Linear_Layer_i4xi4_q Linear_Layer_i4xi4_q_0 /**   Linear_Layer_i4xi4_q_0/Linear_Layer_i4xi4_q_0   **/ (
    .ap_clk                     (ap_clk),
    .ap_done                    (Linear_Layer_i4xi4_q_0_ap_done),
    .ap_idle                    (Linear_Layer_i4xi4_q_0_ap_idle),
    .ap_ready                   (Linear_Layer_i4xi4_q_0_ap_ready),
    .ap_rst_n                   (Linear_Layer_i4xi4_q_0___rs_pipelined_ap_rst_n),
    .ap_start                   (__tapa_fsm_unit_Linear_Layer_i4xi4_q_0__ap_start),
    .input_stream_peek_dout     (Linear_Layer_i4xi4_q_0_input_stream_peek_dout_1),
    .input_stream_peek_empty_n  (Linear_Layer_i4xi4_q_0_input_stream_peek_empty_n_1),
    .input_stream_peek_read     (Linear_Layer_i4xi4_q_0_input_stream_peek_read_1),
    .input_stream_s_dout        (quant_input_stream_if_dout),
    .input_stream_s_empty_n     (quant_input_stream_if_empty_n),
    .input_stream_s_read        (Linear_Layer_i4xi4_q_0_input_stream_s_read),
    .output_stream_peek         (Linear_Layer_i4xi4_q_0_output_stream_peek_1),
    .output_stream_s_din        (Linear_Layer_i4xi4_q_0_output_stream_s_din),
    .output_stream_s_full_n     (quant_output_stream_if_full_n),
    .output_stream_s_write      (Linear_Layer_i4xi4_q_0_output_stream_s_write),
    .seq_len                    (__tapa_fsm_unit_Linear_Layer_i4xi4_q_0___seq_len__q0),
    .weight_stream_peek_dout    (Linear_Layer_i4xi4_q_0_weight_stream_peek_dout_1),
    .weight_stream_peek_empty_n (Linear_Layer_i4xi4_q_0_weight_stream_peek_empty_n_1),
    .weight_stream_peek_read    (Linear_Layer_i4xi4_q_0_weight_stream_peek_read_1),
    .weight_stream_s_dout       (quant_weight_stream_if_dout),
    .weight_stream_s_empty_n    (quant_weight_stream_if_empty_n),
    .weight_stream_s_read       (Linear_Layer_i4xi4_q_0_weight_stream_s_read)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) Linear_Layer_i4xi4_q_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (Linear_Layer_i4xi4_q_0_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { Linear_Layer_i4xi4_q_0___rs_pipelined_ap_rst_n } ))
);


__merged_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0 __merged_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0__ (
    .Linear_Layer_i4xi4_q_0_ap_done                                   (Linear_Layer_i4xi4_q_0_ap_done),
    .Linear_Layer_i4xi4_q_0_ap_idle                                   (Linear_Layer_i4xi4_q_0_ap_idle),
    .Linear_Layer_i4xi4_q_0_ap_ready                                  (Linear_Layer_i4xi4_q_0_ap_ready),
    .__tapa_fsm_unit_Linear_Layer_i4xi4_q_0___seq_len__q0             (__tapa_fsm_unit_Linear_Layer_i4xi4_q_0___seq_len__q0),
    .__tapa_fsm_unit_Linear_Layer_i4xi4_q_0__ap_start                 (__tapa_fsm_unit_Linear_Layer_i4xi4_q_0__ap_start),
    .__tapa_fsm_unit_ap_rst_n                                         (_ed_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0___rs_pipelined___tapa_fsm_unit_ap_rst_n1aa),
    .__tapa_fsm_unit_dequant_layer_q_int_fp32_0___seq_len__q0         (__tapa_fsm_unit_dequant_layer_q_int_fp32_0___seq_len__q0),
    .__tapa_fsm_unit_dequant_layer_q_int_fp32_0__ap_start             (__tapa_fsm_unit_dequant_layer_q_int_fp32_0__ap_start),
    .__tapa_fsm_unit_global_fsm_ap_done                               (__tapa_fsm_unit_global_fsm_ap_done),
    .__tapa_fsm_unit_global_fsm_ap_start                              (__tapa_fsm_unit_global_fsm_ap_start),
    .__tapa_fsm_unit_global_fsm_s_input_mmap_offset                   (__tapa_fsm_unit_global_fsm_s_input_mmap_offset),
    .__tapa_fsm_unit_global_fsm_s_output_mmap_offset                  (__tapa_fsm_unit_global_fsm_s_output_mmap_offset),
    .__tapa_fsm_unit_global_fsm_s_quant_weight_mmap_offset            (__tapa_fsm_unit_global_fsm_s_quant_weight_mmap_offset),
    .__tapa_fsm_unit_global_fsm_s_seq_len                             (__tapa_fsm_unit_global_fsm_s_seq_len),
    .__tapa_fsm_unit_global_fsm_s_weight_s_sum_mmap_offset            (__tapa_fsm_unit_global_fsm_s_weight_s_sum_mmap_offset),
    .__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0___seq_len__q0   (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0___seq_len__q0),
    .__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__ap_start       (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__ap_start),
    .__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__mmap_offset_q0 (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__mmap_offset_q0),
    .__tapa_fsm_unit_is_done_Linear_Layer_i4xi4_q_0                   (__tapa_fsm_unit_is_done_Linear_Layer_i4xi4_q_0),
    .__tapa_fsm_unit_is_done_dequant_layer_q_int_fp32_0               (__tapa_fsm_unit_is_done_dequant_layer_q_int_fp32_0),
    .__tapa_fsm_unit_is_done_input_loader_r1_ln_iembed_fp32_0         (__tapa_fsm_unit_is_done_input_loader_r1_ln_iembed_fp32_0),
    .__tapa_fsm_unit_is_done_output_drainer_q_fp32_0                  (__tapa_fsm_unit_is_done_output_drainer_q_fp32_0),
    .__tapa_fsm_unit_is_done_quant_layer_r1_ln_iembed_fp32_int4_0     (__tapa_fsm_unit_is_done_quant_layer_r1_ln_iembed_fp32_int4_0),
    .__tapa_fsm_unit_is_done_weight_loader_wq_0                       (__tapa_fsm_unit_is_done_weight_loader_wq_0),
    .__tapa_fsm_unit_is_done_weight_s_loader_wq_0                     (__tapa_fsm_unit_is_done_weight_s_loader_wq_0),
    .__tapa_fsm_unit_output_drainer_q_fp32_0___output_mmap_offset__q0 (__tapa_fsm_unit_output_drainer_q_fp32_0___output_mmap_offset__q0),
    .__tapa_fsm_unit_output_drainer_q_fp32_0___seq_len__q0            (__tapa_fsm_unit_output_drainer_q_fp32_0___seq_len__q0),
    .__tapa_fsm_unit_output_drainer_q_fp32_0__ap_start                (__tapa_fsm_unit_output_drainer_q_fp32_0__ap_start),
    .__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__ap_start   (__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__ap_start),
    .__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__seq_len_q0 (__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__seq_len_q0),
    .__tapa_fsm_unit_weight_loader_wq_0___quant_mmap_offset__q0       (__tapa_fsm_unit_weight_loader_wq_0___quant_mmap_offset__q0),
    .__tapa_fsm_unit_weight_loader_wq_0___seq_len__q0                 (__tapa_fsm_unit_weight_loader_wq_0___seq_len__q0),
    .__tapa_fsm_unit_weight_loader_wq_0__ap_start                     (__tapa_fsm_unit_weight_loader_wq_0__ap_start),
    .__tapa_fsm_unit_weight_s_loader_wq_0___s_sum_mmap_offset__q0     (__tapa_fsm_unit_weight_s_loader_wq_0___s_sum_mmap_offset__q0),
    .__tapa_fsm_unit_weight_s_loader_wq_0___seq_len__q0               (__tapa_fsm_unit_weight_s_loader_wq_0___seq_len__q0),
    .__tapa_fsm_unit_weight_s_loader_wq_0__ap_start                   (__tapa_fsm_unit_weight_s_loader_wq_0__ap_start),
    .ap_clk                                                           (ap_clk),
    .dequant_layer_q_int_fp32_0_ap_done                               (dequant_layer_q_int_fp32_0_ap_done),
    .dequant_layer_q_int_fp32_0_ap_idle                               (dequant_layer_q_int_fp32_0_ap_idle),
    .dequant_layer_q_int_fp32_0_ap_ready                              (dequant_layer_q_int_fp32_0_ap_ready),
    .input_loader_r1_ln_iembed_fp32_0_ap_done                         (input_loader_r1_ln_iembed_fp32_0_ap_done),
    .input_loader_r1_ln_iembed_fp32_0_ap_idle                         (input_loader_r1_ln_iembed_fp32_0_ap_idle),
    .input_loader_r1_ln_iembed_fp32_0_ap_ready                        (input_loader_r1_ln_iembed_fp32_0_ap_ready),
    .output_drainer_q_fp32_0_ap_done                                  (output_drainer_q_fp32_0_ap_done),
    .output_drainer_q_fp32_0_ap_idle                                  (output_drainer_q_fp32_0_ap_idle),
    .output_drainer_q_fp32_0_ap_ready                                 (output_drainer_q_fp32_0_ap_ready),
    .quant_layer_r1_ln_iembed_fp32_int4_0_ap_done                     (quant_layer_r1_ln_iembed_fp32_int4_0_ap_done),
    .quant_layer_r1_ln_iembed_fp32_int4_0_ap_idle                     (quant_layer_r1_ln_iembed_fp32_int4_0_ap_idle),
    .quant_layer_r1_ln_iembed_fp32_int4_0_ap_ready                    (quant_layer_r1_ln_iembed_fp32_int4_0_ap_ready),
    .weight_loader_wq_0_ap_done                                       (weight_loader_wq_0_ap_done),
    .weight_loader_wq_0_ap_idle                                       (weight_loader_wq_0_ap_idle),
    .weight_loader_wq_0_ap_ready                                      (weight_loader_wq_0_ap_ready),
    .weight_s_loader_wq_0_ap_done                                     (weight_s_loader_wq_0_ap_done),
    .weight_s_loader_wq_0_ap_idle                                     (weight_s_loader_wq_0_ap_idle),
    .weight_s_loader_wq_0_ap_ready                                    (weight_s_loader_wq_0_ap_ready)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) __merged_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (__merged_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { _ed_task_fsm_SLOT_X0Y0_TO_SLOT_X0Y0_0___rs_pipelined___tapa_fsm_unit_ap_rst_n1aa } ))
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) __rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ff_0_RS_FF_PP_HEAD /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (( { __rs_pt___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_0___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ap_rst_n } )),
    .if_dout (_antWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ff_0_RS_FF_PP_HEAD_if_dout002)
);


__rs_pt___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_0 #(
    .C_S_AXI_CONTROL_ADDR_WIDTH  (7),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (32'd4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (32'd4)
) __rs_pt___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_ap_rst_n (__rs_pt___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_0___rs_QuantWrapper_Linear_Layer_q_tb_aux_split_aux_1_inst_ap_rst_n),
    .ap_clk           (ap_clk),
    .ap_rst_n         (ap_rst_n)
);


__rs_pt_control_s_axi_U_0 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_0_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK            (ap_clk),
    .ARADDR          (s_axi_control_ARADDR),
    .ARREADY         (s_axi_control_ARREADY),
    .ARVALID         (s_axi_control_ARVALID),
    .__rs_pt_ARADDR  (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARADDR),
    .__rs_pt_ARREADY (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARREADY),
    .__rs_pt_ARVALID (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARVALID)
);


__rs_pt_control_s_axi_U_1 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_1_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK            (ap_clk),
    .AWADDR          (s_axi_control_AWADDR),
    .AWREADY         (s_axi_control_AWREADY),
    .AWVALID         (s_axi_control_AWVALID),
    .__rs_pt_AWADDR  (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWADDR),
    .__rs_pt_AWREADY (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWREADY),
    .__rs_pt_AWVALID (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWVALID)
);


__rs_pt_control_s_axi_U_2 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_2_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK           (ap_clk),
    .BREADY         (s_axi_control_BREADY),
    .BRESP          (s_axi_control_BRESP),
    .BVALID         (s_axi_control_BVALID),
    .__rs_pt_BREADY (__rs_pt_control_s_axi_U_2_control_s_axi_U_BREADY),
    .__rs_pt_BRESP  (__rs_pt_control_s_axi_U_2_control_s_axi_U_BRESP),
    .__rs_pt_BVALID (__rs_pt_control_s_axi_U_2_control_s_axi_U_BVALID)
);


__rs_pt_control_s_axi_U_3 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_3_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK           (ap_clk),
    .RDATA          (s_axi_control_RDATA),
    .RREADY         (s_axi_control_RREADY),
    .RRESP          (s_axi_control_RRESP),
    .RVALID         (s_axi_control_RVALID),
    .__rs_pt_RDATA  (__rs_pt_control_s_axi_U_3_control_s_axi_U_RDATA),
    .__rs_pt_RREADY (__rs_pt_control_s_axi_U_3_control_s_axi_U_RREADY),
    .__rs_pt_RRESP  (__rs_pt_control_s_axi_U_3_control_s_axi_U_RRESP),
    .__rs_pt_RVALID (__rs_pt_control_s_axi_U_3_control_s_axi_U_RVALID)
);


__rs_pt_control_s_axi_U_4 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_4_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK           (ap_clk),
    .WDATA          (s_axi_control_WDATA),
    .WREADY         (s_axi_control_WREADY),
    .WSTRB          (s_axi_control_WSTRB),
    .WVALID         (s_axi_control_WVALID),
    .__rs_pt_WDATA  (__rs_pt_control_s_axi_U_4_control_s_axi_U_WDATA),
    .__rs_pt_WREADY (__rs_pt_control_s_axi_U_4_control_s_axi_U_WREADY),
    .__rs_pt_WSTRB  (__rs_pt_control_s_axi_U_4_control_s_axi_U_WSTRB),
    .__rs_pt_WVALID (__rs_pt_control_s_axi_U_4_control_s_axi_U_WVALID)
);


__rs_pt_control_s_axi_U_5 #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) __rs_pt_control_s_axi_U_5_control_s_axi_U_inst /**   Generated by RapidStream   **/ (
    .ACLK              (ap_clk),
    .__rs_pt_interrupt (__rs_pt_control_s_axi_U_5_control_s_axi_U_interrupt),
    .interrupt         (interrupt)
);


__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_inst __rs_pt_input_loader_r1_ln_iembed_fp32_0_0_r1_ln_fp32_0_inst_0 (
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARADDR  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARADDR),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARBURST (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARBURST),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARCACHE (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARCACHE),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARID    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARID),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLEN   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLEN),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLOCK  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLOCK),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARPROT  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARPROT),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARQOS   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARQOS),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREADY (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREADY),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARSIZE  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARSIZE),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARVALID (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARVALID),
    .ap_clk                                                                                               (ap_clk),
    .m_axi_input_mmap_ARADDR                                                                              (m_axi_input_mmap_ARADDR),
    .m_axi_input_mmap_ARBURST                                                                             (m_axi_input_mmap_ARBURST),
    .m_axi_input_mmap_ARCACHE                                                                             (m_axi_input_mmap_ARCACHE),
    .m_axi_input_mmap_ARID                                                                                (m_axi_input_mmap_ARID),
    .m_axi_input_mmap_ARLEN                                                                               (m_axi_input_mmap_ARLEN),
    .m_axi_input_mmap_ARLOCK                                                                              (m_axi_input_mmap_ARLOCK),
    .m_axi_input_mmap_ARPROT                                                                              (m_axi_input_mmap_ARPROT),
    .m_axi_input_mmap_ARQOS                                                                               (m_axi_input_mmap_ARQOS),
    .m_axi_input_mmap_ARREADY                                                                             (m_axi_input_mmap_ARREADY),
    .m_axi_input_mmap_ARSIZE                                                                              (m_axi_input_mmap_ARSIZE),
    .m_axi_input_mmap_ARVALID                                                                             (m_axi_input_mmap_ARVALID)
);


__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_inst __rs_pt_input_loader_r1_ln_iembed_fp32_0_1_r1_ln_fp32_0_inst_0 (
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWADDR  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWADDR),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWBURST (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWBURST),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWCACHE (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWCACHE),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWID    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWID),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLEN   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLEN),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLOCK  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLOCK),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWPROT  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWPROT),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWQOS   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWQOS),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREADY (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREADY),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWSIZE  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWSIZE),
    .__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWVALID (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWVALID),
    .ap_clk                                                                                               (ap_clk),
    .m_axi_input_mmap_AWADDR                                                                              (m_axi_input_mmap_AWADDR),
    .m_axi_input_mmap_AWBURST                                                                             (m_axi_input_mmap_AWBURST),
    .m_axi_input_mmap_AWCACHE                                                                             (m_axi_input_mmap_AWCACHE),
    .m_axi_input_mmap_AWID                                                                                (m_axi_input_mmap_AWID),
    .m_axi_input_mmap_AWLEN                                                                               (m_axi_input_mmap_AWLEN),
    .m_axi_input_mmap_AWLOCK                                                                              (m_axi_input_mmap_AWLOCK),
    .m_axi_input_mmap_AWPROT                                                                              (m_axi_input_mmap_AWPROT),
    .m_axi_input_mmap_AWQOS                                                                               (m_axi_input_mmap_AWQOS),
    .m_axi_input_mmap_AWREADY                                                                             (m_axi_input_mmap_AWREADY),
    .m_axi_input_mmap_AWSIZE                                                                              (m_axi_input_mmap_AWSIZE),
    .m_axi_input_mmap_AWVALID                                                                             (m_axi_input_mmap_AWVALID)
);


__rs_pt_input_loader_r1_ln_iembed_fp32_0_2 __rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_input_mmap_BID    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BID),
    .__rs_pt_m_axi_input_mmap_BREADY (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BREADY),
    .__rs_pt_m_axi_input_mmap_BRESP  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BRESP),
    .__rs_pt_m_axi_input_mmap_BVALID (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BVALID),
    .ap_clk                          (ap_clk),
    .m_axi_input_mmap_BID            (m_axi_input_mmap_BID),
    .m_axi_input_mmap_BREADY         (m_axi_input_mmap_BREADY),
    .m_axi_input_mmap_BRESP          (m_axi_input_mmap_BRESP),
    .m_axi_input_mmap_BVALID         (m_axi_input_mmap_BVALID)
);


__rs_pt_input_loader_r1_ln_iembed_fp32_0_3 __rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_input_mmap_RDATA  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RDATA),
    .__rs_pt_m_axi_input_mmap_RID    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RID),
    .__rs_pt_m_axi_input_mmap_RLAST  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RLAST),
    .__rs_pt_m_axi_input_mmap_RREADY (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RREADY),
    .__rs_pt_m_axi_input_mmap_RRESP  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RRESP),
    .__rs_pt_m_axi_input_mmap_RVALID (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RVALID),
    .ap_clk                          (ap_clk),
    .m_axi_input_mmap_RDATA          (m_axi_input_mmap_RDATA),
    .m_axi_input_mmap_RID            (m_axi_input_mmap_RID),
    .m_axi_input_mmap_RLAST          (m_axi_input_mmap_RLAST),
    .m_axi_input_mmap_RREADY         (m_axi_input_mmap_RREADY),
    .m_axi_input_mmap_RRESP          (m_axi_input_mmap_RRESP),
    .m_axi_input_mmap_RVALID         (m_axi_input_mmap_RVALID)
);


__rs_pt_input_loader_r1_ln_iembed_fp32_0_4 __rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_input_mmap_WDATA  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WDATA),
    .__rs_pt_m_axi_input_mmap_WLAST  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WLAST),
    .__rs_pt_m_axi_input_mmap_WREADY (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WREADY),
    .__rs_pt_m_axi_input_mmap_WSTRB  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WSTRB),
    .__rs_pt_m_axi_input_mmap_WVALID (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WVALID),
    .ap_clk                          (ap_clk),
    .m_axi_input_mmap_WDATA          (m_axi_input_mmap_WDATA),
    .m_axi_input_mmap_WLAST          (m_axi_input_mmap_WLAST),
    .m_axi_input_mmap_WREADY         (m_axi_input_mmap_WREADY),
    .m_axi_input_mmap_WSTRB          (m_axi_input_mmap_WSTRB),
    .m_axi_input_mmap_WVALID         (m_axi_input_mmap_WVALID)
);


__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_inst __rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_inst_0 (
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID    (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE),
    .__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID),
    .ap_clk                                                                              (ap_clk),
    .m_axi_output_mmap_ARADDR                                                            (m_axi_output_mmap_ARADDR),
    .m_axi_output_mmap_ARBURST                                                           (m_axi_output_mmap_ARBURST),
    .m_axi_output_mmap_ARCACHE                                                           (m_axi_output_mmap_ARCACHE),
    .m_axi_output_mmap_ARID                                                              (m_axi_output_mmap_ARID),
    .m_axi_output_mmap_ARLEN                                                             (m_axi_output_mmap_ARLEN),
    .m_axi_output_mmap_ARLOCK                                                            (m_axi_output_mmap_ARLOCK),
    .m_axi_output_mmap_ARPROT                                                            (m_axi_output_mmap_ARPROT),
    .m_axi_output_mmap_ARQOS                                                             (m_axi_output_mmap_ARQOS),
    .m_axi_output_mmap_ARREADY                                                           (m_axi_output_mmap_ARREADY),
    .m_axi_output_mmap_ARSIZE                                                            (m_axi_output_mmap_ARSIZE),
    .m_axi_output_mmap_ARVALID                                                           (m_axi_output_mmap_ARVALID)
);


__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_inst __rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_inst_0 (
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWADDR  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWADDR),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWBURST (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWBURST),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWCACHE (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWCACHE),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWID    (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWID),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLEN   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLEN),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLOCK  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLOCK),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWPROT  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWPROT),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWQOS   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWQOS),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWREADY (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWREADY),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWSIZE  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWSIZE),
    .__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWVALID (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWVALID),
    .ap_clk                                                                              (ap_clk),
    .m_axi_output_mmap_AWADDR                                                            (m_axi_output_mmap_AWADDR),
    .m_axi_output_mmap_AWBURST                                                           (m_axi_output_mmap_AWBURST),
    .m_axi_output_mmap_AWCACHE                                                           (m_axi_output_mmap_AWCACHE),
    .m_axi_output_mmap_AWID                                                              (m_axi_output_mmap_AWID),
    .m_axi_output_mmap_AWLEN                                                             (m_axi_output_mmap_AWLEN),
    .m_axi_output_mmap_AWLOCK                                                            (m_axi_output_mmap_AWLOCK),
    .m_axi_output_mmap_AWPROT                                                            (m_axi_output_mmap_AWPROT),
    .m_axi_output_mmap_AWQOS                                                             (m_axi_output_mmap_AWQOS),
    .m_axi_output_mmap_AWREADY                                                           (m_axi_output_mmap_AWREADY),
    .m_axi_output_mmap_AWSIZE                                                            (m_axi_output_mmap_AWSIZE),
    .m_axi_output_mmap_AWVALID                                                           (m_axi_output_mmap_AWVALID)
);


__rs_pt_output_drainer_q_fp32_0_2 __rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_output_mmap_BID    (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BID),
    .__rs_pt_m_axi_output_mmap_BREADY (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BREADY),
    .__rs_pt_m_axi_output_mmap_BRESP  (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BRESP),
    .__rs_pt_m_axi_output_mmap_BVALID (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BVALID),
    .ap_clk                           (ap_clk),
    .m_axi_output_mmap_BID            (m_axi_output_mmap_BID),
    .m_axi_output_mmap_BREADY         (m_axi_output_mmap_BREADY),
    .m_axi_output_mmap_BRESP          (m_axi_output_mmap_BRESP),
    .m_axi_output_mmap_BVALID         (m_axi_output_mmap_BVALID)
);


__rs_pt_output_drainer_q_fp32_0_3 __rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_output_mmap_RDATA  (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RDATA),
    .__rs_pt_m_axi_output_mmap_RID    (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RID),
    .__rs_pt_m_axi_output_mmap_RLAST  (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RLAST),
    .__rs_pt_m_axi_output_mmap_RREADY (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RREADY),
    .__rs_pt_m_axi_output_mmap_RRESP  (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RRESP),
    .__rs_pt_m_axi_output_mmap_RVALID (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RVALID),
    .ap_clk                           (ap_clk),
    .m_axi_output_mmap_RDATA          (m_axi_output_mmap_RDATA),
    .m_axi_output_mmap_RID            (m_axi_output_mmap_RID),
    .m_axi_output_mmap_RLAST          (m_axi_output_mmap_RLAST),
    .m_axi_output_mmap_RREADY         (m_axi_output_mmap_RREADY),
    .m_axi_output_mmap_RRESP          (m_axi_output_mmap_RRESP),
    .m_axi_output_mmap_RVALID         (m_axi_output_mmap_RVALID)
);


__rs_pt_output_drainer_q_fp32_0_4 __rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_output_mmap_WDATA  (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WDATA),
    .__rs_pt_m_axi_output_mmap_WLAST  (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WLAST),
    .__rs_pt_m_axi_output_mmap_WREADY (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WREADY),
    .__rs_pt_m_axi_output_mmap_WSTRB  (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WSTRB),
    .__rs_pt_m_axi_output_mmap_WVALID (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WVALID),
    .ap_clk                           (ap_clk),
    .m_axi_output_mmap_WDATA          (m_axi_output_mmap_WDATA),
    .m_axi_output_mmap_WLAST          (m_axi_output_mmap_WLAST),
    .m_axi_output_mmap_WREADY         (m_axi_output_mmap_WREADY),
    .m_axi_output_mmap_WSTRB          (m_axi_output_mmap_WSTRB),
    .m_axi_output_mmap_WVALID         (m_axi_output_mmap_WVALID)
);


__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_inst __rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_inst_0 (
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARADDR  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARADDR),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARBURST (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARBURST),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARCACHE (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARCACHE),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARID    (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARID),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLEN   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLEN),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLOCK  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLOCK),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARPROT  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARPROT),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARQOS   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARQOS),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARREADY (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARREADY),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARSIZE  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARSIZE),
    .__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARVALID (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARVALID),
    .ap_clk                                                                    (ap_clk),
    .m_axi_quant_weight_mmap_ARADDR                                            (m_axi_quant_weight_mmap_ARADDR),
    .m_axi_quant_weight_mmap_ARBURST                                           (m_axi_quant_weight_mmap_ARBURST),
    .m_axi_quant_weight_mmap_ARCACHE                                           (m_axi_quant_weight_mmap_ARCACHE),
    .m_axi_quant_weight_mmap_ARID                                              (m_axi_quant_weight_mmap_ARID),
    .m_axi_quant_weight_mmap_ARLEN                                             (m_axi_quant_weight_mmap_ARLEN),
    .m_axi_quant_weight_mmap_ARLOCK                                            (m_axi_quant_weight_mmap_ARLOCK),
    .m_axi_quant_weight_mmap_ARPROT                                            (m_axi_quant_weight_mmap_ARPROT),
    .m_axi_quant_weight_mmap_ARQOS                                             (m_axi_quant_weight_mmap_ARQOS),
    .m_axi_quant_weight_mmap_ARREADY                                           (m_axi_quant_weight_mmap_ARREADY),
    .m_axi_quant_weight_mmap_ARSIZE                                            (m_axi_quant_weight_mmap_ARSIZE),
    .m_axi_quant_weight_mmap_ARVALID                                           (m_axi_quant_weight_mmap_ARVALID)
);


__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_inst __rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_inst_0 (
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWADDR  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWADDR),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWBURST (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWBURST),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWCACHE (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWCACHE),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWID    (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWID),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLEN   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLEN),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLOCK  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLOCK),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWPROT  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWPROT),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWQOS   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWQOS),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWREADY (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWREADY),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWSIZE  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWSIZE),
    .__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWVALID (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWVALID),
    .ap_clk                                                                    (ap_clk),
    .m_axi_quant_weight_mmap_AWADDR                                            (m_axi_quant_weight_mmap_AWADDR),
    .m_axi_quant_weight_mmap_AWBURST                                           (m_axi_quant_weight_mmap_AWBURST),
    .m_axi_quant_weight_mmap_AWCACHE                                           (m_axi_quant_weight_mmap_AWCACHE),
    .m_axi_quant_weight_mmap_AWID                                              (m_axi_quant_weight_mmap_AWID),
    .m_axi_quant_weight_mmap_AWLEN                                             (m_axi_quant_weight_mmap_AWLEN),
    .m_axi_quant_weight_mmap_AWLOCK                                            (m_axi_quant_weight_mmap_AWLOCK),
    .m_axi_quant_weight_mmap_AWPROT                                            (m_axi_quant_weight_mmap_AWPROT),
    .m_axi_quant_weight_mmap_AWQOS                                             (m_axi_quant_weight_mmap_AWQOS),
    .m_axi_quant_weight_mmap_AWREADY                                           (m_axi_quant_weight_mmap_AWREADY),
    .m_axi_quant_weight_mmap_AWSIZE                                            (m_axi_quant_weight_mmap_AWSIZE),
    .m_axi_quant_weight_mmap_AWVALID                                           (m_axi_quant_weight_mmap_AWVALID)
);


__rs_pt_weight_loader_wq_0_2 __rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_mmap_BID    (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BID),
    .__rs_pt_m_axi_weight_mmap_BREADY (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BREADY),
    .__rs_pt_m_axi_weight_mmap_BRESP  (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BRESP),
    .__rs_pt_m_axi_weight_mmap_BVALID (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BVALID),
    .ap_clk                           (ap_clk),
    .m_axi_weight_mmap_BID            (m_axi_quant_weight_mmap_BID),
    .m_axi_weight_mmap_BREADY         (m_axi_quant_weight_mmap_BREADY),
    .m_axi_weight_mmap_BRESP          (m_axi_quant_weight_mmap_BRESP),
    .m_axi_weight_mmap_BVALID         (m_axi_quant_weight_mmap_BVALID)
);


__rs_pt_weight_loader_wq_0_3 __rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_mmap_RDATA  (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RDATA),
    .__rs_pt_m_axi_weight_mmap_RID    (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RID),
    .__rs_pt_m_axi_weight_mmap_RLAST  (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RLAST),
    .__rs_pt_m_axi_weight_mmap_RREADY (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RREADY),
    .__rs_pt_m_axi_weight_mmap_RRESP  (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RRESP),
    .__rs_pt_m_axi_weight_mmap_RVALID (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RVALID),
    .ap_clk                           (ap_clk),
    .m_axi_weight_mmap_RDATA          (m_axi_quant_weight_mmap_RDATA),
    .m_axi_weight_mmap_RID            (m_axi_quant_weight_mmap_RID),
    .m_axi_weight_mmap_RLAST          (m_axi_quant_weight_mmap_RLAST),
    .m_axi_weight_mmap_RREADY         (m_axi_quant_weight_mmap_RREADY),
    .m_axi_weight_mmap_RRESP          (m_axi_quant_weight_mmap_RRESP),
    .m_axi_weight_mmap_RVALID         (m_axi_quant_weight_mmap_RVALID)
);


__rs_pt_weight_loader_wq_0_4 __rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_mmap_WDATA  (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WDATA),
    .__rs_pt_m_axi_weight_mmap_WLAST  (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WLAST),
    .__rs_pt_m_axi_weight_mmap_WREADY (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WREADY),
    .__rs_pt_m_axi_weight_mmap_WSTRB  (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WSTRB),
    .__rs_pt_m_axi_weight_mmap_WVALID (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WVALID),
    .ap_clk                           (ap_clk),
    .m_axi_weight_mmap_WDATA          (m_axi_quant_weight_mmap_WDATA),
    .m_axi_weight_mmap_WLAST          (m_axi_quant_weight_mmap_WLAST),
    .m_axi_weight_mmap_WREADY         (m_axi_quant_weight_mmap_WREADY),
    .m_axi_weight_mmap_WSTRB          (m_axi_quant_weight_mmap_WSTRB),
    .m_axi_weight_mmap_WVALID         (m_axi_quant_weight_mmap_WVALID)
);


__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_inst __rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_inst_0 (
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARADDR  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARADDR),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARBURST (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARBURST),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARCACHE (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARCACHE),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARID    (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARID),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLEN   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLEN),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLOCK  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLOCK),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARPROT  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARPROT),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARQOS   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARQOS),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREADY (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREADY),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARSIZE  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARSIZE),
    .__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARVALID (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARVALID),
    .ap_clk                                                                              (ap_clk),
    .m_axi_weight_s_sum_mmap_ARADDR                                                      (m_axi_weight_s_sum_mmap_ARADDR),
    .m_axi_weight_s_sum_mmap_ARBURST                                                     (m_axi_weight_s_sum_mmap_ARBURST),
    .m_axi_weight_s_sum_mmap_ARCACHE                                                     (m_axi_weight_s_sum_mmap_ARCACHE),
    .m_axi_weight_s_sum_mmap_ARID                                                        (m_axi_weight_s_sum_mmap_ARID),
    .m_axi_weight_s_sum_mmap_ARLEN                                                       (m_axi_weight_s_sum_mmap_ARLEN),
    .m_axi_weight_s_sum_mmap_ARLOCK                                                      (m_axi_weight_s_sum_mmap_ARLOCK),
    .m_axi_weight_s_sum_mmap_ARPROT                                                      (m_axi_weight_s_sum_mmap_ARPROT),
    .m_axi_weight_s_sum_mmap_ARQOS                                                       (m_axi_weight_s_sum_mmap_ARQOS),
    .m_axi_weight_s_sum_mmap_ARREADY                                                     (m_axi_weight_s_sum_mmap_ARREADY),
    .m_axi_weight_s_sum_mmap_ARSIZE                                                      (m_axi_weight_s_sum_mmap_ARSIZE),
    .m_axi_weight_s_sum_mmap_ARVALID                                                     (m_axi_weight_s_sum_mmap_ARVALID)
);


__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_inst __rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_inst_0 (
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWADDR  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWADDR),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWBURST (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWBURST),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWCACHE (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWCACHE),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWID    (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWID),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLEN   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLEN),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLOCK  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLOCK),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWPROT  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWPROT),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWQOS   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWQOS),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREADY (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREADY),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWSIZE  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWSIZE),
    .__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWVALID (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWVALID),
    .ap_clk                                                                              (ap_clk),
    .m_axi_weight_s_sum_mmap_AWADDR                                                      (m_axi_weight_s_sum_mmap_AWADDR),
    .m_axi_weight_s_sum_mmap_AWBURST                                                     (m_axi_weight_s_sum_mmap_AWBURST),
    .m_axi_weight_s_sum_mmap_AWCACHE                                                     (m_axi_weight_s_sum_mmap_AWCACHE),
    .m_axi_weight_s_sum_mmap_AWID                                                        (m_axi_weight_s_sum_mmap_AWID),
    .m_axi_weight_s_sum_mmap_AWLEN                                                       (m_axi_weight_s_sum_mmap_AWLEN),
    .m_axi_weight_s_sum_mmap_AWLOCK                                                      (m_axi_weight_s_sum_mmap_AWLOCK),
    .m_axi_weight_s_sum_mmap_AWPROT                                                      (m_axi_weight_s_sum_mmap_AWPROT),
    .m_axi_weight_s_sum_mmap_AWQOS                                                       (m_axi_weight_s_sum_mmap_AWQOS),
    .m_axi_weight_s_sum_mmap_AWREADY                                                     (m_axi_weight_s_sum_mmap_AWREADY),
    .m_axi_weight_s_sum_mmap_AWSIZE                                                      (m_axi_weight_s_sum_mmap_AWSIZE),
    .m_axi_weight_s_sum_mmap_AWVALID                                                     (m_axi_weight_s_sum_mmap_AWVALID)
);


__rs_pt_weight_s_loader_wq_0_2 __rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_s_sum_mmap_BID    (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BID),
    .__rs_pt_m_axi_weight_s_sum_mmap_BREADY (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BREADY),
    .__rs_pt_m_axi_weight_s_sum_mmap_BRESP  (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BRESP),
    .__rs_pt_m_axi_weight_s_sum_mmap_BVALID (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BVALID),
    .ap_clk                                 (ap_clk),
    .m_axi_weight_s_sum_mmap_BID            (m_axi_weight_s_sum_mmap_BID),
    .m_axi_weight_s_sum_mmap_BREADY         (m_axi_weight_s_sum_mmap_BREADY),
    .m_axi_weight_s_sum_mmap_BRESP          (m_axi_weight_s_sum_mmap_BRESP),
    .m_axi_weight_s_sum_mmap_BVALID         (m_axi_weight_s_sum_mmap_BVALID)
);


__rs_pt_weight_s_loader_wq_0_3 __rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_s_sum_mmap_RDATA  (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RDATA),
    .__rs_pt_m_axi_weight_s_sum_mmap_RID    (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RID),
    .__rs_pt_m_axi_weight_s_sum_mmap_RLAST  (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RLAST),
    .__rs_pt_m_axi_weight_s_sum_mmap_RREADY (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RREADY),
    .__rs_pt_m_axi_weight_s_sum_mmap_RRESP  (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RRESP),
    .__rs_pt_m_axi_weight_s_sum_mmap_RVALID (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RVALID),
    .ap_clk                                 (ap_clk),
    .m_axi_weight_s_sum_mmap_RDATA          (m_axi_weight_s_sum_mmap_RDATA),
    .m_axi_weight_s_sum_mmap_RID            (m_axi_weight_s_sum_mmap_RID),
    .m_axi_weight_s_sum_mmap_RLAST          (m_axi_weight_s_sum_mmap_RLAST),
    .m_axi_weight_s_sum_mmap_RREADY         (m_axi_weight_s_sum_mmap_RREADY),
    .m_axi_weight_s_sum_mmap_RRESP          (m_axi_weight_s_sum_mmap_RRESP),
    .m_axi_weight_s_sum_mmap_RVALID         (m_axi_weight_s_sum_mmap_RVALID)
);


__rs_pt_weight_s_loader_wq_0_4 __rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_inst /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_weight_s_sum_mmap_WDATA  (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WDATA),
    .__rs_pt_m_axi_weight_s_sum_mmap_WLAST  (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WLAST),
    .__rs_pt_m_axi_weight_s_sum_mmap_WREADY (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WREADY),
    .__rs_pt_m_axi_weight_s_sum_mmap_WSTRB  (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WSTRB),
    .__rs_pt_m_axi_weight_s_sum_mmap_WVALID (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WVALID),
    .ap_clk                                 (ap_clk),
    .m_axi_weight_s_sum_mmap_WDATA          (m_axi_weight_s_sum_mmap_WDATA),
    .m_axi_weight_s_sum_mmap_WLAST          (m_axi_weight_s_sum_mmap_WLAST),
    .m_axi_weight_s_sum_mmap_WREADY         (m_axi_weight_s_sum_mmap_WREADY),
    .m_axi_weight_s_sum_mmap_WSTRB          (m_axi_weight_s_sum_mmap_WSTRB),
    .m_axi_weight_s_sum_mmap_WVALID         (m_axi_weight_s_sum_mmap_WVALID)
);


__global_fsm_QuantWrapper_Linear_Layer_q_tb_fsm __tapa_fsm_unit____ /**   Generated by RapidStream   **/ (
    .ap_clk                                       (ap_clk),
    .ap_done                                      (__tapa_fsm_unit_ap_done),
    .ap_idle                                      (__tapa_fsm_unit_ap_idle),
    .ap_ready                                     (__tapa_fsm_unit_ap_ready),
    .ap_rst_n                                     (__tapa_fsm_unit_____rs_pipelined_ap_rst_n),
    .ap_start                                     (control_s_axi_U_ap_start),
    .global_fsm_ap_done                           (__tapa_fsm_unit_global_fsm_ap_done),
    .global_fsm_ap_start                          (__tapa_fsm_unit_global_fsm_ap_start),
    .global_fsm_s_input_mmap_offset               (__tapa_fsm_unit_global_fsm_s_input_mmap_offset),
    .global_fsm_s_output_mmap_offset              (__tapa_fsm_unit_global_fsm_s_output_mmap_offset),
    .global_fsm_s_quant_weight_mmap_offset        (__tapa_fsm_unit_global_fsm_s_quant_weight_mmap_offset),
    .global_fsm_s_seq_len                         (__tapa_fsm_unit_global_fsm_s_seq_len),
    .global_fsm_s_weight_s_sum_mmap_offset        (__tapa_fsm_unit_global_fsm_s_weight_s_sum_mmap_offset),
    .input_mmap_offset                            (control_s_axi_U_input_mmap_offset),
    .is_done_Linear_Layer_i4xi4_q_0               (__tapa_fsm_unit_is_done_Linear_Layer_i4xi4_q_0),
    .is_done_dequant_layer_q_int_fp32_0           (__tapa_fsm_unit_is_done_dequant_layer_q_int_fp32_0),
    .is_done_input_loader_r1_ln_iembed_fp32_0     (__tapa_fsm_unit_is_done_input_loader_r1_ln_iembed_fp32_0),
    .is_done_output_drainer_q_fp32_0              (__tapa_fsm_unit_is_done_output_drainer_q_fp32_0),
    .is_done_quant_layer_r1_ln_iembed_fp32_int4_0 (__tapa_fsm_unit_is_done_quant_layer_r1_ln_iembed_fp32_int4_0),
    .is_done_weight_loader_wq_0                   (__tapa_fsm_unit_is_done_weight_loader_wq_0),
    .is_done_weight_s_loader_wq_0                 (__tapa_fsm_unit_is_done_weight_s_loader_wq_0),
    .output_mmap_offset                           (control_s_axi_U_output_mmap_offset),
    .quant_weight_mmap_offset                     (control_s_axi_U_quant_weight_mmap_offset),
    .seq_len                                      (control_s_axi_U_seq_len),
    .weight_s_sum_mmap_offset                     (control_s_axi_U_weight_s_sum_mmap_offset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) __tapa_fsm_unit___ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (__tapa_fsm_unit___ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { __tapa_fsm_unit_____rs_pipelined_ap_rst_n } ))
);


QuantWrapper_Linear_Layer_q_tb_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH (7),
    .C_S_AXI_DATA_WIDTH (32)
) control_s_axi_U /**   control_s_axi_U/control_s_axi_U   **/ (
    .ACLK                     (ap_clk),
    .ACLK_EN                  ( 1'b1),
    .ARADDR                   (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARADDR),
    .ARESET                   (control_s_axi_U___rs_pipelined_ARESET),
    .ARREADY                  (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARREADY),
    .ARVALID                  (__rs_pt_control_s_axi_U_0_control_s_axi_U_ARVALID),
    .AWADDR                   (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWADDR),
    .AWREADY                  (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWREADY),
    .AWVALID                  (__rs_pt_control_s_axi_U_1_control_s_axi_U_AWVALID),
    .BREADY                   (__rs_pt_control_s_axi_U_2_control_s_axi_U_BREADY),
    .BRESP                    (__rs_pt_control_s_axi_U_2_control_s_axi_U_BRESP),
    .BVALID                   (__rs_pt_control_s_axi_U_2_control_s_axi_U_BVALID),
    .RDATA                    (__rs_pt_control_s_axi_U_3_control_s_axi_U_RDATA),
    .RREADY                   (__rs_pt_control_s_axi_U_3_control_s_axi_U_RREADY),
    .RRESP                    (__rs_pt_control_s_axi_U_3_control_s_axi_U_RRESP),
    .RVALID                   (__rs_pt_control_s_axi_U_3_control_s_axi_U_RVALID),
    .WDATA                    (__rs_pt_control_s_axi_U_4_control_s_axi_U_WDATA),
    .WREADY                   (__rs_pt_control_s_axi_U_4_control_s_axi_U_WREADY),
    .WSTRB                    (__rs_pt_control_s_axi_U_4_control_s_axi_U_WSTRB),
    .WVALID                   (__rs_pt_control_s_axi_U_4_control_s_axi_U_WVALID),
    .ap_done                  (__tapa_fsm_unit_ap_done),
    .ap_idle                  (__tapa_fsm_unit_ap_idle),
    .ap_ready                 (__tapa_fsm_unit_ap_ready),
    .ap_start                 (control_s_axi_U_ap_start),
    .input_mmap_offset        (control_s_axi_U_input_mmap_offset),
    .interrupt                (__rs_pt_control_s_axi_U_5_control_s_axi_U_interrupt),
    .output_mmap_offset       (control_s_axi_U_output_mmap_offset),
    .quant_weight_mmap_offset (control_s_axi_U_quant_weight_mmap_offset),
    .seq_len                  (control_s_axi_U_seq_len),
    .weight_s_sum_mmap_offset (control_s_axi_U_weight_s_sum_mmap_offset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) control_s_axi_U_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (control_s_axi_U_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { control_s_axi_U___rs_pipelined_ARESET } ))
);


dequant_layer_q_int_fp32 dequant_layer_q_int_fp32_0 /**   dequant_layer_q_int_fp32_0/dequant_layer_q_int_fp32_0   **/ (
    .ap_clk                           (ap_clk),
    .ap_done                          (dequant_layer_q_int_fp32_0_ap_done),
    .ap_idle                          (dequant_layer_q_int_fp32_0_ap_idle),
    .ap_ready                         (dequant_layer_q_int_fp32_0_ap_ready),
    .ap_rst_n                         (dequant_layer_q_int_fp32_0___rs_pipelined_ap_rst_n),
    .ap_start                         (__tapa_fsm_unit_dequant_layer_q_int_fp32_0__ap_start),
    .input_s_b_stream_peek_dout       (dequant_layer_q_int_fp32_0_input_s_b_stream_peek_dout_1),
    .input_s_b_stream_peek_empty_n    (dequant_layer_q_int_fp32_0_input_s_b_stream_peek_empty_n_1),
    .input_s_b_stream_peek_read       (dequant_layer_q_int_fp32_0_input_s_b_stream_peek_read_1),
    .input_s_b_stream_s_dout          (input_s_b_stream_if_dout),
    .input_s_b_stream_s_empty_n       (input_s_b_stream_if_empty_n),
    .input_s_b_stream_s_read          (dequant_layer_q_int_fp32_0_input_s_b_stream_s_read),
    .input_stream_peek_dout           (dequant_layer_q_int_fp32_0_input_stream_peek_dout_1),
    .input_stream_peek_empty_n        (dequant_layer_q_int_fp32_0_input_stream_peek_empty_n_1),
    .input_stream_peek_read           (dequant_layer_q_int_fp32_0_input_stream_peek_read_1),
    .input_stream_s_dout              (quant_output_stream_if_dout),
    .input_stream_s_empty_n           (quant_output_stream_if_empty_n),
    .input_stream_s_read              (dequant_layer_q_int_fp32_0_input_stream_s_read),
    .output_stream_peek               (dequant_layer_q_int_fp32_0_output_stream_peek_1),
    .output_stream_s_din              (dequant_layer_q_int_fp32_0_output_stream_s_din),
    .output_stream_s_full_n           (output_stream_if_full_n),
    .output_stream_s_write            (dequant_layer_q_int_fp32_0_output_stream_s_write),
    .seq_len                          (__tapa_fsm_unit_dequant_layer_q_int_fp32_0___seq_len__q0),
    .weight_s_sum_stream_peek_dout    (dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_dout_1),
    .weight_s_sum_stream_peek_empty_n (dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_empty_n_1),
    .weight_s_sum_stream_peek_read    (dequant_layer_q_int_fp32_0_weight_s_sum_stream_peek_read_1),
    .weight_s_sum_stream_s_dout       (weight_s_sum_stream_if_dout),
    .weight_s_sum_stream_s_empty_n    (weight_s_sum_stream_if_empty_n),
    .weight_s_sum_stream_s_read       (dequant_layer_q_int_fp32_0_weight_s_sum_stream_s_read)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) dequant_layer_q_int_fp32_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (dequant_layer_q_int_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { dequant_layer_q_int_fp32_0___rs_pipelined_ap_rst_n } ))
);


input_loader_r1_ln_iembed_fp32 input_loader_r1_ln_iembed_fp32_0 /**   input_loader_r1_ln_iembed_fp32_0/input_loader_r1_ln_iembed_fp32_0   **/ (
    .ap_clk                    (ap_clk),
    .ap_done                   (input_loader_r1_ln_iembed_fp32_0_ap_done),
    .ap_idle                   (input_loader_r1_ln_iembed_fp32_0_ap_idle),
    .ap_ready                  (input_loader_r1_ln_iembed_fp32_0_ap_ready),
    .ap_rst_n                  (input_loader_r1_ln_iembed_fp32_0___rs_pipelined_ap_rst_n),
    .ap_start                  (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__ap_start),
    .input_mmap_offset         (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0__mmap_offset_q0),
    .input_stream_peek         (input_loader_r1_ln_iembed_fp32_0_input_stream_peek_1),
    .input_stream_s_din        (input_loader_r1_ln_iembed_fp32_0_input_stream_s_din),
    .input_stream_s_full_n     (input_stream_if_full_n),
    .input_stream_s_write      (input_loader_r1_ln_iembed_fp32_0_input_stream_s_write),
    .m_axi_input_mmap_ARADDR   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARADDR),
    .m_axi_input_mmap_ARBURST  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARBURST),
    .m_axi_input_mmap_ARCACHE  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARCACHE),
    .m_axi_input_mmap_ARID     (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARID),
    .m_axi_input_mmap_ARLEN    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLEN),
    .m_axi_input_mmap_ARLOCK   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARLOCK),
    .m_axi_input_mmap_ARPROT   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARPROT),
    .m_axi_input_mmap_ARQOS    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARQOS),
    .m_axi_input_mmap_ARREADY  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREADY),
    .m_axi_input_mmap_ARREGION (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARREGION_1),
    .m_axi_input_mmap_ARSIZE   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARSIZE),
    .m_axi_input_mmap_ARUSER   (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARUSER_1),
    .m_axi_input_mmap_ARVALID  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_0_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_ARVALID),
    .m_axi_input_mmap_AWADDR   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWADDR),
    .m_axi_input_mmap_AWBURST  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWBURST),
    .m_axi_input_mmap_AWCACHE  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWCACHE),
    .m_axi_input_mmap_AWID     (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWID),
    .m_axi_input_mmap_AWLEN    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLEN),
    .m_axi_input_mmap_AWLOCK   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWLOCK),
    .m_axi_input_mmap_AWPROT   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWPROT),
    .m_axi_input_mmap_AWQOS    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWQOS),
    .m_axi_input_mmap_AWREADY  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREADY),
    .m_axi_input_mmap_AWREGION (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWREGION_1),
    .m_axi_input_mmap_AWSIZE   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWSIZE),
    .m_axi_input_mmap_AWUSER   (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWUSER_1),
    .m_axi_input_mmap_AWVALID  (__rs_pt_input_loader_r1_ln_iembed_fp32_0_1_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_AWVALID),
    .m_axi_input_mmap_BID      (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BID),
    .m_axi_input_mmap_BREADY   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BREADY),
    .m_axi_input_mmap_BRESP    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BRESP),
    .m_axi_input_mmap_BUSER    (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BUSER_1),
    .m_axi_input_mmap_BVALID   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_2_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_BVALID),
    .m_axi_input_mmap_RDATA    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RDATA),
    .m_axi_input_mmap_RID      (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RID),
    .m_axi_input_mmap_RLAST    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RLAST),
    .m_axi_input_mmap_RREADY   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RREADY),
    .m_axi_input_mmap_RRESP    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RRESP),
    .m_axi_input_mmap_RUSER    (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RUSER_1),
    .m_axi_input_mmap_RVALID   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_3_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_RVALID),
    .m_axi_input_mmap_WDATA    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WDATA),
    .m_axi_input_mmap_WID      (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WID_1),
    .m_axi_input_mmap_WLAST    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WLAST),
    .m_axi_input_mmap_WREADY   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WREADY),
    .m_axi_input_mmap_WSTRB    (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WSTRB),
    .m_axi_input_mmap_WUSER    (input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WUSER_1),
    .m_axi_input_mmap_WVALID   (__rs_pt_input_loader_r1_ln_iembed_fp32_0_4_input_loader_r1_ln_iembed_fp32_0_m_axi_input_mmap_WVALID),
    .seq_len                   (__tapa_fsm_unit_input_loader_r1_ln_iembed_fp32_0___seq_len__q0)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) input_loader_r1_ln_iembed_fp32_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (input_loader_r1_ln_iembed_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { input_loader_r1_ln_iembed_fp32_0___rs_pipelined_ap_rst_n } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (65),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) input_s_b_stream /**   input_s_b_stream/input_s_b_stream   **/ (
    .clk        (ap_clk),
    .if_din     (quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_din),
    .if_dout    (input_s_b_stream_if_dout),
    .if_empty_n (input_s_b_stream_if_empty_n),
    .if_full_n  (input_s_b_stream_if_full_n),
    .if_read    (dequant_layer_q_int_fp32_0_input_s_b_stream_s_read),
    .if_write   (quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_write),
    .reset      (input_s_b_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) input_s_b_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (input_s_b_stream_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { input_s_b_stream___rs_pipelined_reset } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (513),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) input_stream /**   input_stream/input_stream   **/ (
    .clk        (ap_clk),
    .if_din     (input_loader_r1_ln_iembed_fp32_0_input_stream_s_din),
    .if_dout    (input_stream_if_dout),
    .if_empty_n (input_stream_if_empty_n),
    .if_full_n  (input_stream_if_full_n),
    .if_read    (quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_s_read),
    .if_write   (input_loader_r1_ln_iembed_fp32_0_input_stream_s_write),
    .reset      (input_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) input_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (input_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { input_stream___rs_pipelined_reset } ))
);


output_drainer_q_fp32 output_drainer_q_fp32_0 /**   output_drainer_q_fp32_0/output_drainer_q_fp32_0   **/ (
    .ap_clk                     (ap_clk),
    .ap_done                    (output_drainer_q_fp32_0_ap_done),
    .ap_idle                    (output_drainer_q_fp32_0_ap_idle),
    .ap_ready                   (output_drainer_q_fp32_0_ap_ready),
    .ap_rst_n                   (output_drainer_q_fp32_0___rs_pipelined_ap_rst_n),
    .ap_start                   (__tapa_fsm_unit_output_drainer_q_fp32_0__ap_start),
    .m_axi_output_mmap_ARADDR   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARADDR),
    .m_axi_output_mmap_ARBURST  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARBURST),
    .m_axi_output_mmap_ARCACHE  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARCACHE),
    .m_axi_output_mmap_ARID     (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARID),
    .m_axi_output_mmap_ARLEN    (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLEN),
    .m_axi_output_mmap_ARLOCK   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARLOCK),
    .m_axi_output_mmap_ARPROT   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARPROT),
    .m_axi_output_mmap_ARQOS    (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARQOS),
    .m_axi_output_mmap_ARREADY  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARREADY),
    .m_axi_output_mmap_ARREGION (output_drainer_q_fp32_0_m_axi_output_mmap_ARREGION_1),
    .m_axi_output_mmap_ARSIZE   (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARSIZE),
    .m_axi_output_mmap_ARUSER   (output_drainer_q_fp32_0_m_axi_output_mmap_ARUSER_1),
    .m_axi_output_mmap_ARVALID  (__rs_pt_output_drainer_q_fp32_0_0_output_drainer_q_fp32_0_m_axi_output_mmap_ARVALID),
    .m_axi_output_mmap_AWADDR   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWADDR),
    .m_axi_output_mmap_AWBURST  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWBURST),
    .m_axi_output_mmap_AWCACHE  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWCACHE),
    .m_axi_output_mmap_AWID     (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWID),
    .m_axi_output_mmap_AWLEN    (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLEN),
    .m_axi_output_mmap_AWLOCK   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWLOCK),
    .m_axi_output_mmap_AWPROT   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWPROT),
    .m_axi_output_mmap_AWQOS    (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWQOS),
    .m_axi_output_mmap_AWREADY  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWREADY),
    .m_axi_output_mmap_AWREGION (output_drainer_q_fp32_0_m_axi_output_mmap_AWREGION_1),
    .m_axi_output_mmap_AWSIZE   (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWSIZE),
    .m_axi_output_mmap_AWUSER   (output_drainer_q_fp32_0_m_axi_output_mmap_AWUSER_1),
    .m_axi_output_mmap_AWVALID  (__rs_pt_output_drainer_q_fp32_0_1_output_drainer_q_fp32_0_m_axi_output_mmap_AWVALID),
    .m_axi_output_mmap_BID      (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BID),
    .m_axi_output_mmap_BREADY   (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BREADY),
    .m_axi_output_mmap_BRESP    (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BRESP),
    .m_axi_output_mmap_BUSER    (output_drainer_q_fp32_0_m_axi_output_mmap_BUSER_1),
    .m_axi_output_mmap_BVALID   (__rs_pt_output_drainer_q_fp32_0_2_output_drainer_q_fp32_0_m_axi_output_mmap_BVALID),
    .m_axi_output_mmap_RDATA    (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RDATA),
    .m_axi_output_mmap_RID      (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RID),
    .m_axi_output_mmap_RLAST    (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RLAST),
    .m_axi_output_mmap_RREADY   (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RREADY),
    .m_axi_output_mmap_RRESP    (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RRESP),
    .m_axi_output_mmap_RUSER    (output_drainer_q_fp32_0_m_axi_output_mmap_RUSER_1),
    .m_axi_output_mmap_RVALID   (__rs_pt_output_drainer_q_fp32_0_3_output_drainer_q_fp32_0_m_axi_output_mmap_RVALID),
    .m_axi_output_mmap_WDATA    (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WDATA),
    .m_axi_output_mmap_WID      (output_drainer_q_fp32_0_m_axi_output_mmap_WID_1),
    .m_axi_output_mmap_WLAST    (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WLAST),
    .m_axi_output_mmap_WREADY   (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WREADY),
    .m_axi_output_mmap_WSTRB    (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WSTRB),
    .m_axi_output_mmap_WUSER    (output_drainer_q_fp32_0_m_axi_output_mmap_WUSER_1),
    .m_axi_output_mmap_WVALID   (__rs_pt_output_drainer_q_fp32_0_4_output_drainer_q_fp32_0_m_axi_output_mmap_WVALID),
    .output_mmap_offset         (__tapa_fsm_unit_output_drainer_q_fp32_0___output_mmap_offset__q0),
    .output_stream_peek_dout    (output_drainer_q_fp32_0_output_stream_peek_dout_1),
    .output_stream_peek_empty_n (output_drainer_q_fp32_0_output_stream_peek_empty_n_1),
    .output_stream_peek_read    (output_drainer_q_fp32_0_output_stream_peek_read_1),
    .output_stream_s_dout       (output_stream_if_dout),
    .output_stream_s_empty_n    (output_stream_if_empty_n),
    .output_stream_s_read       (output_drainer_q_fp32_0_output_stream_s_read),
    .seq_len                    (__tapa_fsm_unit_output_drainer_q_fp32_0___seq_len__q0)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) output_drainer_q_fp32_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (output_drainer_q_fp32_0_ff_0_RS_FF_PP_BODY_1_if_dout),
    .if_dout (( { output_drainer_q_fp32_0___rs_pipelined_ap_rst_n } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (513),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) output_stream /**   output_stream/output_stream   **/ (
    .clk        (ap_clk),
    .if_din     (dequant_layer_q_int_fp32_0_output_stream_s_din),
    .if_dout    (output_stream_if_dout),
    .if_empty_n (output_stream_if_empty_n),
    .if_full_n  (output_stream_if_full_n),
    .if_read    (output_drainer_q_fp32_0_output_stream_s_read),
    .if_write   (dequant_layer_q_int_fp32_0_output_stream_s_write),
    .reset      (output_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) output_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (output_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { output_stream___rs_pipelined_reset } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (65),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) quant_input_stream /**   quant_input_stream/quant_input_stream   **/ (
    .clk        (ap_clk),
    .if_din     (quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_din),
    .if_dout    (quant_input_stream_if_dout),
    .if_empty_n (quant_input_stream_if_empty_n),
    .if_full_n  (quant_input_stream_if_full_n),
    .if_read    (Linear_Layer_i4xi4_q_0_input_stream_s_read),
    .if_write   (quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_write),
    .reset      (quant_input_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) quant_input_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (quant_input_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { quant_input_stream___rs_pipelined_reset } ))
);


quant_layer_r1_ln_iembed_fp32_int4 quant_layer_r1_ln_iembed_fp32_int4_0 /**   quant_layer_r1_ln_iembed_fp32_int4_0/quant_layer_r1_ln_iembed_fp32_int4_0   **/ (
    .ap_clk                    (ap_clk),
    .ap_done                   (quant_layer_r1_ln_iembed_fp32_int4_0_ap_done),
    .ap_idle                   (quant_layer_r1_ln_iembed_fp32_int4_0_ap_idle),
    .ap_ready                  (quant_layer_r1_ln_iembed_fp32_int4_0_ap_ready),
    .ap_rst_n                  (quant_layer_r1_ln_iembed_fp32_int4_0___rs_pipelined_ap_rst_n),
    .ap_start                  (__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__ap_start),
    .input_s_b_stream_peek     (quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_peek_1),
    .input_s_b_stream_s_din    (quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_din),
    .input_s_b_stream_s_full_n (input_s_b_stream_if_full_n),
    .input_s_b_stream_s_write  (quant_layer_r1_ln_iembed_fp32_int4_0_input_s_b_stream_s_write),
    .input_stream_peek_dout    (quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_dout_1),
    .input_stream_peek_empty_n (quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_empty_n_1),
    .input_stream_peek_read    (quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_peek_read_1),
    .input_stream_s_dout       (input_stream_if_dout),
    .input_stream_s_empty_n    (input_stream_if_empty_n),
    .input_stream_s_read       (quant_layer_r1_ln_iembed_fp32_int4_0_input_stream_s_read),
    .output_stream_peek        (quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_peek_1),
    .output_stream_s_din       (quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_din),
    .output_stream_s_full_n    (quant_input_stream_if_full_n),
    .output_stream_s_write     (quant_layer_r1_ln_iembed_fp32_int4_0_output_stream_s_write),
    .seq_len                   (__tapa_fsm_unit_quant_layer_r1_ln_iembed_fp32_int4_0__seq_len_q0)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) quant_layer_r1_ln_iembed_fp32_int4_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (quant_layer_r1_ln_iembed_fp32_int4_0_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { quant_layer_r1_ln_iembed_fp32_int4_0___rs_pipelined_ap_rst_n } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (305),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) quant_output_stream /**   quant_output_stream/quant_output_stream   **/ (
    .clk        (ap_clk),
    .if_din     (Linear_Layer_i4xi4_q_0_output_stream_s_din),
    .if_dout    (quant_output_stream_if_dout),
    .if_empty_n (quant_output_stream_if_empty_n),
    .if_full_n  (quant_output_stream_if_full_n),
    .if_read    (dequant_layer_q_int_fp32_0_input_stream_s_read),
    .if_write   (Linear_Layer_i4xi4_q_0_output_stream_s_write),
    .reset      (quant_output_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) quant_output_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (quant_output_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { quant_output_stream___rs_pipelined_reset } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (129),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) quant_weight_stream /**   quant_weight_stream/quant_weight_stream   **/ (
    .clk        (ap_clk),
    .if_din     (weight_loader_wq_0_weight_stream_s_din),
    .if_dout    (quant_weight_stream_if_dout),
    .if_empty_n (quant_weight_stream_if_empty_n),
    .if_full_n  (quant_weight_stream_if_full_n),
    .if_read    (Linear_Layer_i4xi4_q_0_weight_stream_s_read),
    .if_write   (weight_loader_wq_0_weight_stream_s_write),
    .reset      (quant_weight_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) quant_weight_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (quant_weight_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { quant_weight_stream___rs_pipelined_reset } ))
);


weight_loader_wq weight_loader_wq_0 /**   weight_loader_wq_0/weight_loader_wq_0   **/ (
    .ap_clk                     (ap_clk),
    .ap_done                    (weight_loader_wq_0_ap_done),
    .ap_idle                    (weight_loader_wq_0_ap_idle),
    .ap_ready                   (weight_loader_wq_0_ap_ready),
    .ap_rst_n                   (weight_loader_wq_0___rs_pipelined_ap_rst_n),
    .ap_start                   (__tapa_fsm_unit_weight_loader_wq_0__ap_start),
    .m_axi_weight_mmap_ARADDR   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARADDR),
    .m_axi_weight_mmap_ARBURST  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARBURST),
    .m_axi_weight_mmap_ARCACHE  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARCACHE),
    .m_axi_weight_mmap_ARID     (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARID),
    .m_axi_weight_mmap_ARLEN    (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLEN),
    .m_axi_weight_mmap_ARLOCK   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARLOCK),
    .m_axi_weight_mmap_ARPROT   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARPROT),
    .m_axi_weight_mmap_ARQOS    (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARQOS),
    .m_axi_weight_mmap_ARREADY  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARREADY),
    .m_axi_weight_mmap_ARREGION (weight_loader_wq_0_m_axi_weight_mmap_ARREGION_1),
    .m_axi_weight_mmap_ARSIZE   (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARSIZE),
    .m_axi_weight_mmap_ARUSER   (weight_loader_wq_0_m_axi_weight_mmap_ARUSER_1),
    .m_axi_weight_mmap_ARVALID  (__rs_pt_weight_loader_wq_0_0_weight_loader_wq_0_m_axi_weight_mmap_ARVALID),
    .m_axi_weight_mmap_AWADDR   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWADDR),
    .m_axi_weight_mmap_AWBURST  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWBURST),
    .m_axi_weight_mmap_AWCACHE  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWCACHE),
    .m_axi_weight_mmap_AWID     (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWID),
    .m_axi_weight_mmap_AWLEN    (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLEN),
    .m_axi_weight_mmap_AWLOCK   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWLOCK),
    .m_axi_weight_mmap_AWPROT   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWPROT),
    .m_axi_weight_mmap_AWQOS    (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWQOS),
    .m_axi_weight_mmap_AWREADY  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWREADY),
    .m_axi_weight_mmap_AWREGION (weight_loader_wq_0_m_axi_weight_mmap_AWREGION_1),
    .m_axi_weight_mmap_AWSIZE   (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWSIZE),
    .m_axi_weight_mmap_AWUSER   (weight_loader_wq_0_m_axi_weight_mmap_AWUSER_1),
    .m_axi_weight_mmap_AWVALID  (__rs_pt_weight_loader_wq_0_1_weight_loader_wq_0_m_axi_weight_mmap_AWVALID),
    .m_axi_weight_mmap_BID      (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BID),
    .m_axi_weight_mmap_BREADY   (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BREADY),
    .m_axi_weight_mmap_BRESP    (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BRESP),
    .m_axi_weight_mmap_BUSER    (weight_loader_wq_0_m_axi_weight_mmap_BUSER_1),
    .m_axi_weight_mmap_BVALID   (__rs_pt_weight_loader_wq_0_2_weight_loader_wq_0_m_axi_weight_mmap_BVALID),
    .m_axi_weight_mmap_RDATA    (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RDATA),
    .m_axi_weight_mmap_RID      (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RID),
    .m_axi_weight_mmap_RLAST    (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RLAST),
    .m_axi_weight_mmap_RREADY   (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RREADY),
    .m_axi_weight_mmap_RRESP    (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RRESP),
    .m_axi_weight_mmap_RUSER    (weight_loader_wq_0_m_axi_weight_mmap_RUSER_1),
    .m_axi_weight_mmap_RVALID   (__rs_pt_weight_loader_wq_0_3_weight_loader_wq_0_m_axi_weight_mmap_RVALID),
    .m_axi_weight_mmap_WDATA    (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WDATA),
    .m_axi_weight_mmap_WID      (weight_loader_wq_0_m_axi_weight_mmap_WID_1),
    .m_axi_weight_mmap_WLAST    (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WLAST),
    .m_axi_weight_mmap_WREADY   (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WREADY),
    .m_axi_weight_mmap_WSTRB    (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WSTRB),
    .m_axi_weight_mmap_WUSER    (weight_loader_wq_0_m_axi_weight_mmap_WUSER_1),
    .m_axi_weight_mmap_WVALID   (__rs_pt_weight_loader_wq_0_4_weight_loader_wq_0_m_axi_weight_mmap_WVALID),
    .seq_len                    (__tapa_fsm_unit_weight_loader_wq_0___seq_len__q0),
    .weight_mmap_offset         (__tapa_fsm_unit_weight_loader_wq_0___quant_mmap_offset__q0),
    .weight_stream_peek         (weight_loader_wq_0_weight_stream_peek_1),
    .weight_stream_s_din        (weight_loader_wq_0_weight_stream_s_din),
    .weight_stream_s_full_n     (quant_weight_stream_if_full_n),
    .weight_stream_s_write      (weight_loader_wq_0_weight_stream_s_write)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) weight_loader_wq_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (weight_loader_wq_0_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { weight_loader_wq_0___rs_pipelined_ap_rst_n } ))
);


weight_s_loader_wq weight_s_loader_wq_0 /**   weight_s_loader_wq_0/weight_s_loader_wq_0   **/ (
    .ap_clk                           (ap_clk),
    .ap_done                          (weight_s_loader_wq_0_ap_done),
    .ap_idle                          (weight_s_loader_wq_0_ap_idle),
    .ap_ready                         (weight_s_loader_wq_0_ap_ready),
    .ap_rst_n                         (weight_s_loader_wq_0___rs_pipelined_ap_rst_n),
    .ap_start                         (__tapa_fsm_unit_weight_s_loader_wq_0__ap_start),
    .m_axi_weight_s_sum_mmap_ARADDR   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARADDR),
    .m_axi_weight_s_sum_mmap_ARBURST  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARBURST),
    .m_axi_weight_s_sum_mmap_ARCACHE  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARCACHE),
    .m_axi_weight_s_sum_mmap_ARID     (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARID),
    .m_axi_weight_s_sum_mmap_ARLEN    (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLEN),
    .m_axi_weight_s_sum_mmap_ARLOCK   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARLOCK),
    .m_axi_weight_s_sum_mmap_ARPROT   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARPROT),
    .m_axi_weight_s_sum_mmap_ARQOS    (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARQOS),
    .m_axi_weight_s_sum_mmap_ARREADY  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREADY),
    .m_axi_weight_s_sum_mmap_ARREGION (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARREGION_1),
    .m_axi_weight_s_sum_mmap_ARSIZE   (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARSIZE),
    .m_axi_weight_s_sum_mmap_ARUSER   (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARUSER_1),
    .m_axi_weight_s_sum_mmap_ARVALID  (__rs_pt_weight_s_loader_wq_0_0_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_ARVALID),
    .m_axi_weight_s_sum_mmap_AWADDR   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWADDR),
    .m_axi_weight_s_sum_mmap_AWBURST  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWBURST),
    .m_axi_weight_s_sum_mmap_AWCACHE  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWCACHE),
    .m_axi_weight_s_sum_mmap_AWID     (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWID),
    .m_axi_weight_s_sum_mmap_AWLEN    (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLEN),
    .m_axi_weight_s_sum_mmap_AWLOCK   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWLOCK),
    .m_axi_weight_s_sum_mmap_AWPROT   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWPROT),
    .m_axi_weight_s_sum_mmap_AWQOS    (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWQOS),
    .m_axi_weight_s_sum_mmap_AWREADY  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREADY),
    .m_axi_weight_s_sum_mmap_AWREGION (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWREGION_1),
    .m_axi_weight_s_sum_mmap_AWSIZE   (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWSIZE),
    .m_axi_weight_s_sum_mmap_AWUSER   (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWUSER_1),
    .m_axi_weight_s_sum_mmap_AWVALID  (__rs_pt_weight_s_loader_wq_0_1_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_AWVALID),
    .m_axi_weight_s_sum_mmap_BID      (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BID),
    .m_axi_weight_s_sum_mmap_BREADY   (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BREADY),
    .m_axi_weight_s_sum_mmap_BRESP    (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BRESP),
    .m_axi_weight_s_sum_mmap_BUSER    (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BUSER_1),
    .m_axi_weight_s_sum_mmap_BVALID   (__rs_pt_weight_s_loader_wq_0_2_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_BVALID),
    .m_axi_weight_s_sum_mmap_RDATA    (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RDATA),
    .m_axi_weight_s_sum_mmap_RID      (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RID),
    .m_axi_weight_s_sum_mmap_RLAST    (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RLAST),
    .m_axi_weight_s_sum_mmap_RREADY   (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RREADY),
    .m_axi_weight_s_sum_mmap_RRESP    (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RRESP),
    .m_axi_weight_s_sum_mmap_RUSER    (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RUSER_1),
    .m_axi_weight_s_sum_mmap_RVALID   (__rs_pt_weight_s_loader_wq_0_3_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_RVALID),
    .m_axi_weight_s_sum_mmap_WDATA    (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WDATA),
    .m_axi_weight_s_sum_mmap_WID      (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WID_1),
    .m_axi_weight_s_sum_mmap_WLAST    (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WLAST),
    .m_axi_weight_s_sum_mmap_WREADY   (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WREADY),
    .m_axi_weight_s_sum_mmap_WSTRB    (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WSTRB),
    .m_axi_weight_s_sum_mmap_WUSER    (weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WUSER_1),
    .m_axi_weight_s_sum_mmap_WVALID   (__rs_pt_weight_s_loader_wq_0_4_weight_s_loader_wq_0_m_axi_weight_s_sum_mmap_WVALID),
    .seq_len                          (__tapa_fsm_unit_weight_s_loader_wq_0___seq_len__q0),
    .weight_s_sum_mmap_offset         (__tapa_fsm_unit_weight_s_loader_wq_0___s_sum_mmap_offset__q0),
    .weight_s_sum_stream_peek         (weight_s_loader_wq_0_weight_s_sum_stream_peek_1),
    .weight_s_sum_stream_s_din        (weight_s_loader_wq_0_weight_s_sum_stream_s_din),
    .weight_s_sum_stream_s_full_n     (weight_s_sum_stream_if_full_n),
    .weight_s_sum_stream_s_write      (weight_s_loader_wq_0_weight_s_sum_stream_s_write)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) weight_s_loader_wq_0_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (weight_s_loader_wq_0_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { weight_s_loader_wq_0___rs_pipelined_ap_rst_n } ))
);


fifo_with_registered_full_n #(
    .BODY_LEVEL                      (0),
    .DATA_WIDTH                      (65),
    .DEPTH                           (2),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (0)
) weight_s_sum_stream /**   weight_s_sum_stream/weight_s_sum_stream   **/ (
    .clk        (ap_clk),
    .if_din     (weight_s_loader_wq_0_weight_s_sum_stream_s_din),
    .if_dout    (weight_s_sum_stream_if_dout),
    .if_empty_n (weight_s_sum_stream_if_empty_n),
    .if_full_n  (weight_s_sum_stream_if_full_n),
    .if_read    (dequant_layer_q_int_fp32_0_weight_s_sum_stream_s_read),
    .if_write   (weight_s_loader_wq_0_weight_s_sum_stream_s_write),
    .reset      (weight_s_sum_stream___rs_pipelined_reset)
);


__rs_feed_forward_reg #(
    .DATA_WIDTH (1),
    .ENABLE_REG (1),
    .__REGION   ("SLOT_X0Y0_TO_SLOT_X0Y0")
) weight_s_sum_stream_ff_0_RS_FF_PP_TAIL /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  (weight_s_sum_stream_ff_0_RS_FF_PP_HEAD_if_dout),
    .if_dout (( { weight_s_sum_stream___rs_pipelined_reset } ))
);

endmodule  // SLOT_X0Y0_TO_SLOT_X0Y0