set_max_delay 4.0 -rise_from [get_ports clk2] -fall_from [get_clocks {core_clk}] -rise_through and1 -fall_through [get_ports clk1] -to [get_ports {clk0}] -rise_to pin2 -fall_to pin* -ignore_clock_latency
