Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: vga_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_test"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : vga_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\course\GitRepository\proj8\fpga\vga\vga_driver.v" into library work
Parsing module <vga_driver>.
Analyzing Verilog file "E:\course\GitRepository\proj8\fpga\vga\digseg_driver.v" into library work
Parsing module <digseg_driver>.
Analyzing Verilog file "E:\course\GitRepository\proj8\fpga\vga\vga.v" into library work
Parsing module <vga_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_test>.

Elaborating module <vga_driver>.

Elaborating module <digseg_driver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_test>.
    Related source file is "E:\course\GitRepository\proj8\fpga\vga\vga.v".
    Found 1-bit register for signal <clk_ind>.
    Found 1-bit register for signal <vsync_prev>.
    Found 10-bit register for signal <vsync_cnt>.
    Found 4-bit register for signal <sec>.
    Found 26-bit register for signal <clk_cnt>.
    Found 1-bit adder for signal <clk_ind_PWR_1_o_add_2_OUT<0>> created at line 44.
    Found 26-bit adder for signal <clk_cnt[25]_GND_1_o_add_3_OUT> created at line 46.
    Found 4-bit adder for signal <sec[3]_GND_1_o_add_10_OUT> created at line 65.
    Found 10-bit adder for signal <vsync_cnt[9]_GND_1_o_add_11_OUT> created at line 67.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
Unit <vga_test> synthesized.

Synthesizing Unit <vga_driver>.
    Related source file is "E:\course\GitRepository\proj8\fpga\vga\vga_driver.v".
    Found 11-bit register for signal <vsync_cnt>.
    Found 9-bit register for signal <color_out>.
    Found 11-bit register for signal <hsync_cnt>.
    Found 12-bit subtractor for signal <GND_2_o_GND_2_o_sub_4_OUT> created at line 41.
    Found 32-bit subtractor for signal <GND_2_o_GND_2_o_sub_5_OUT> created at line 41.
    Found 12-bit subtractor for signal <GND_2_o_GND_2_o_sub_8_OUT> created at line 43.
    Found 32-bit subtractor for signal <GND_2_o_GND_2_o_sub_9_OUT> created at line 43.
    Found 11-bit adder for signal <vsync_cnt[10]_GND_2_o_add_15_OUT> created at line 53.
    Found 11-bit adder for signal <hsync_cnt[10]_GND_2_o_add_17_OUT> created at line 56.
    Found 11-bit comparator lessequal for signal <n0001> created at line 37
    Found 11-bit comparator lessequal for signal <n0003> created at line 38
    Found 11-bit comparator lessequal for signal <n0005> created at line 40
    Found 11-bit comparator lessequal for signal <n0010> created at line 42
    Found 11-bit comparator greater for signal <pixel_x[10]_GND_2_o_LessThan_11_o> created at line 45
    Found 11-bit comparator greater for signal <pixel_y[10]_GND_2_o_LessThan_12_o> created at line 45
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_driver> synthesized.

Synthesizing Unit <digseg_driver>.
    Related source file is "E:\course\GitRepository\proj8\fpga\vga\digseg_driver.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <digseg_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 12-bit subtractor                                     : 2
 26-bit adder                                          : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Registers                                            : 8
 1-bit register                                        : 2
 10-bit register                                       : 1
 11-bit register                                       : 2
 26-bit register                                       : 1
 4-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 6
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <color_out_0> in Unit <vga> is equivalent to the following 8 FFs/Latches, which will be removed : <color_out_1> <color_out_2> <color_out_3> <color_out_4> <color_out_5> <color_out_6> <color_out_7> <color_out_8> 

Synthesizing (advanced) Unit <digseg_driver>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <digseg_driver> synthesized (advanced).

Synthesizing (advanced) Unit <vga_driver>.
The following registers are absorbed into counter <hsync_cnt>: 1 register on signal <hsync_cnt>.
The following registers are absorbed into counter <vsync_cnt>: 1 register on signal <vsync_cnt>.
Unit <vga_driver> synthesized (advanced).

Synthesizing (advanced) Unit <vga_test>.
The following registers are absorbed into counter <clk_ind>: 1 register on signal <clk_ind>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into counter <sec>: 1 register on signal <sec>.
The following registers are absorbed into counter <vsync_cnt>: 1 register on signal <vsync_cnt>.
Unit <vga_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 4
 12-bit subtractor                                     : 2
 32-bit subtractor                                     : 2
# Counters                                             : 6
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 6
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <vga_test>: instances <digsegv>, <digsegh> of unit <digseg_driver> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <color_out_0> in Unit <vga_driver> is equivalent to the following 8 FFs/Latches, which will be removed : <color_out_1> <color_out_2> <color_out_3> <color_out_4> <color_out_5> <color_out_6> <color_out_7> <color_out_8> 

Optimizing unit <vga_test> ...

Optimizing unit <vga_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_test, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 292
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 56
#      LUT2                        : 30
#      LUT3                        : 14
#      LUT4                        : 22
#      LUT5                        : 9
#      LUT6                        : 24
#      MUXCY                       : 64
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 65
#      FD                          : 40
#      FDE                         : 4
#      FDR                         : 11
#      FDRE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 41
#      OBUF                        : 41

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  126576     0%  
 Number of Slice LUTs:                  160  out of  63288     0%  
    Number used as Logic:               160  out of  63288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    160
   Number with an unused Flip Flop:      95  out of    160    59%  
   Number with an unused LUT:             0  out of    160     0%  
   Number of fully used LUT-FF pairs:    65  out of    160    40%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  42  out of    480     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50M                             | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.271ns (Maximum Frequency: 234.140MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.025ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50M'
  Clock period: 4.271ns (frequency: 234.140MHz)
  Total number of paths / destination ports: 2471 / 100
-------------------------------------------------------------------------
Delay:               4.271ns (Levels of Logic = 5)
  Source:            vga/vsync_cnt_5 (FF)
  Destination:       vga/color_out_0 (FF)
  Source Clock:      clk50M rising
  Destination Clock: clk50M rising

  Data Path: vga/vsync_cnt_5 to vga/color_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.147  vga/vsync_cnt_5 (vga/vsync_cnt_5)
     LUT6:I1->O            8   0.203   0.803  vga/Msub_GND_2_o_GND_2_o_sub_8_OUT_xor<7>121 (vga/Msub_GND_2_o_GND_2_o_sub_8_OUT_xor<7>12)
     LUT3:I2->O            1   0.205   0.000  vga/Msub_GND_2_o_GND_2_o_sub_9_OUT_lut<7> (vga/Msub_GND_2_o_GND_2_o_sub_9_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  vga/Msub_GND_2_o_GND_2_o_sub_9_OUT_cy<7> (vga/Msub_GND_2_o_GND_2_o_sub_9_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.808  vga/Msub_GND_2_o_GND_2_o_sub_9_OUT_xor<8> (vga/GND_2_o_GND_2_o_sub_9_OUT<8>)
     LUT6:I3->O            1   0.205   0.000  vga/color_out_0_rstpot1 (vga/color_out_0_rstpot)
     FD:D                      0.102          vga/color_out_0
    ----------------------------------------
    Total                      4.271ns (1.514ns logic, 2.757ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50M'
  Total number of paths / destination ports: 97 / 39
-------------------------------------------------------------------------
Offset:              6.025ns (Levels of Logic = 3)
  Source:            vga/vsync_cnt_5 (FF)
  Destination:       vga_vsync (PAD)
  Source Clock:      clk50M rising

  Data Path: vga/vsync_cnt_5 to vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.147  vga/vsync_cnt_5 (vga/vsync_cnt_5)
     LUT6:I1->O            8   0.203   0.803  vga/Msub_GND_2_o_GND_2_o_sub_8_OUT_xor<7>121 (vga/Msub_GND_2_o_GND_2_o_sub_8_OUT_xor<7>12)
     LUT5:I4->O            3   0.205   0.650  vga/vsync11 (vga_vsync_OBUF)
     OBUF:I->O                 2.571          vga_vsync_OBUF (vga_vsync)
    ----------------------------------------
    Total                      6.025ns (3.426ns logic, 2.599ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50M         |    4.271|         |    3.964|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.79 secs
 
--> 

Total memory usage is 254636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

