/**
 * Copyright L. Spiro 2022
 *
 * Written by: Shawn (L. Spiro) Wilcoxen
 *
 * Description: Mapper 009 implementation.
 */


#pragma once

#include "../LSNLSpiroNes.h"
#include "LSNMapperBase.h"

namespace lsn {

	/**
	 * Class CMapper009
	 * \brief Mapper 009 implementation.
	 *
	 * Description: Mapper 009 implementation.
	 */
	class CMapper009 : public CMapperBase {
	public :
		CMapper009() :
			m_ui8ChrBankLatch0_FD( m_ui8ChrBanks[0] ),
			m_ui8ChrBankLatch0_FE( m_ui8ChrBanks[1] ),
			m_ui8ChrBankLatch1_FD( m_ui8ChrBanks[2] ),
			m_ui8ChrBankLatch1_FE( m_ui8ChrBanks[3] ) {
		}
		virtual ~CMapper009() {
		}

		// == Functions.
		/**
		 * Gets the PGM bank size.
		 *
		 * \return Returns the size of the PGM banks.
		 */
		static constexpr uint16_t						PgmBankSize() { return 8 * 1024; }

		/**
		 * Gets the CHR bank size.
		 *
		 * \return Returns the size of the CHR banks.
		 */
		static constexpr uint16_t						ChrBankSize() { return 4 * 1024; }

		/**
		 * Initializes the mapper with the ROM data.  This is usually to allow the mapper to extract information such as the number of banks it has, as well as make copies of any data it needs to run.
		 *
		 * \param _rRom The ROM data.
		 * \param _pcbCpuBase A pointer to the CPU.
		 */
		virtual void									InitWithRom( LSN_ROM &_rRom, CCpuBase * _pcbCpuBase, CInterruptable * _piInter, CBussable * _pbPpuBus ) {
			CMapperBase::InitWithRom( _rRom, _pcbCpuBase, _piInter, _pbPpuBus );
			SanitizeRegs<PgmBankSize(), ChrBankSize()>();
			m_ui8PgmBank = 0;
			m_ui8Latch0 = 0xFD;
			m_ui8Latch1 = 0xFD;

		}

		/**
		 * Applies mapping to the CPU and PPU busses.
		 *
		 * \param _pbCpuBus A pointer to the CPU bus.
		 * \param _pbPpuBus A pointer to the PPU bus.
		 */
		virtual void									ApplyMap( CCpuBus * _pbCpuBus, CPpuBus * _pbPpuBus ) {
			CMapperBase::ApplyMap( _pbCpuBus, _pbPpuBus );

			// ================
			// FIXED BANKS
			// ================
			// Last 3 banks are fixed 8-kilobyte banks.
			m_stFixedOffset = std::max<size_t>( m_prRom->vPrgRom.size(), PgmBankSize() * 3 ) - PgmBankSize() * 3;
			for ( uint32_t I = 0xA000; I < 0x10000; ++I ) {
				_pbCpuBus->SetReadFunc( uint16_t( I ), &CMapperBase::PgmBankRead_Fixed, this, uint16_t( (I - 0xA000) % (m_prRom->vPrgRom.size() - m_stFixedOffset) ) );
			}

			// ================
			// SWAPPABLE BANKS
			// ================
			// CPU.
			for ( uint32_t I = 0x8000; I < 0xA000; ++I ) {
				_pbCpuBus->SetReadFunc( uint16_t( I ), &CMapperBase::PgmBankRead_2000, this, uint16_t( I - 0x8000 ) );
			}
			// PPU.
			for ( uint32_t I = 0x0000; I < 0x1000; ++I ) {
				_pbPpuBus->SetReadFunc( uint16_t( I ), &CMapper009::Mapper009ChrBankRead_0000_0FFF, this, uint16_t( I - 0x0000 ) );
			}
			for ( uint32_t I = 0x1000; I < 0x2000; ++I ) {
				_pbPpuBus->SetReadFunc( uint16_t( I ), &CMapper009::Mapper009ChrBankRead_1000_1FFF, this, uint16_t( I - 0x1000 ) );
			}

			// ================
			// RAM
			// ================
			// Set the reads and writes of the RAM.
			for ( uint32_t I = 0x6000; I < 0x8000; ++I ) {
				_pbCpuBus->SetReadFunc( uint16_t( I ), &CMapper009::Mapper009PgmRamRead, this, uint16_t( I - 0x6000 ) );
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::Mapper009PgmRamWrite, this, uint16_t( I - 0x6000 ) );
			}

			// ================
			// BANK-SELECT
			// ================
			// Select banks/mirroring.
			for ( uint32_t I = 0xA000; I < 0xB000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SelectBankA000_AFFF, this, 0 );	// Treated as ROM.
			}
			for ( uint32_t I = 0xB000; I < 0xC000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SelectBankB000_BFFF, this, 0 );	// Treated as ROM.
			}
			for ( uint32_t I = 0xC000; I < 0xD000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SelectBankC000_CFFF, this, 0 );	// Treated as ROM.
			}
			for ( uint32_t I = 0xD000; I < 0xE000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SelectBankD000_DFFF, this, 0 );	// Treated as ROM.
			}
			for ( uint32_t I = 0xE000; I < 0xF000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SelectBankE000_EFFF, this, 0 );	// Treated as ROM.
			}
			for ( uint32_t I = 0xF000; I < 0x10000; ++I ) {
				_pbCpuBus->SetWriteFunc( uint16_t( I ), &CMapper009::SetMirroringF000_FFFF, this, 0 );	// Treated as ROM.
			}

			// ================
			// PPU READS
			// ================
			{
				_pbPpuBus->SetTrampolineReadFunc( uint16_t( 0x0FD8 ), &CMapper009::SetLatch_0FD8_Trampoline, this, 0x0FD8, &m_tLatch0Trampoline[0] );
			}
			{
				_pbPpuBus->SetTrampolineReadFunc( uint16_t( 0x0FE8 ), &CMapper009::SetLatch_0FE8_Trampoline, this, 0x0FE8, &m_tLatch0Trampoline[1] );
			}
			for ( uint32_t I = 0x1FD8; I <= 0x1FDF; ++I ) {
				_pbPpuBus->SetTrampolineReadFunc( uint16_t( I ), &CMapper009::SetLatch_1FD8_1FDF_Trampoline, this, uint16_t( I ), &m_tLatch1Trampoline_1FD8_1FDF[uint16_t( I - 0x1FD8 )] );
			}
			for ( uint32_t I = 0x1FE8; I <= 0x1FEF; ++I ) {
				_pbPpuBus->SetTrampolineReadFunc( uint16_t( I ), &CMapper009::SetLatch_1FE8_1FEF_Trampoline, this, uint16_t( I ), &m_tLatch1Trampoline_1FE8_1FEF[uint16_t( I - 0x1FE8 )] );
			}

			// ================
			// MIRRORING
			// ================
			ApplyControllableMirrorMap( _pbPpuBus );
		}


	protected :
		// == Members.
		/** Latch-0 trampolines at 0x0FD8 and 0x0FE8. */
		CPpuBus::LSN_TRAMPOLINE							m_tLatch0Trampoline[2];
		/** Latch-1 trampoline from 0x1FD8 to 0x1FDF. */
		CPpuBus::LSN_TRAMPOLINE							m_tLatch1Trampoline_1FD8_1FDF[0x1FDF-0x1FD8+1];
		/** Latch-1 trampoline from 0x1FE8 to 0x1FEF. */
		CPpuBus::LSN_TRAMPOLINE							m_tLatch1Trampoline_1FE8_1FEF[0x1FEF-0x1FE8+1];
		/** RAM. */
		uint8_t											m_ui8PgmRam[8*1024];
		/** The 0000 CHR ROM bank used when m_ui8Latch0 == 0xFD. */
		const uint8_t &									m_ui8ChrBankLatch0_FD;
		/** The 0000 CHR ROM bank used when m_ui8Latch0 == 0xFE. */
		const uint8_t &									m_ui8ChrBankLatch0_FE;
		/** The 1000 CHR ROM bank used when m_ui8Latch1 == 0xFD. */
		const uint8_t &									m_ui8ChrBankLatch1_FD;
		/** The 1000 CHR ROM bank used when m_ui8Latch1 == 0xFE. */
		const uint8_t &									m_ui8ChrBankLatch1_FE;
		/** Latch 0. */
		uint8_t											m_ui8Latch0;
		/** Latch 1. */
		uint8_t											m_ui8Latch1;


		// == Functions.
		/**
		 * Reads from the PGM RAM.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						Mapper009PgmRamRead( void * _pvParm0, uint16_t _ui16Parm1, uint8_t * /*_pui8Data*/, uint8_t &_ui8Ret ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			_ui8Ret = pmThis->m_ui8PgmRam[_ui16Parm1];
		}

		/**
		 * Writes to the PGM RAM.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						Mapper009PgmRamWrite( void * _pvParm0, uint16_t _ui16Parm1, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			pmThis->m_ui8PgmRam[_ui16Parm1] = _ui8Val;
		}

		/**
		 * PPU $0000-$0FFF: Two 4 KB switchable CHR ROM banks.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						Mapper009ChrBankRead_0000_0FFF( void * _pvParm0, uint16_t _ui16Parm1, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			switch ( pmThis->m_ui8Latch0 ) {
				case 0xFD : {
					_ui8Ret = pmThis->m_prRom->vChrRom.data()[pmThis->m_ui8ChrBankLatch0_FD*(4*1024)+_ui16Parm1];
					break;
				}
				case 0xFE : {
					_ui8Ret = pmThis->m_prRom->vChrRom.data()[pmThis->m_ui8ChrBankLatch0_FE*(4*1024)+_ui16Parm1];
					break;
				}
				default : {
					// Open-bus: leave the backing value (what the bus already has).
					_ui8Ret = _pui8Data[_ui16Parm1];
					break;
				}

			}
		}

		/**
		 * PPU $1000-$1FFF: Two 4 KB switchable CHR ROM banks.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						Mapper009ChrBankRead_1000_1FFF( void * _pvParm0, uint16_t _ui16Parm1, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			switch ( pmThis->m_ui8Latch1 ) {
				case 0xFD : {
					_ui8Ret = pmThis->m_prRom->vChrRom.data()[pmThis->m_ui8ChrBankLatch1_FD*(4*1024)+_ui16Parm1];
					break;
				}
				case 0xFE : {
					_ui8Ret = pmThis->m_prRom->vChrRom.data()[pmThis->m_ui8ChrBankLatch1_FE*(4*1024)+_ui16Parm1];
					break;
				}
				default : {
					// Open-bus: leave the backing value (what the bus already has).
					_ui8Ret = _pui8Data[_ui16Parm1+0x1000];
					break;
				}
			}
		}

		/**
		 * PRG ROM bank select ($A000-$AFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SelectBankA000_AFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxx PPPP
			 *		 ||||
			 *		 ++++- Select 8 KB PRG ROM bank for CPU $8000-$9FFF
			 */
			pmThis->SetPgmBank<0, PgmBankSize()>( _ui8Val & 0b1111 );
		}

		/**
		 * CHR ROM $FD/0000 bank select ($B000-$BFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SelectBankB000_BFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxC CCCC
			 *	   | ||||
			 *	   +-++++- Select 4 KB CHR ROM bank for PPU $0000-$0FFF
			 *			   used when latch 0 = $FD
			 */
			pmThis->SetChrBank<0, ChrBankSize()>( _ui8Val & 0b11111 );
		}

		/**
		 * CHR ROM $FE/0000 bank select ($C000-$CFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SelectBankC000_CFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxC CCCC
			 *	   | ||||
			 *	   +-++++- Select 4 KB CHR ROM bank for PPU $0000-$0FFF
			 *			   used when latch 0 = $FE
			 */
			pmThis->SetChrBank<1, ChrBankSize()>( _ui8Val & 0b11111 );
		}

		/**
		 * CHR ROM $FD/1000 bank select ($D000-$DFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SelectBankD000_DFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxC CCCC
			 *	   | ||||
			 *	   +-++++- Select 4 KB CHR ROM bank for PPU $1000-$1FFF
			 *			   used when latch 1 = $FD
			 */
			pmThis->SetChrBank<2, ChrBankSize()>( _ui8Val & 0b11111 );
		}

		/**
		 * CHR ROM $FE/1000 bank select ($E000-$EFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SelectBankE000_EFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxC CCCC
			 *	   | ||||
			 *	   +-++++- Select 4 KB CHR ROM bank for PPU $1000-$1FFF
			 *			   used when latch 1 = $FE
			 */
			pmThis->SetChrBank<3, ChrBankSize()>( _ui8Val & 0b11111 );
		}

		/**
		 * Mirroring ($F000-$FFFF).
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to write to _pui8Data.
		 * \param _pui8Data The buffer to which to write.
		 * \param _ui8Val The value to write.
		 */
		static void LSN_FASTCALL						SetMirroringF000_FFFF( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * /*_pui8Data*/, uint8_t _ui8Val ) {
			CMapper009 * pmThis = reinterpret_cast<CMapper009 *>(_pvParm0);
			/*
			 *	7  bit  0
			 *	---- ----
			 *	xxxx xxxM
			 *			|
			 *			+- Select nametable mirroring (0: vertical; 1: horizontal)
			 */
			switch ( _ui8Val & 0b0001 ) {
				case 0 : {
					pmThis->m_mmMirror = LSN_MM_VERTICAL;
					break;
				}
				case 1 : {
					pmThis->m_mmMirror = LSN_MM_HORIZONTAL;
					break;
				}
			}
		}

		/**
		 * PPU reads $0FD8: latch 0 is set to $FD for subsequent reads.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						SetLatch_0FD8_Trampoline( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CCpuBus::LSN_TRAMPOLINE * ptTramp = reinterpret_cast<CCpuBus::LSN_TRAMPOLINE *>(_pvParm0);
			CMapper009 * pmBase = reinterpret_cast<CMapper009 *>(ptTramp->pvReaderParm0);
			ptTramp->aaOriginalFuncs.pfReader( ptTramp->aaOriginalFuncs.pvReaderParm0,
				ptTramp->aaOriginalFuncs.ui16ReaderParm1,
				_pui8Data, _ui8Ret );
			pmBase->m_ui8Latch0 = 0xFD;
		}

		/**
		 * PPU reads $0FE8: latch 0 is set to $FE for subsequent reads.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						SetLatch_0FE8_Trampoline( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CCpuBus::LSN_TRAMPOLINE * ptTramp = reinterpret_cast<CCpuBus::LSN_TRAMPOLINE *>(_pvParm0);
			CMapper009 * pmBase = reinterpret_cast<CMapper009 *>(ptTramp->pvReaderParm0);
			ptTramp->aaOriginalFuncs.pfReader( ptTramp->aaOriginalFuncs.pvReaderParm0,
				ptTramp->aaOriginalFuncs.ui16ReaderParm1,
				_pui8Data, _ui8Ret );
			pmBase->m_ui8Latch0 = 0xFE;
		}

		/**
		 * PPU reads $1FD8 through $1FDF: latch 1 is set to $FD for subsequent reads.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						SetLatch_1FD8_1FDF_Trampoline( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CCpuBus::LSN_TRAMPOLINE * ptTramp = reinterpret_cast<CCpuBus::LSN_TRAMPOLINE *>(_pvParm0);
			CMapper009 * pmBase = reinterpret_cast<CMapper009 *>(ptTramp->pvReaderParm0);
			ptTramp->aaOriginalFuncs.pfReader( ptTramp->aaOriginalFuncs.pvReaderParm0,
				ptTramp->aaOriginalFuncs.ui16ReaderParm1,
				_pui8Data, _ui8Ret );
			pmBase->m_ui8Latch1 = 0xFD;
		}

		/**
		 * PPU reads $1FE8 through $1FEF: latch 1 is set to $FE for subsequent reads.
		 *
		 * \param _pvParm0 A data value assigned to this address.
		 * \param _ui16Parm1 A 16-bit parameter assigned to this address.  Typically this will be the address to read from _pui8Data.  It is not constant because sometimes reads do modify status registers etc.
		 * \param _pui8Data The buffer from which to read.
		 * \param _ui8Ret The read value.
		 */
		static void LSN_FASTCALL						SetLatch_1FE8_1FEF_Trampoline( void * _pvParm0, uint16_t /*_ui16Parm1*/, uint8_t * _pui8Data, uint8_t &_ui8Ret ) {
			CCpuBus::LSN_TRAMPOLINE * ptTramp = reinterpret_cast<CCpuBus::LSN_TRAMPOLINE *>(_pvParm0);
			CMapper009 * pmBase = reinterpret_cast<CMapper009 *>(ptTramp->pvReaderParm0);
			ptTramp->aaOriginalFuncs.pfReader( ptTramp->aaOriginalFuncs.pvReaderParm0,
				ptTramp->aaOriginalFuncs.ui16ReaderParm1,
				_pui8Data, _ui8Ret );
			pmBase->m_ui8Latch1 = 0xFE;
		}

	};

}	// namespace lsn
