verilog xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ip/FFT_Zynq_processing_system7_0_0" \
"../../../bd/FFT_Zynq/sim/FFT_Zynq.v" \
"../../../bd/FFT_Zynq/ip/FFT_Zynq_processing_system7_0_0/sim/FFT_Zynq_processing_system7_0_0.v" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/Phase_Im_Factor_ROM_Memory/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/Phase_Re_Factor_ROM_Memory/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" \

sv xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ip/FFT_Zynq_processing_system7_0_0" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" \
"../../../bd/FFT_Zynq/ipshared/84eb/src/Main_Module.sv" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" \
"../../../bd/FFT_Zynq/ipshared/84eb/src/fft_butterlfy_ip_v1_0_M00_AXIS.sv" \
"../../../bd/FFT_Zynq/ipshared/84eb/src/fft_butterlfy_ip_v1_0_S00_AXIS.sv" \
"../../../bd/FFT_Zynq/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" \
"../../../bd/FFT_Zynq/ipshared/84eb/src/fft_butterlfy_ip_v1_0.sv" \
"../../../bd/FFT_Zynq/ip/FFT_Zynq_fft_butterlfy_ip_0_1/sim/FFT_Zynq_fft_butterlfy_ip_0_1.sv" \

verilog xil_defaultlib --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/ec67/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ipshared/70cf/hdl" --include "../../../../fft_module.srcs/sources_1/bd/FFT_Zynq/ip/FFT_Zynq_processing_system7_0_0" \
"../../../bd/FFT_Zynq/ip/FFT_Zynq_auto_pc_0/sim/FFT_Zynq_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
