#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr  5 09:03:02 2024
# Process ID: 77748
# Current directory: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent77608 C:\Users\djedi\OneDrive\Desktop\2eme\S2\VHDL\vga_controller\project_TP_VGA\project_TP_VGA.xpr
# Log file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/vivado.log
# Journal file: C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property BOARD_PART_REPO_PATHS {C:/Users/djedi/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/djedi/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
reset_property board_connections [get_projects project_TP_VGA]
set_property BOARD_PART_REPO_PATHS {C:/Users/djedi/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store} [current_project]
set_param board.repoPaths {C:/Users/djedi/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store}
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
reset_property board_connections [get_projects project_TP_VGA]
create_bd_design "design_1"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clkdiv clkdiv_0
create_bd_cell -type module -reference vga_stripes_top vga_stripes_top_0
delete_bd_objs [get_bd_cells clkdiv_0]
delete_bd_objs [get_bd_cells vga_stripes_top_0]
generate_target all [get_files  C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files -ipstatic_source_dir C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/modelsim} {questa=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/questa} {riviera=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/riviera} {activehdl=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_bd_cell -type module -reference vga_stripes_top vga_stripes_top_0
open_bd_design {C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd}
set_property library work [get_files  {{C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/vga code/vga_stripes_top.vhd}}]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
reset_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_vga_stripes_top_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation
source vga_stripes_top.tcl
add_bp {C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/vga code/vga_stripes.vhd} 16
remove_bps -file {C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/imports/Architecture Soc-FPGA/vga code/vga_stripes.vhd} -line 16
generate_target all [get_files  C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_stripes_top_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files -ipstatic_source_dir C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/modelsim} {questa=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/questa} {riviera=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/riviera} {activehdl=C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/djedi/OneDrive/Desktop/2eme/S2/VHDL/vga_controller/project_TP_VGA/project_TP_VGA.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vcu_ddr4_controller:1.0 vcu_ddr4_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {clk_300mhz ( Programmable Differential Clock (300MHz) ) } Manual_Source {Auto}}  [get_bd_intf_pins vcu_ddr4_controller_0/c0_sys]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_port -dir I mclk
connect_bd_net [get_bd_pins /vga_stripes_top_0/mclk] [get_bd_ports mclk]
endgroup
startgroup
create_bd_port -dir I -from 2 -to 0 btn
connect_bd_net [get_bd_pins /vga_stripes_top_0/btn] [get_bd_ports btn]
endgroup
startgroup
create_bd_port -dir O hsync
connect_bd_net [get_bd_pins /vga_stripes_top_0/hsync] [get_bd_ports hsync]
endgroup
startgroup
create_bd_port -dir O vsync
connect_bd_net [get_bd_pins /vga_stripes_top_0/vsync] [get_bd_ports vsync]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 red
connect_bd_net [get_bd_pins /vga_stripes_top_0/red] [get_bd_ports red]
endgroup
delete_bd_objs [get_bd_intf_nets clk_300mhz_1] [get_bd_cells vcu_ddr4_controller_0]
delete_bd_objs [get_bd_intf_ports clk_300mhz]
refresh_design
save_bd_design
close_sim
