FIRRTL version 1.2.0
circuit Hello :
  module Hello : @[src/main/scala/Hello.scala 4:7]
    input clock : Clock @[src/main/scala/Hello.scala 4:7]
    input reset : UInt<1> @[src/main/scala/Hello.scala 4:7]
    input io_start : UInt<1> @[src/main/scala/Hello.scala 5:14]
    input io_a : UInt<32> @[src/main/scala/Hello.scala 5:14]
    input io_b : UInt<32> @[src/main/scala/Hello.scala 5:14]
    output io_gcd : UInt<32> @[src/main/scala/Hello.scala 5:14]
    output io_done : UInt<1> @[src/main/scala/Hello.scala 5:14]

    reg stateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[src/main/scala/Hello.scala 13:25]
    reg a : UInt<32>, clock with :
      reset => (UInt<1>("h0"), a) @[src/main/scala/Hello.scala 14:18]
    reg b : UInt<32>, clock with :
      reset => (UInt<1>("h0"), b) @[src/main/scala/Hello.scala 15:18]
    node _T = eq(UInt<3>("h0"), stateReg) @[src/main/scala/Hello.scala 20:20]
    node _GEN_0 = mux(io_start, io_a, a) @[src/main/scala/Hello.scala 22:22 23:11 14:18]
    node _GEN_1 = mux(io_start, io_b, b) @[src/main/scala/Hello.scala 22:22 24:11 15:18]
    node _GEN_2 = mux(io_start, UInt<3>("h1"), stateReg) @[src/main/scala/Hello.scala 22:22 25:18 13:25]
    node _T_1 = eq(UInt<3>("h1"), stateReg) @[src/main/scala/Hello.scala 20:20]
    node _T_2 = eq(a, b) @[src/main/scala/Hello.scala 29:16]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/Hello.scala 29:12]
    node _T_4 = gt(a, b) @[src/main/scala/Hello.scala 30:16]
    node _GEN_3 = mux(_T_4, UInt<3>("h2"), UInt<3>("h3")) @[src/main/scala/Hello.scala 30:21 31:20 33:20]
    node _GEN_4 = mux(_T_3, _GEN_3, UInt<3>("h4")) @[src/main/scala/Hello.scala 29:24 36:18]
    node _T_5 = eq(UInt<3>("h2"), stateReg) @[src/main/scala/Hello.scala 20:20]
    node _a_T = sub(a, b) @[src/main/scala/Hello.scala 40:14]
    node _a_T_1 = tail(_a_T, 1) @[src/main/scala/Hello.scala 40:14]
    node _T_6 = eq(UInt<3>("h3"), stateReg) @[src/main/scala/Hello.scala 20:20]
    node _b_T = sub(b, a) @[src/main/scala/Hello.scala 44:14]
    node _b_T_1 = tail(_b_T, 1) @[src/main/scala/Hello.scala 44:14]
    node _T_7 = eq(UInt<3>("h4"), stateReg) @[src/main/scala/Hello.scala 20:20]
    node _GEN_5 = mux(_T_7, a, UInt<32>("h0")) @[src/main/scala/Hello.scala 16:10 20:20 48:14]
    node _GEN_6 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/Hello.scala 17:11 20:20 49:15]
    node _GEN_7 = mux(_T_6, _b_T_1, b) @[src/main/scala/Hello.scala 15:18 20:20 44:9]
    node _GEN_8 = mux(_T_6, UInt<3>("h1"), stateReg) @[src/main/scala/Hello.scala 20:20 45:16 13:25]
    node _GEN_9 = mux(_T_6, UInt<32>("h0"), _GEN_5) @[src/main/scala/Hello.scala 16:10 20:20]
    node _GEN_10 = mux(_T_6, UInt<1>("h0"), _GEN_6) @[src/main/scala/Hello.scala 17:11 20:20]
    node _GEN_11 = mux(_T_5, _a_T_1, a) @[src/main/scala/Hello.scala 14:18 20:20 40:9]
    node _GEN_12 = mux(_T_5, UInt<3>("h1"), _GEN_8) @[src/main/scala/Hello.scala 20:20 41:16]
    node _GEN_13 = mux(_T_5, b, _GEN_7) @[src/main/scala/Hello.scala 15:18 20:20]
    node _GEN_14 = mux(_T_5, UInt<32>("h0"), _GEN_9) @[src/main/scala/Hello.scala 16:10 20:20]
    node _GEN_15 = mux(_T_5, UInt<1>("h0"), _GEN_10) @[src/main/scala/Hello.scala 17:11 20:20]
    node _GEN_16 = mux(_T_1, _GEN_4, _GEN_12) @[src/main/scala/Hello.scala 20:20]
    node _GEN_17 = mux(_T_1, a, _GEN_11) @[src/main/scala/Hello.scala 14:18 20:20]
    node _GEN_18 = mux(_T_1, b, _GEN_13) @[src/main/scala/Hello.scala 15:18 20:20]
    node _GEN_19 = mux(_T_1, UInt<32>("h0"), _GEN_14) @[src/main/scala/Hello.scala 16:10 20:20]
    node _GEN_20 = mux(_T_1, UInt<1>("h0"), _GEN_15) @[src/main/scala/Hello.scala 17:11 20:20]
    node _GEN_21 = mux(_T, _GEN_0, _GEN_17) @[src/main/scala/Hello.scala 20:20]
    node _GEN_22 = mux(_T, _GEN_1, _GEN_18) @[src/main/scala/Hello.scala 20:20]
    node _GEN_23 = mux(_T, _GEN_2, _GEN_16) @[src/main/scala/Hello.scala 20:20]
    node _GEN_24 = mux(_T, UInt<32>("h0"), _GEN_19) @[src/main/scala/Hello.scala 16:10 20:20]
    node _GEN_25 = mux(_T, UInt<1>("h0"), _GEN_20) @[src/main/scala/Hello.scala 17:11 20:20]
    io_gcd <= _GEN_24
    io_done <= _GEN_25
    stateReg <= mux(reset, UInt<3>("h0"), _GEN_23) @[src/main/scala/Hello.scala 13:{25,25}]
    a <= mux(reset, UInt<32>("h0"), _GEN_21) @[src/main/scala/Hello.scala 14:{18,18}]
    b <= mux(reset, UInt<32>("h0"), _GEN_22) @[src/main/scala/Hello.scala 15:{18,18}]
