# system info interrupt_example on 2014.06.06.12:54:03
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1402077213
#
#
# Files generated for interrupt_example on 2014.06.06.12:54:03
files:
filepath,kind,attributes,module,is_top
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/interrupt_example.v,VERILOG,,interrupt_example,true
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_jtag_debug_module_sysclk.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_b.mif,MIF,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_oci_test_bench.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU.sdc,SDC,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_nios2_waves.do,OTHER,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_a.mif,MIF,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_b.dat,DAT,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_jtag_debug_module_tck.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_jtag_debug_module_wrapper.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_ociram_default_contents.hex,HEX,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_a.dat,DAT,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_test_bench.v,VERILOG,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_ociram_default_contents.mif,MIF,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_ociram_default_contents.dat,DAT,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_a.hex,HEX,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_CPU_rf_ram_b.hex,HEX,,interrupt_example_CPU,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_MEMORY.hex,HEX,,interrupt_example_MEMORY,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_MEMORY.v,VERILOG,,interrupt_example_MEMORY,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_JTAG_UART.v,VERILOG,,interrupt_example_JTAG_UART,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_LEDS.v,VERILOG,,interrupt_example_LEDS,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_SWITCHES.v,VERILOG,,interrupt_example_SWITCHES,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0.v,VERILOG,,interrupt_example_mm_interconnect_0,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_irq_mapper.sv,SYSTEM_VERILOG,,interrupt_example_irq_mapper,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_addr_router.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_addr_router,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_addr_router_001.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_addr_router_001,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_id_router.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_id_router,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_id_router_003.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_id_router_003,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_demux.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_demux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_demux_001,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_mux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_mux.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_mux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_mux_003,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_mux_003.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_cmd_xbar_mux_003,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_demux.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_demux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_demux_003,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_mux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_mux.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_mux,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_mux_001,false
/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,interrupt_example_mm_interconnect_0_rsp_xbar_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
interrupt_example.CPU,interrupt_example_CPU
interrupt_example.MEMORY,interrupt_example_MEMORY
interrupt_example.JTAG_UART,interrupt_example_JTAG_UART
interrupt_example.LEDS,interrupt_example_LEDS
interrupt_example.SWITCHES,interrupt_example_SWITCHES
interrupt_example.mm_interconnect_0,interrupt_example_mm_interconnect_0
interrupt_example.mm_interconnect_0.CPU_instruction_master_translator,altera_merlin_master_translator
interrupt_example.mm_interconnect_0.CPU_data_master_translator,altera_merlin_master_translator
interrupt_example.mm_interconnect_0.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
interrupt_example.mm_interconnect_0.MEMORY_s1_translator,altera_merlin_slave_translator
interrupt_example.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
interrupt_example.mm_interconnect_0.LEDS_s1_translator,altera_merlin_slave_translator
interrupt_example.mm_interconnect_0.SWITCHES_s1_translator,altera_merlin_slave_translator
interrupt_example.mm_interconnect_0.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
interrupt_example.mm_interconnect_0.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
interrupt_example.mm_interconnect_0.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
interrupt_example.mm_interconnect_0.MEMORY_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
interrupt_example.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
interrupt_example.mm_interconnect_0.LEDS_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
interrupt_example.mm_interconnect_0.SWITCHES_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
interrupt_example.mm_interconnect_0.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
interrupt_example.mm_interconnect_0.MEMORY_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
interrupt_example.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
interrupt_example.mm_interconnect_0.LEDS_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
interrupt_example.mm_interconnect_0.SWITCHES_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
interrupt_example.mm_interconnect_0.addr_router,interrupt_example_mm_interconnect_0_addr_router
interrupt_example.mm_interconnect_0.addr_router_001,interrupt_example_mm_interconnect_0_addr_router_001
interrupt_example.mm_interconnect_0.id_router,interrupt_example_mm_interconnect_0_id_router
interrupt_example.mm_interconnect_0.id_router_001,interrupt_example_mm_interconnect_0_id_router
interrupt_example.mm_interconnect_0.id_router_002,interrupt_example_mm_interconnect_0_id_router
interrupt_example.mm_interconnect_0.id_router_003,interrupt_example_mm_interconnect_0_id_router_003
interrupt_example.mm_interconnect_0.id_router_004,interrupt_example_mm_interconnect_0_id_router_003
interrupt_example.mm_interconnect_0.cmd_xbar_demux,interrupt_example_mm_interconnect_0_cmd_xbar_demux
interrupt_example.mm_interconnect_0.cmd_xbar_demux_001,interrupt_example_mm_interconnect_0_cmd_xbar_demux_001
interrupt_example.mm_interconnect_0.cmd_xbar_mux,interrupt_example_mm_interconnect_0_cmd_xbar_mux
interrupt_example.mm_interconnect_0.cmd_xbar_mux_001,interrupt_example_mm_interconnect_0_cmd_xbar_mux
interrupt_example.mm_interconnect_0.cmd_xbar_mux_002,interrupt_example_mm_interconnect_0_cmd_xbar_mux
interrupt_example.mm_interconnect_0.cmd_xbar_mux_003,interrupt_example_mm_interconnect_0_cmd_xbar_mux_003
interrupt_example.mm_interconnect_0.cmd_xbar_mux_004,interrupt_example_mm_interconnect_0_cmd_xbar_mux_003
interrupt_example.mm_interconnect_0.rsp_xbar_demux,interrupt_example_mm_interconnect_0_rsp_xbar_demux
interrupt_example.mm_interconnect_0.rsp_xbar_demux_001,interrupt_example_mm_interconnect_0_rsp_xbar_demux
interrupt_example.mm_interconnect_0.rsp_xbar_demux_002,interrupt_example_mm_interconnect_0_rsp_xbar_demux
interrupt_example.mm_interconnect_0.rsp_xbar_demux_003,interrupt_example_mm_interconnect_0_rsp_xbar_demux_003
interrupt_example.mm_interconnect_0.rsp_xbar_demux_004,interrupt_example_mm_interconnect_0_rsp_xbar_demux_003
interrupt_example.mm_interconnect_0.rsp_xbar_mux,interrupt_example_mm_interconnect_0_rsp_xbar_mux
interrupt_example.mm_interconnect_0.rsp_xbar_mux_001,interrupt_example_mm_interconnect_0_rsp_xbar_mux_001
interrupt_example.irq_mapper,interrupt_example_irq_mapper
interrupt_example.rst_controller,altera_reset_controller
