INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zach/Development/busses/busses.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zach/Development/busses/busses.srcs/sim_1/new/register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
