                                                          Log file                                                       

Generated by MIG Version 3.92 on Wed 8. Jul 15:00:10 2015


Reading design libraries of xc6vlx240t-ff1156... successful !
Clearing output directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg successful! 
Creating the temp directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_designCreating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design...successful.
...successful!
Creating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/par...successful!
Creating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/docs ...successful! 
Creating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/synth ...successful! 
Creating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/sim ...successful! 
Creating the directory C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl ...successful! 
Creating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/par/example_top.ucf...successful!
Writing the headers to C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/par/example_top.ucf  ...successful!

/*******************************************************/
/*                    Controller 0                              
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to Control bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to BankAddress bits ...
Allocating pins for memory clock signals ...successful!
Allocating pins for memory clock signals ...successful!
Allocating pins for address signals ...successful!
Allocating pins for bank address signals ...successful!
Allocating pins for memory control signals ...successful!
Allocating pins for data signals, strobes, data masks and Read Enables  ...successful!
Allocating pins to System Control signals  ...successful!
Allocating pins to system clock signals  ...successful!
User selected PIn not valid or inline with DRC. Please verify error logCopying all the files from docs ...
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/arb_mux.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/arb_row_col.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/arb_select.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_cntrl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_common.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_compare.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_mach.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_queue.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/bank_state.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/col_mach.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/mc.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/rank_cntrl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/rank_common.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/rank_mach.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/controller/round_robin_arb.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ecc/ecc_buf.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ecc/ecc_dec_fix.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ecc/ecc_gen.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ecc/ecc_merge_enc.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/ddr2_ddr3_chipscope.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/clk_ibuf.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/iodelay_ctrl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/infrastructure.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/mem_intfc.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/memc_ui_top.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/circ_buffer.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_ck_iob.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_clock_io.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_control_io.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_data_io.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_dly_ctrl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_dm_iob.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_dq_iob.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_dqs_iob.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_init.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_pd_top.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_pd.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_rdclk_gen.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_rdctrl_sync.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_rddata_sync.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_rdlvl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_read.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_top.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_write.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/phy_wrlvl.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/phy/rd_bitslip.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ui/ui_cmd.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ui/ui_rd_data.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ui/ui_top.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ui/ui_wr_data.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/sim/ddr3_model_parameters.vh ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/sim/ddr3_model.v ...successful!
 ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/mig_ucf_constraints_0.v ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/synth/mig_dcm_constraints.sdc ...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/sim/sim_tb_top.v ...successful!

Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/par/example_top.ucf ...successful!
...successful!
Generating the file C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl/ip_top/example_top.v......successful! 


Result:
        Successful!
The design output files are located in C:/cygwin64/home/gchri/grlib-gpl-1.3.7-b4144-XOR_TSP-decode/designs/leon3-xilinx-ml605/tmp/_cg/mig/example_design/rtl and ..example_design/par for rtl & ucf files respectively.