// Seed: 366759354
module module_0 (
    output id_0,
    input reg id_1,
    output id_2
);
  initial
    @*
      if (id_1#(.id_1(1'b0)) << 1) begin
        if (1) begin
          SystemTFIdentifier(id_1);
        end else id_2 <= id_1;
      end
  wand  id_3;
  logic id_4 = id_4;
  assign id_3[1'd0] = id_1;
  assign id_2 = id_1;
  logic id_5 = 1'b0;
endmodule
