<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_205207'>
<a name="inst_tag_205207"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205207" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.35</td>
<td class="s9 cl rt"><a href="mod2743_0.html#inst_tag_205207_Line" > 91.11</a></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205207_Cond" > 88.89</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205207_Toggle" > 64.84</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2743_0.html#inst_tag_205207_Branch" > 96.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.35</td>
<td class="s9 cl rt"> 91.11</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 64.84</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.39</td>
<td class="s8 cl rt"> 87.38</td>
<td class="s5 cl rt"> 56.94</td>
<td class="s2 cl rt"> 25.52</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 72.12</td>
<td class="wht cl rt"></td>
<td><a href="mod361.html#inst_tag_16329" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205208'>
<a name="inst_tag_205208"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205208" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.30</td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205208_Line" > 86.67</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205208_Cond" > 61.11</a></td>
<td class="s3 cl rt"><a href="mod2743_0.html#inst_tag_205208_Toggle" > 39.75</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205208_Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.30</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 61.11</td>
<td class="s3 cl rt"> 39.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.39</td>
<td class="s8 cl rt"> 87.38</td>
<td class="s5 cl rt"> 56.94</td>
<td class="s2 cl rt"> 25.52</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 72.12</td>
<td class="wht cl rt"></td>
<td><a href="mod361.html#inst_tag_16329" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205209'>
<a name="inst_tag_205209"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205209" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.25</td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205209_Line" > 86.67</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205209_Cond" > 61.11</a></td>
<td class="s2 cl rt"><a href="mod2743_0.html#inst_tag_205209_Toggle" > 23.55</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205209_Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.25</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 61.11</td>
<td class="s2 cl rt"> 23.55</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.39</td>
<td class="s8 cl rt"> 87.38</td>
<td class="s5 cl rt"> 56.94</td>
<td class="s2 cl rt"> 25.52</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 72.12</td>
<td class="wht cl rt"></td>
<td><a href="mod361.html#inst_tag_16329" >i_edma_pbuf_axi_tx_rd</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205210'>
<a name="inst_tag_205210"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205210" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.05</td>
<td class="s7 cl rt"><a href="mod2743_0.html#inst_tag_205210_Line" > 77.78</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205210_Cond" > 50.00</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205210_Toggle" > 56.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2743_0.html#inst_tag_205210_Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.05</td>
<td class="s7 cl rt"> 77.78</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 56.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.41</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s7 cl rt"> 73.31</td>
<td class="s6 cl rt"> 66.94</td>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.43</td>
<td class="wht cl rt"></td>
<td><a href="mod2580.html#inst_tag_191868" >i_edma_pbuf_axi_fe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205211'>
<a name="inst_tag_205211"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205211" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.91</td>
<td class="s7 cl rt"><a href="mod2743_0.html#inst_tag_205211_Line" > 77.78</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205211_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205211_Toggle" > 63.46</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2743_0.html#inst_tag_205211_Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.91</td>
<td class="s7 cl rt"> 77.78</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s6 cl rt"> 63.46</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.41</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s7 cl rt"> 73.31</td>
<td class="s6 cl rt"> 66.94</td>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.43</td>
<td class="wht cl rt"></td>
<td><a href="mod2580.html#inst_tag_191868" >i_edma_pbuf_axi_fe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205212'>
<a name="inst_tag_205212"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205212" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.72</td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205212_Line" > 86.67</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205212_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205212_Toggle" > 57.69</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2743_0.html#inst_tag_205212_Branch" > 75.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.72</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.86</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.88</td>
<td class="s7 cl rt"> 73.31</td>
<td class="s6 cl rt"> 66.94</td>
<td class="s4 cl rt"> 43.83</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.43</td>
<td class="wht cl rt"></td>
<td><a href="mod2580.html#inst_tag_191868" >i_edma_pbuf_axi_fe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205213'>
<a name="inst_tag_205213"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205213" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.37</td>
<td class="s9 cl rt"><a href="mod2743_0.html#inst_tag_205213_Line" > 91.11</a></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205213_Cond" > 88.89</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205213_Toggle" > 52.94</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2743_0.html#inst_tag_205213_Branch" > 96.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.37</td>
<td class="s9 cl rt"> 91.11</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.42</td>
<td class="s6 cl rt"> 67.64</td>
<td class="s5 cl rt"> 53.60</td>
<td class="s3 cl rt"> 34.57</td>
<td class="s3 cl rt"> 39.47</td>
<td class="s5 cl rt"> 56.80</td>
<td class="wht cl rt"></td>
<td><a href="mod674.html#inst_tag_31976" >i_edma_pbuf_axi_fe_tx</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205214'>
<a name="inst_tag_205214"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205214" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.98</td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205214_Line" > 86.67</a></td>
<td class="s5 cl rt"><a href="mod2743_0.html#inst_tag_205214_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod2743_0.html#inst_tag_205214_Toggle" > 21.60</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205214_Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.98</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.60</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.42</td>
<td class="s6 cl rt"> 67.64</td>
<td class="s5 cl rt"> 53.60</td>
<td class="s3 cl rt"> 34.57</td>
<td class="s3 cl rt"> 39.47</td>
<td class="s5 cl rt"> 56.80</td>
<td class="wht cl rt"></td>
<td><a href="mod674.html#inst_tag_31976" >i_edma_pbuf_axi_fe_tx</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_205215'>
<a name="inst_tag_205215"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy30.html#tag_urg_inst_205215" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.25</td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205215_Line" > 86.67</a></td>
<td class="s6 cl rt"><a href="mod2743_0.html#inst_tag_205215_Cond" > 61.11</a></td>
<td class="s2 cl rt"><a href="mod2743_0.html#inst_tag_205215_Toggle" > 23.57</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2743_0.html#inst_tag_205215_Branch" > 89.66</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.25</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 61.11</td>
<td class="s2 cl rt"> 23.57</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.66</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.42</td>
<td class="s6 cl rt"> 67.64</td>
<td class="s5 cl rt"> 53.60</td>
<td class="s3 cl rt"> 34.57</td>
<td class="s3 cl rt"> 39.47</td>
<td class="s5 cl rt"> 56.80</td>
<td class="wht cl rt"></td>
<td><a href="mod674.html#inst_tag_31976" >i_edma_pbuf_axi_fe_tx</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod2743.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_205207"  onclick="showContent('inst_tag_205207')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a><br>
<a href="#inst_tag_205208"  onclick="showContent('inst_tag_205208')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a><br>
<a href="#inst_tag_205209"  onclick="showContent('inst_tag_205209')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a><br>
<a href="#inst_tag_205210"  onclick="showContent('inst_tag_205210')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a><br>
<a href="#inst_tag_205211"  onclick="showContent('inst_tag_205211')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a><br>
<a href="#inst_tag_205212"  onclick="showContent('inst_tag_205212')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a><br>
<a href="#inst_tag_205213"  onclick="showContent('inst_tag_205213')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a><br>
<a href="#inst_tag_205214"  onclick="showContent('inst_tag_205214')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a><br>
<a href="#inst_tag_205215"  onclick="showContent('inst_tag_205215')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_205207'>
<a name="inst_tag_205207_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205207" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>45</td><td>41</td><td>91.11</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        1/1                 qfull &lt;= 1'b0;
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        1/1                 qfull &lt;= 1'b1;
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205207_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205207" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>18</td><td>16</td><td>88.89</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>18</td><td>16</td><td>88.89</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205207_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205207" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">118</td>
<td class="rt">64.84 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">61</td>
<td class="rt">67.03 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">57</td>
<td class="rt">62.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">118</td>
<td class="rt">64.84 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">61</td>
<td class="rt">67.03 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">57</td>
<td class="rt">62.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[31:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[40:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[13:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[31:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[40:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205207_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205207" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word0_mac</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">28</td>
<td class="rt">96.55 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "green">-3-</font>  
207               qfull <= 1'b0;
           <font color = "green">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "green">-4-</font>     
209               qfull <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205208'>
<a name="inst_tag_205208_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205208" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>45</td><td>39</td><td>86.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205208_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205208" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205208_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205208" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">322</td>
<td class="rt">128</td>
<td class="rt">39.75 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">161</td>
<td class="rt">67</td>
<td class="rt">41.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">161</td>
<td class="rt">61</td>
<td class="rt">37.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">322</td>
<td class="rt">128</td>
<td class="rt">39.75 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">161</td>
<td class="rt">67</td>
<td class="rt">41.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">161</td>
<td class="rt">61</td>
<td class="rt">37.89 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[46:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[63:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[69:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[75:70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[42:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[46:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[63:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[75:64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205208_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205208" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_status_word23_mac</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205209'>
<a name="inst_tag_205209_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205209" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>45</td><td>39</td><td>86.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205209_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205209" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205209_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205209" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">518</td>
<td class="rt">122</td>
<td class="rt">23.55 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">259</td>
<td class="rt">61</td>
<td class="rt">23.55 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">259</td>
<td class="rt">61</td>
<td class="rt">23.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">518</td>
<td class="rt">122</td>
<td class="rt">23.55 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">259</td>
<td class="rt">61</td>
<td class="rt">23.55 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">259</td>
<td class="rt">61</td>
<td class="rt">23.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[19:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[24:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[48:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[124:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[19:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[24:20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[48:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[64:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[124:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205209_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205209" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.i_edma_pbuf_axi_tx_rd.i_wb_status_to_tx_wr_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205210'>
<a name="inst_tag_205210_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205210" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>45</td><td>35</td><td>77.78</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        <font color = "red">0/1     ==>         wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};</font>
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        <font color = "red">0/1     ==>         qempty &lt;= 1'b1;</font>
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        <font color = "red">0/1     ==>       fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};</font>
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205210_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205210" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205210_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205210" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">100</td>
<td class="rt">56</td>
<td class="rt">56.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">100</td>
<td class="rt">56</td>
<td class="rt">56.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[16:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[18:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205210_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205210" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_ar_to_r_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">21</td>
<td class="rt">72.41 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "red">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "red">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "red">-2-</font>  
186               qempty <= 1'b1;
           <font color = "red">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "red">-2-</font>  
205               qfull <= 1'b0;
           <font color = "red">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "red">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "red">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205211'>
<a name="inst_tag_205211_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205211" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>45</td><td>35</td><td>77.78</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        <font color = "red">0/1     ==>         wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};</font>
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        <font color = "red">0/1     ==>         qempty &lt;= 1'b1;</font>
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        <font color = "red">0/1     ==>       fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};</font>
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205211_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205211" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205211_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205211" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">104</td>
<td class="rt">66</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">104</td>
<td class="rt">66</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">52</td>
<td class="rt">33</td>
<td class="rt">63.46 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[18:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205211_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205211" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_aw_to_w_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">21</td>
<td class="rt">72.41 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "red">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "red">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "red">-2-</font>  
186               qempty <= 1'b1;
           <font color = "red">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "red">-2-</font>  
205               qfull <= 1'b0;
           <font color = "red">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "red">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "red">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205212'>
<a name="inst_tag_205212_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205212" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>45</td><td>39</td><td>86.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>5</td><td>62.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        1/1                   for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
114                              begin
115        1/1                     if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116        1/1                       cmd_fifo[i] &lt;= din;
117                                else
118        1/1                       cmd_fifo[i] &lt;= cmd_fifo[i+1];
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        <font color = "red">0/1     ==>         wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};</font>
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        <font color = "red">0/1     ==>         qempty &lt;= 1'b1;</font>
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        <font color = "red">0/1     ==>       fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};</font>
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205212_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205212" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>18</td><td>12</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>18</td><td>12</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205212_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205212" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">52</td>
<td class="rt">30</td>
<td class="rt">57.69 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">15</td>
<td class="rt">57.69 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">15</td>
<td class="rt">57.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">5</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">52</td>
<td class="rt">30</td>
<td class="rt">57.69 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">26</td>
<td class="rt">15</td>
<td class="rt">57.69 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">26</td>
<td class="rt">15</td>
<td class="rt">57.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205212_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205212" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_w_to_b_pipeline_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "red">-1-</font>  
                                                                             <font color = "red">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "green">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "red">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "red">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "red">-2-</font>  
186               qempty <= 1'b1;
           <font color = "red">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "red">-2-</font>  
205               qfull <= 1'b0;
           <font color = "red">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "red">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "red">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205213'>
<a name="inst_tag_205213_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205213" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>45</td><td>41</td><td>91.11</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        1/1                 qfull &lt;= 1'b0;
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        1/1                 qfull &lt;= 1'b1;
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205213_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205213" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>18</td><td>16</td><td>88.89</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>18</td><td>16</td><td>88.89</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205213_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205213" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">18</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">18</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">9</td>
<td class="rt">52.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205213_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205213" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_dma_qid_buff</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">28</td>
<td class="rt">96.55 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "green">-3-</font>  
207               qfull <= 1'b0;
           <font color = "green">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "green">-4-</font>     
209               qfull <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205214'>
<a name="inst_tag_205214_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205214" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>45</td><td>39</td><td>86.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205214_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205214" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>18</td><td>9</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205214_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205214" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">162</td>
<td class="rt">35</td>
<td class="rt">21.60 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">19</td>
<td class="rt">23.46 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">16</td>
<td class="rt">19.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">162</td>
<td class="rt">35</td>
<td class="rt">21.60 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">19</td>
<td class="rt">23.46 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">16</td>
<td class="rt">19.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[35:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[35:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205214_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205214" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_add_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_205215'>
<a name="inst_tag_205215_Line"></a>
<b>Line Coverage for Instance : <a href="mod2743_0.html#inst_tag_205215" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>45</td><td>39</td><td>86.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>100</td><td>13</td><td>9</td><td>69.23</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>179</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>198</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>8</td><td>8</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
99                       begin
100        1/1             if (~rst_n)
101                        begin
102        1/1               for (j=0; j&lt;FIFO_DEPTH ; j= j+1)
103                          begin
104        1/1                 cmd_fifo[j]  &lt;= {FIFO_WIDTH{1'b0}};
105                          end
106                        end
107                        else
108                        begin
109        1/1               if (valid_push)
110                          begin
111        1/1                 if (valid_pop)
112                            begin
113        <font color = "red">0/1     ==>           for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)</font>
114                              begin
115        <font color = "red">0/1     ==>             if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})</font>
116        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= din;</font>
117                                else
118        <font color = "red">0/1     ==>               cmd_fifo[i] &lt;= cmd_fifo[i+1];</font>
119                              end
120                            end
121                            else
122        1/1                   cmd_fifo[wr_ptr] &lt;= din;
123                          end
124        1/1               else if (valid_pop)
125                          begin
126        1/1                 for (i=0;i&lt;(FIFO_DEPTH-1);i=i+1)
127        1/1                   cmd_fifo[i] &lt;= cmd_fifo[i+1];
128                           end
                        MISSING_ELSE
129                        end
130                      end
131                     
132                      assign qout            = cmd_fifo[0];
133                     
134                     //------------------------------------------------------------------------------
135                     // CMD FIFO pointers
136                     //------------------------------------------------------------------------------
137                     // Incrementing the wr_ptr for each push unless the FIFO is full.
138                     
139                      always @(posedge clk_pcie or negedge rst_n)
140                      begin
141        1/1             if (~rst_n)
142                        begin
143        1/1              wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
144                        end
145                        else
146                        begin
147        1/1               if (flush)
148        1/1                 wr_ptr &lt;= {FIFO_ADDR_WIDTH{1'b0}};
149        1/1               else if (valid_push &amp; ~valid_pop)
150        1/1                 wr_ptr &lt;= wr_ptr_inc;
151        1/1               else if (valid_pop &amp; ~valid_push)
152        1/1                 wr_ptr &lt;= wr_ptr_dec;
                        MISSING_ELSE
153                        end
154                      end
155                     
156                     
157                     generate if (FIFO_ADDR_WIDTH == 4'd1) begin : gen_fifo_addr_eq1
158                         assign wr_ptr_inc = wr_ptr + 1'h1;
159                         assign wr_ptr_dec = wr_ptr - 1'h1;
160                       end else begin : gen_fifo_addr_neq1
161                         assign wr_ptr_inc = wr_ptr + {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
162                         assign wr_ptr_dec = wr_ptr - {{FIFO_ADDR_WIDTH-1{1'b0}},1'h1};
163                       end
164                     endgenerate
165                     
166                     //------------------------------------------------------------------------------
167                     // FIFO Flags
168                     //------------------------------------------------------------------------------
169                     // The FIFO becomes empty when rd_ptr and wr_ptr point to the same location
170                     // because of a pop command . The FIFO becomes full when rd_ptr and
171                     // wr_ptr point to the same location because of a push command. When the fifo is
172                     // empty pop commands do not have any effects. When a FIFO is full push commands
173                     // do not have any effect.
174                     
175                      assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
176                     
177                      always @(posedge clk_pcie or negedge rst_n)
178                      begin
179        1/1             if (~rst_n)
180                        begin
181        1/1               qempty &lt;= 1'b1;
182                        end
183                        else
184                        begin
185        1/1               if (flush)
186        1/1                 qempty &lt;= 1'b1;
187        1/1               else if (qempty &amp;&amp; push)
188        1/1                 qempty &lt;= 1'b0;
189        1/1               else if (fifo_next_empty &amp;&amp; pop &amp;&amp; ~push)
190        1/1                 qempty &lt;= 1'b1;
                        MISSING_ELSE
191                        end
192                      end
193                     
194                      assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
195                     
196                      always @(posedge clk_pcie or negedge rst_n)
197                      begin
198        1/1             if (~rst_n)
199                        begin
200        1/1               qfull &lt;= 1'b0;
201                        end
202                        else
203                        begin
204        1/1               if (flush)
205        1/1                 qfull &lt;= 1'b0;
206        1/1               else if (qfull &amp;&amp; pop)
207        <font color = "red">0/1     ==>         qfull &lt;= 1'b0;</font>
208        1/1               else if (fifo_next_full &amp;&amp; push &amp;&amp; ~pop)
209        <font color = "red">0/1     ==>         qfull &lt;= 1'b1;</font>
                        MISSING_ELSE
210                        end
211                      end
212                     
213                      assign valid_push = push &amp; ~qfull;
214                      assign valid_pop  = pop  &amp; ~qempty;
215                     
216                      // This register contains the level of the fifo.
217                      // It is incremented each time a valid push occurs
218                      // and decremented each time a valid pop occurs.
219                      always @(posedge clk_pcie or negedge rst_n)
220                      begin
221        1/1             if (~rst_n)
222                        begin
223        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
224                        end
225        1/1             else if (flush)
226                        begin
227        1/1               fifo_level &lt;= {(FIFO_ADDR_WIDTH+1){1'b0}};
228                        end
229                        else
230                        begin
231        1/1               case ({valid_push,valid_pop})
232                          2'b01:
233        1/1                 fifo_level &lt;= fifo_level -1;
234                          2'b10:
235        1/1                 fifo_level &lt;= fifo_level +1;
236                          default:
237        1/1                 fifo_level &lt;= fifo_level;
</pre>
<hr>
<a name="inst_tag_205215_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2743_0.html#inst_tag_205215" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>18</td><td>11</td><td>61.11</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION ((wr_ptr_dec == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       187
 EXPRESSION (qempty &amp;&amp; push)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       189
 EXPRESSION (fifo_next_empty &amp;&amp; pop &amp;&amp; ((~push)))
             -------1-------    -2-    ----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       194
 EXPRESSION ((wr_ptr_inc == {FIFO_ADDR_WIDTH {1'b0}}) ? 1'b1 : 1'b0)
             --------------------1-------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       206
 EXPRESSION (qfull &amp;&amp; pop)
             --1--    -2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       208
 EXPRESSION (fifo_next_full &amp;&amp; push &amp;&amp; ((~pop)))
             -------1------    --2-    ----3---
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_205215_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2743_0.html#inst_tag_205215" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">314</td>
<td class="rt">74</td>
<td class="rt">23.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">157</td>
<td class="rt">39</td>
<td class="rt">24.84 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">157</td>
<td class="rt">35</td>
<td class="rt">22.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">314</td>
<td class="rt">74</td>
<td class="rt">23.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">157</td>
<td class="rt">39</td>
<td class="rt">24.84 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">157</td>
<td class="rt">35</td>
<td class="rt">22.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>qout[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[30:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[73:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qempty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qfull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qlevel[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk_pcie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[30:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din[73:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_205215_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2743_0.html#inst_tag_205215" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe.i_edma_pbuf_axi_fe_tx.i_tx_descr_wr_dat_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">29</td>
<td class="rt">26</td>
<td class="rt">89.66 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">194</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">179</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">198</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175         assign fifo_next_empty     = (wr_ptr_dec == {FIFO_ADDR_WIDTH{1'b0}}) ? 1'b1 : 1'b0;
                                                                                 <font color = "green">-1-</font>  
                                                                                 <font color = "green">==></font>  
                                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
194         assign fifo_next_full = (wr_ptr_inc == {FIFO_ADDR_WIDTH{1'b0}} ) ? 1'b1 : 1'b0;
                                                                             <font color = "green">-1-</font>  
                                                                             <font color = "green">==></font>  
                                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100           if (~rst_n)
              <font color = "green">-1-</font>  
101           begin
102             for (j=0; j<FIFO_DEPTH ; j= j+1)
           <font color = "green">     ==></font>
103             begin
104               cmd_fifo[j]  <= {FIFO_WIDTH{1'b0}};
105             end
106           end
107           else
108           begin
109             if (valid_push)
                <font color = "green">-2-</font>  
110             begin
111               if (valid_pop)
                  <font color = "red">-3-</font>  
112               begin
113                 for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "red">         ==></font>
114                 begin
115                   if (i == {{(32-FIFO_ADDR_WIDTH){1'b0}},wr_ptr_dec})
116                     cmd_fifo[i] <= din;
117                   else
118                     cmd_fifo[i] <= cmd_fifo[i+1];
119                 end
120               end
121               else
122                 cmd_fifo[wr_ptr] <= din;
           <font color = "green">         ==></font>
123             end
124             else if (valid_pop)
                     <font color = "green">-4-</font>  
125             begin
126               for (i=0;i<(FIFO_DEPTH-1);i=i+1)
           <font color = "green">       ==></font>
127                 cmd_fifo[i] <= cmd_fifo[i+1];
128              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141           if (~rst_n)
              <font color = "green">-1-</font>  
142           begin
143            wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">    ==></font>
144           end
145           else
146           begin
147             if (flush)
                <font color = "green">-2-</font>  
148               wr_ptr <= {FIFO_ADDR_WIDTH{1'b0}};
           <font color = "green">       ==></font>
149             else if (valid_push & ~valid_pop)
                     <font color = "green">-3-</font>  
150               wr_ptr <= wr_ptr_inc;
           <font color = "green">       ==></font>
151             else if (valid_pop & ~valid_push)
                     <font color = "green">-4-</font>  
152               wr_ptr <= wr_ptr_dec;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
179           if (~rst_n)
              <font color = "green">-1-</font>  
180           begin
181             qempty <= 1'b1;
           <font color = "green">     ==></font>
182           end
183           else
184           begin
185             if (flush)
                <font color = "green">-2-</font>  
186               qempty <= 1'b1;
           <font color = "green">       ==></font>
187             else if (qempty && push)
                     <font color = "green">-3-</font>  
188               qempty <= 1'b0;
           <font color = "green">       ==></font>
189             else if (fifo_next_empty && pop && ~push)
                     <font color = "green">-4-</font>     
190               qempty <= 1'b1;
           <font color = "green">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198           if (~rst_n)
              <font color = "green">-1-</font>  
199           begin
200             qfull <= 1'b0;
           <font color = "green">     ==></font>
201           end
202           else
203           begin
204             if (flush)
                <font color = "green">-2-</font>  
205               qfull <= 1'b0;
           <font color = "green">       ==></font>
206             else if (qfull && pop)
                     <font color = "red">-3-</font>  
207               qfull <= 1'b0;
           <font color = "red">       ==></font>
208             else if (fifo_next_full && push && ~pop)
                     <font color = "red">-4-</font>     
209               qfull <= 1'b1;
           <font color = "red">       ==></font>
                  MISSING_ELSE
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221           if (~rst_n)
              <font color = "green">-1-</font>  
222           begin
223             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
224           end
225           else if (flush)
                   <font color = "green">-2-</font>  
226           begin
227             fifo_level <= {(FIFO_ADDR_WIDTH+1){1'b0}};
           <font color = "green">     ==></font>
228           end
229           else
230           begin
231             case ({valid_push,valid_pop})
                <font color = "green">-3-</font>  
232             2'b01:
233               fifo_level <= fifo_level -1;
           <font color = "green">       ==></font>
234             2'b10:
235               fifo_level <= fifo_level +1;
           <font color = "green">       ==></font>
236             default:
237               fifo_level <= fifo_level;
           <font color = "green">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_205207">
    <li>
      <a href="#inst_tag_205207_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205207_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205207_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205207_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205208">
    <li>
      <a href="#inst_tag_205208_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205208_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205208_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205208_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205209">
    <li>
      <a href="#inst_tag_205209_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205209_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205209_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205209_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205210">
    <li>
      <a href="#inst_tag_205210_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205210_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205210_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205210_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205211">
    <li>
      <a href="#inst_tag_205211_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205211_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205211_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205211_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205212">
    <li>
      <a href="#inst_tag_205212_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205212_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205212_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205212_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205213">
    <li>
      <a href="#inst_tag_205213_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205213_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205213_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205213_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205214">
    <li>
      <a href="#inst_tag_205214_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205214_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205214_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205214_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_205215">
    <li>
      <a href="#inst_tag_205215_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_205215_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_205215_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_205215_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
