echo \`define INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_ld_br.ctrace\" > .set_testcase.v
echo \`define OUTPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_ld_br.output\" >> .set_testcase.v
echo \`define ORIG_INPUT_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_ld_br.trace\" >> .set_testcase.v
echo \`define MEMORY_IMAGE_FILE \"/mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_ld_br.hex\" >> .set_testcase.v
echo \`define TEST_CASE \"test_ld_br\" >> .set_testcase.v
echo \`define VCD_FILE \"test_ld_br.vcd\" >> .set_testcase.v
/home1/c/cis5710/tools/bin/iverilog
iverilog -Wall -Iinclude -s test_processor -o a.out .set_testcase.v lc4_alu.v lc4_cla.v lc4_decoder.v lc4_divider.v lc4_regfile.v lc4_pipeline.v include/register.v include/lc4_memory.v include/clock_util.v include/delay_eight_cycles.v include/bram.v testbench_lc4_processor.v
./a.out
INFO: include/bram.v:45: /mnt/castor/seas_home/s/shantz/cis5710/CIS5710_Shantykins/lab4-pipeline/test_data/test_ld_br.hex
      Time: 0 Scope: test_processor.memory.memory
VCD info: dumpfile pipeline.vcd opened for output.
Cycle number:           0
Error at cycle          15: stall should be 3 (but was 0)
Error at cycle          16: stall should be 0 (but was 2)
Error at cycle          16: pc should be 820b (but was 820c)
Error at cycle          16: insn should be 0e01 (BRnzp 000000001) but was 0000 (NOP)
Error at cycle          18: stall should be 2 (but was 0)
Error at cycle          19: stall should be 0 (but was 3)
Error at cycle          19: pc should be 820d (but was 820e)
Error at cycle          19: insn should be 6480 (LDR R2 R2 SEXT(000000)) but was 0000 (NOP)
Error at cycle          19: regfile_we should be 1 (but was 0)
Error at cycle          19: regfile_reg should be 2 (but was 0)
Error at cycle          19: regfile_in should be b00f (but was 820f)
Error at cycle          19: nzp_we should be 1 (but was 0)
Error at cycle          19: dmem_addr should be b010 (but was 0000)
Error at cycle          19: dmem_data should be b00f (but was 0000)
Error at cycle          20: stall should be 3 (but was 0)
Error at cycle          21: pc should be 820e (but was 820f)
Error at cycle          21: insn should be 64be (LDR R2 R2 SEXT(111110)) but was 6500 (LDR R2 R4 SEXT(000000))
Error at cycle          21: regfile_in should be b010 (but was b00f)
Error at cycle          21: dmem_addr should be b00d (but was b010)
Error at cycle          21: dmem_data should be b010 (but was b00f)
Error at cycle          22: pc should be 820f (but was 8210)
Error at cycle          22: insn should be 6500 (LDR R2 R4 SEXT(000000)) but was 193e (ADDI R4 R4 SEXT(11110))
Error at cycle          22: regfile_reg should be 2 (but was 4)
Error at cycle          22: regfile_in should be b00f (but was b00e)
Error at cycle          22: dmem_addr should be b010 (but was 0000)
Error at cycle          22: dmem_data should be b00f (but was 0000)
Error at cycle          23: pc should be 8210 (but was 8211)
Error at cycle          23: insn should be 193e (ADDI R4 R4 SEXT(11110)) but was 613f (LDR R0 R4 SEXT(111111))
Error at cycle          23: regfile_reg should be 4 (but was 0)
Error at cycle          23: regfile_in should be b00e (but was b010)
Error at cycle          23: dmem_addr should be 0000 (but was b00d)
Error at cycle          23: dmem_data should be 0000 (but was b010)
Error at cycle          24: pc should be 8211 (but was 8212)
Error at cycle          24: insn should be 613f (LDR R0 R4 SEXT(111111)) but was 0602 (BRzp 000000010)
Error at cycle          24: regfile_we should be 1 (but was 0)
Error at cycle          24: regfile_reg should be 0 (but was 3)
Error at cycle          24: regfile_in should be b010 (but was 8215)
Error at cycle          24: nzp_we should be 1 (but was 0)
Error at cycle          24: dmem_addr should be b00d (but was 0000)
Error at cycle          24: dmem_data should be b010 (but was 0000)
Error at cycle          25: stall should be 3 (but was 0)
Error at cycle          26: pc should be 8212 (but was 8214)
Error at cycle          26: insn should be 0602 (BRzp 000000010) but was 68c0 (LDR R4 R3 SEXT(000000))
Error at cycle          26: regfile_we should be 0 (but was 1)
Error at cycle          26: nzp_we should be 0 (but was 1)
Error at cycle          26: dmem_addr should be 0000 (but was b00f)
Error at cycle          26: dmem_data should be 0000 (but was d011)
Error at cycle          27: pc should be 8213 (but was 8215)
Error at cycle          27: insn should be 7800 (STR R4 R0 SEXT(000000)) but was 6000 (LDR R0 R0 SEXT(000000))
Error at cycle          27: regfile_we should be 0 (but was 1)
Error at cycle          27: nzp_we should be 0 (but was 1)
Error at cycle          27: dmem_we should be 1 (but was 0)
Error at cycle          28: pc should be 8214 (but was 8216)
Error at cycle          28: insn should be 68c0 (LDR R4 R3 SEXT(000000)) but was 6100 (LDR R0 R4 SEXT(000000))
Error at cycle          28: regfile_reg should be 4 (but was 0)
Error at cycle          28: dmem_addr should be b00f (but was d011)
Error at cycle          29: pc should be 8215 (but was 8217)
Error at cycle          29: insn should be 6000 (LDR R0 R0 SEXT(000000)) but was 6480 (LDR R2 R2 SEXT(000000))
Error at cycle          29: regfile_reg should be 0 (but was 2)
Error at cycle          29: regfile_in should be b00e (but was d011)
Error at cycle          29: dmem_addr should be b010 (but was b00f)
Error at cycle          29: dmem_data should be b00e (but was d011)
Error at cycle          30: pc should be 8216 (but was 8218)
Error at cycle          30: insn should be 6100 (LDR R0 R4 SEXT(000000)) but was 0602 (BRzp 000000010)
Error at cycle          30: regfile_we should be 1 (but was 0)
Error at cycle          30: regfile_reg should be 0 (but was 3)
Error at cycle          30: regfile_in should be d011 (but was 821b)
Error at cycle          30: nzp_we should be 1 (but was 0)
Error at cycle          30: dmem_addr should be d011 (but was 0000)
Error at cycle          30: dmem_data should be d011 (but was 0000)
Error at cycle          31: pc should be 8217 (but was 8219)
Error at cycle          31: insn should be 6480 (LDR R2 R2 SEXT(000000)) but was 6900 (LDR R4 R4 SEXT(000000))
Error at cycle          31: regfile_reg should be 2 (but was 4)
Error at cycle          31: dmem_addr should be b00f (but was d011)
Error at cycle          32: stall should be 3 (but was 0)
Error at cycle          33: pc should be 8218 (but was 821b)
Error at cycle          33: insn should be 0602 (BRzp 000000010) but was 1621 (ADDI R3 R0 SEXT(00001))
Error at cycle          33: regfile_we should be 0 (but was 1)
Error at cycle          33: nzp_we should be 0 (but was 1)
Error at cycle          34: pc should be 8219 (but was 821c)
Error at cycle          35: pc should be 821a (but was 821d)
Error at cycle          35: insn should be 7401 (STR R2 R0 SEXT(000001)) but was 703f (STR R0 R0 SEXT(111111))
Error at cycle          35: dmem_addr should be d012 (but was d010)
Error at cycle          36: pc should be 821b (but was 821e)
Error at cycle          36: insn should be 1621 (ADDI R3 R0 SEXT(00001)) but was 6080 (LDR R0 R2 SEXT(000000))
Error at cycle          36: regfile_reg should be 3 (but was 0)
Error at cycle          36: regfile_in should be d012 (but was d011)
Error at cycle          36: dmem_addr should be 0000 (but was d011)
Error at cycle          36: dmem_data should be 0000 (but was d011)
Error at cycle          37: pc should be 821c (but was 821f)
Error at cycle          37: insn should be 6900 (LDR R4 R4 SEXT(000000)) but was 16e0 (ADDI R3 R3 SEXT(00000))
Error at cycle          37: regfile_reg should be 4 (but was 3)
Error at cycle          37: regfile_in should be d011 (but was d012)
Error at cycle          37: dmem_addr should be d011 (but was 0000)
Error at cycle          37: dmem_data should be d011 (but was 0000)
Error at cycle          38: pc should be 821d (but was 8220)
Error at cycle          38: insn should be 703f (STR R0 R0 SEXT(111111)) but was 76be (STR R3 R2 SEXT(111110))
Error at cycle          38: dmem_addr should be d010 (but was d00f)
Error at cycle          38: dmem_data should be d011 (but was d012)
Error at cycle          39: pc should be 821e (but was 8221)
Error at cycle          39: insn should be 6080 (LDR R0 R2 SEXT(000000)) but was 6900 (LDR R4 R4 SEXT(000000))
Error at cycle          39: regfile_reg should be 0 (but was 4)
Error at cycle          40: pc should be 821f (but was 8222)
Error at cycle          40: insn should be 16e0 (ADDI R3 R3 SEXT(00000)) but was 0202 (BRp 000000010)
Error at cycle          40: regfile_we should be 1 (but was 0)
Error at cycle          40: regfile_reg should be 3 (but was 1)
Error at cycle          40: regfile_in should be d012 (but was 8225)
Error at cycle          40: nzp_we should be 1 (but was 0)
Error at cycle          41: pc should be 8220 (but was 8223)
Error at cycle          41: insn should be 76be (STR R3 R2 SEXT(111110)) but was 0601 (BRzp 000000001)
Error at cycle          41: dmem_we should be 1 (but was 0)
Error at cycle          41: dmem_addr should be d00f (but was 0000)
Error at cycle          41: dmem_data should be d012 (but was 0000)
Error at cycle          42: pc should be 8221 (but was 8224)
Error at cycle          42: insn should be 6900 (LDR R4 R4 SEXT(000000)) but was 6880 (LDR R4 R2 SEXT(000000))
Error at cycle          43: stall should be 3 (but was 0)
Error at cycle          44: stall should be 0 (but was 3)
Error at cycle          44: pc should be 8222 (but was 8226)
Error at cycle          44: insn should be 0202 (BRp 000000010) but was 0000 (NOP)
Error at cycle          45: pc should be 8223 (but was 8226)
Error at cycle          45: insn should be 0601 (BRzp 000000001) but was 64c0 (LDR R2 R3 SEXT(000000))
Error at cycle          45: regfile_we should be 0 (but was 1)
Error at cycle          45: nzp_we should be 0 (but was 1)
Error at cycle          45: dmem_addr should be 0000 (but was d011)
Error at cycle          45: dmem_data should be 0000 (but was d011)
Error at cycle          46: pc should be 8224 (but was 8227)
Error at cycle          46: insn should be 6880 (LDR R4 R2 SEXT(000000)) but was 16fe (ADDI R3 R3 SEXT(11110))
Error at cycle          46: regfile_reg should be 4 (but was 3)
Error at cycle          46: regfile_in should be d011 (but was d00f)
Error at cycle          46: dmem_addr should be d011 (but was 0000)
Error at cycle          46: dmem_data should be d011 (but was 0000)
Error at cycle          47: pc should be 8225 (but was 8228)
Error at cycle          47: insn should be 6680 (LDR R3 R2 SEXT(000000)) but was 6481 (LDR R2 R2 SEXT(000001))
Error at cycle          47: regfile_reg should be 3 (but was 2)
Error at cycle          47: dmem_addr should be d011 (but was d012)
Error at cycle          48: stall should be 3 (but was 0)
Error at cycle          49: pc should be 8226 (but was 822a)
Error at cycle          49: insn should be 64c0 (LDR R2 R3 SEXT(000000)) but was 6080 (LDR R0 R2 SEXT(000000))
Error at cycle          49: regfile_reg should be 2 (but was 0)
Error at cycle          50: pc should be 8227 (but was 822b)
Error at cycle          50: insn should be 16fe (ADDI R3 R3 SEXT(11110)) but was 7081 (STR R0 R2 SEXT(000001))
Error at cycle          50: regfile_we should be 1 (but was 0)
Error at cycle          50: regfile_reg should be 3 (but was 0)
Error at cycle          50: regfile_in should be d00f (but was d012)
Error at cycle          50: nzp_we should be 1 (but was 0)
Error at cycle          50: dmem_we should be 0 (but was 1)
Error at cycle          50: dmem_addr should be 0000 (but was d012)
Error at cycle          50: dmem_data should be 0000 (but was d011)
Error at cycle          51: pc should be 8228 (but was 822c)
Error at cycle          51: insn should be 6481 (LDR R2 R2 SEXT(000001)) but was 0401 (BRz 000000001)
Error at cycle          51: regfile_we should be 1 (but was 0)
Error at cycle        7709: your pipeline has stalled for more than 5 cycles in a row, which should never happen. This might indicate your pipeline will be stuck stalling forever.
<scorePossible>     59199</scorePossible>
<scoreActual>         0</scoreActual>
