
---------- Begin Simulation Statistics ----------
final_tick                                58115784074                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  18857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702416                       # Number of bytes of host memory used
host_op_rate                                    29324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1060.60                       # Real time elapsed on the host
host_tick_rate                               54795257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000002                       # Number of instructions simulated
sim_ops                                      31100781                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058116                       # Number of seconds simulated
sim_ticks                                 58115784074                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  41914914                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22194746                       # number of cc regfile writes
system.cpu.committedInsts                    20000002                       # Number of Instructions Simulated
system.cpu.committedOps                      31100781                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.452478                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.452478                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1159                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      431                       # number of floating regfile writes
system.cpu.idleCycles                           58332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31555                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7573196                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.181287                       # Inst execution rate
system.cpu.iew.exec_refs                    134789653                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   66573716                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                33089510                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              68253560                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            7865076                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               802                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             67107833                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           255394967                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              68215937                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            401310                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             246947595                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    112                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3212539                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1930203                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2901855                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            274                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8797                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          22758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 112163889                       # num instructions consuming a value
system.cpu.iew.wb_count                     179383237                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.815309                       # average fanout of values written-back
system.cpu.iew.wb_producers                  91448284                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.858089                       # insts written-back per cycle
system.cpu.iew.wb_sent                      243905119                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                463794364                       # number of integer regfile reads
system.cpu.int_regfile_writes               106816819                       # number of integer regfile writes
system.cpu.ipc                               0.095671                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.095671                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          62983883     25.46%     25.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              49220613     19.90%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  102      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   8      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  123      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  120      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 172      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             68237657     27.59%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            66905906     27.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              94      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            169      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247348907                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     758                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1492                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          712                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                948                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17852142                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.072174                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   87175      0.49%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               15708143     87.99%     88.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2056800     11.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               10      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              202216408                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          721540869                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    179382525                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         479688444                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  247529836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 247348907                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             7865131                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       224294151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1155                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved        7633801                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18550442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     208991252                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.183537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.384339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           160064990     76.59%     76.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3727034      1.78%     78.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4066549      1.95%     80.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4926499      2.36%     82.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5498348      2.63%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8434729      4.04%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8431832      4.03%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4778919      2.29%     95.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             9062352      4.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       208991252                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.183207                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits      1431375                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      4562984                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements      3059395                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      5994359                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses     65501617                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits        34586                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses     65467031                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads          2996753                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect      1431375                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      4562984                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads      4912436                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect      3142403                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect       543915                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads            68253560                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads            207738                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160294                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             68253560                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            67107833                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               149848248                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                        209049584                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   418                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       749017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1502693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       752727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          594                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1506419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            594                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9543100                       # Number of BP lookups
system.cpu.branchPred.condPredicted           9123923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             29875                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8252830                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8251964                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.989507                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   19745                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              155                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       151638640                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          231330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             29657                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    189391254                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.164214                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.944281                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       179952372     95.02%     95.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4335467      2.29%     97.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          537622      0.28%     97.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1451514      0.77%     98.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          511005      0.27%     98.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          392615      0.21%     98.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          155301      0.08%     98.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           46237      0.02%     98.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2009121      1.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    189391254                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               31100781                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12387585                       # Number of memory references committed
system.cpu.commit.loads                       7560591                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2658603                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                        612                       # Number of committed floating point instructions.
system.cpu.commit.integer                    30809300                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 15456                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       291116      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     18421581     59.23%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           96      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           49      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           98      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          154      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7560523     24.31%     84.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4826842     15.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           68      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     31100781                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2009121                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     64959639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64959639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64959641                       # number of overall hits
system.cpu.dcache.overall_hits::total        64959641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3616798                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3616798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3633182                       # number of overall misses
system.cpu.dcache.overall_misses::total       3633182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 168018341392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 168018341392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 168018341392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 168018341392                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     68576437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     68576437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     68592823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     68592823                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052967                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052967                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46454.997319                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46454.997319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46245.506389                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46245.506389                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1358230                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             20901                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.983972                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       442256                       # number of writebacks
system.cpu.dcache.writebacks::total            442256                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2879988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2879988                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2879988                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2879988                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       736810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       736810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       753194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753194                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  51954403630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51954403630                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53241292318                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53241292318                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010981                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010981                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70512.620119                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70512.620119                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70687.355871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70687.355871                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     60566967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        60566967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3182485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3182485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 136825497344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 136825497344                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     63749452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     63749452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42993.289000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42993.289000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      2879988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2879988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       302497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       302497                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21003037610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21003037610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004745                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69432.217873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69432.217873                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4392672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4392672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       434313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       434313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  31192844048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31192844048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4826985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4826985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71821.115297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71821.115297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       434313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       434313                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30951366020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30951366020                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.089976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089976                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71265.115297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71265.115297                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        16386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16386                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   1286888688                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1286888688                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.999878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.999878                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78545.452148                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78545.452148                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           427.872057                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65712835                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753194                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.245564                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160962                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.872057                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.835688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.835688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          110                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         549495778                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        549495778                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 13365973                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             155995426                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34925574                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2774076                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1930203                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              6416090                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   269                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              270581535                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1255                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    68197978                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    66573717                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         20439                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1134503                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           26268974                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216760861                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9543100                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8271735                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     180791422                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3860934                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           335                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  24726147                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                238845                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          208991252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.559388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.924024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                158261915     75.73%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2742291      1.31%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   933660      0.45%     77.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1612898      0.77%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1194127      0.57%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6876773      3.29%     82.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  8195483      3.92%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  5275911      2.52%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23898194     11.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            208991252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.045650                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.036887                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     24725470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24725470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24725470                       # number of overall hits
system.cpu.icache.overall_hits::total        24725470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44833894                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44833894                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44833894                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44833894                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24726147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24726147                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24726147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24726147                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66224.363368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66224.363368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66224.363368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66224.363368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          179                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          179                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35473356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35473356                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35473356                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35473356                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71231.638554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71231.638554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71231.638554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71231.638554                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24725470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24725470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44833894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44833894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24726147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24726147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66224.363368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66224.363368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          179                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35473356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35473356                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71231.638554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71231.638554                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.107745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24725968                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               498                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49650.538153                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.107745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.775601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.775601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         197809674                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        197809674                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24726202                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3000689                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                60692962                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1670                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 274                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               62280831                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  20856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58115784074                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1930203                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 14843435                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                88318988                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            508                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  35948740                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              67949378                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              256381568                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                154921                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 465488                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 280533                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               68581509                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           132905710                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   597655833                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                404455544                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1232                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33434483                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 99471168                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19235878                       # count of insts added to the skid buffer
system.cpu.rob.reads                        345417719                       # The number of ROB reads
system.cpu.rob.writes                       385079689                       # The number of ROB writes
system.cpu.thread_0.numInsts                 20000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   31100781                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       15                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      15                       # number of overall hits
system.l2.demand_misses::.cpu.inst                495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             753182                       # number of demand (read+write) misses
system.l2.demand_misses::total                 753677                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               495                       # number of overall misses
system.l2.overall_misses::.cpu.data            753182                       # number of overall misses
system.l2.overall_misses::total                753677                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35038564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  52570917838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52605956402                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35038564                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  52570917838                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52605956402                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           753194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               753692                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          753194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              753692                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999984                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999984                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70784.977778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69798.425663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69799.073611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70784.977778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69798.425663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69799.073611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              440403                       # number of writebacks
system.l2.writebacks::total                    440403                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        753181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            753676                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       753181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           753676                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32217178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  48281339540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  48313556718                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32217178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  48281339540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  48313556718                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65085.208081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64103.236194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64103.881135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65085.208081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64103.236194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64103.881135                       # average overall mshr miss latency
system.l2.replacements                         749611                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       442256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           442256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       442256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       442256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          434304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              434304                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  30548107840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30548107840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        434313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            434313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70338.076186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70338.076186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       434304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         434304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  28073545990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28073545990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64640.311832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64640.311832                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35038564                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35038564                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70784.977778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70784.977778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32217178                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32217178                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65085.208081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65085.208081                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       318878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          318878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  22022809998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22022809998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       318881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        318881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69063.434912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69063.434912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       318877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       318877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  20207793550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20207793550                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63371.750079                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63371.750079                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3218.532037                       # Cycle average of tags in use
system.l2.tags.total_refs                     1506413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    753707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.308064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        83.416997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3134.806976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.765334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.785774                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12805019                       # Number of tag accesses
system.l2.tags.data_accesses                 12805019                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    440403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    753181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001027792876                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27515                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27515                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1928105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             413386                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      753676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     440403                       # Number of write requests accepted
system.mem_ctrls.readBursts                    753676                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   440403                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                753676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               440403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  721304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        27515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.391023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.686663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.302018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          27387     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           42      0.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            6      0.02%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.01%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           13      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.00%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           23      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           12      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            7      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           12      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27515                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.100758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27447     99.75%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      0.23%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27515                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                48235264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28185792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    829.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58115645352                       # Total gap between requests
system.mem_ctrls.avgGap                      48669.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        31680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     48203584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     28184064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 545118.688576260465                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 829440482.789002895355                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 484964015.354463160038                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          495                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       753181                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       440403                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14004098                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  20679471370                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1437464460250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28291.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27456.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3263975.18                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        31680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     48203584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      48235264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     28185792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     28185792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       753181                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         753676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       440403                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        440403                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       545119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    829440483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        829985601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       545119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       545119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    484993749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       484993749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    484993749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       545119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    829440483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1314979351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               753676                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              440376                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        47136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        47101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        47101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        47020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        47082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        47002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        47026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        47071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        47220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        47178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        47130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        47153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        47130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        47103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        27457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        27406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        27514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        27533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        27532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        27563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        27560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        27687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        27484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        27520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        27520                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6562050468                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3768380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        20693475468                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8706.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27456.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              676401                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             396488                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       121162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   630.713920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   533.397598                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.453125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4663      3.85%      3.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9550      7.88%     11.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3836      3.17%     14.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4394      3.63%     18.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        54835     45.26%     63.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1706      1.41%     65.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3007      2.48%     67.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3486      2.88%     70.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        35685     29.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       121162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              48235264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           28184064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              829.985601                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              484.964015                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       431505900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       229350825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2688488460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1148634900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4587058320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18743487840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6532471680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   34360997925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.250698                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16783156794                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1940380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39392247280                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       433597920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       230458965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2692758180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1150127820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4587058320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18736871280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6538043520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   34368916005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.386945                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  16799406656                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1940380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39375997418                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             319372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       440403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           308614                       # Transaction distribution
system.membus.trans_dist::ReadExReq            434304                       # Transaction distribution
system.membus.trans_dist::ReadExResp           434304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        319372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2256369                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      2256369                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2256369                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     76421056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     76421056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                76421056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            753676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  753676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              753676                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3877068150                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3975218084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            319379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       882659                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          619634                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           434313                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          434313                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           498                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       318881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2259070                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2260111                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     76508800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76543552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          749611                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28185792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1503303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000398                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1502704     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    599      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1503303                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58115784074                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          664703838                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            415332                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         628164073                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
