 
****************************************
Report : design
Design : sec_encoder_136_128
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:30:04 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed14rvt_base_tt0p8v25c (File: /home/net/local/SAED14nm_EDK_08_2024/SAED14nm_EDK_STD_RVT/liberty/nldm/base/saed14rvt_base_tt0p8v25c.db)

Local Link Library:

    {saed14rvt_base_tt0p8v25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt0p8v25c
    Library : saed14rvt_base_tt0p8v25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   8000
Location       :   saed14rvt_base_tt0p8v25c
Resistance     :   0.0015727
Capacitance    :   0.000312
Area           :   0.01
Slope          :   90.6464
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    13.94
     2    31.80
     3    51.61
     4    73.61
     5    98.05
     6   125.17
     7   155.23
     8   188.46
     9   225.12
    10   265.45
    11   309.71
    12   358.13
    13   410.96
    14   468.46
    15   530.86
    16   598.42
    17   671.38
    18   749.98
    19   834.49
    20   925.13



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
