module lfsr( 
input clk,
input reset,
output [4:0] q
); 
reg [4:0] r_reg;
wire [4:0] r_next;
wire feedback_value;

always @(posedge clk)
	if (reset)
		r_reg <= 5'h1;
	else
		r_reg <= r_next;
	
	assign r_next = {r_reg[2] ^ r_reg[4], 5'h1};
	assign feedback_value = r_reg[2] ^ r_reg[4];
	
endmodule