0.7
2020.2
Nov 18 2020
09:47:47
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/AESL_axi_master_gmem.v,1691502064,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/AESL_axi_slave_control.v,1691502064,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/csv_file_dump.sv,1691502064,systemVerilog,,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dataflow_monitor.sv,1691502064,systemVerilog,,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_manager.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/csv_file_dump.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_fifo_monitor.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_process_monitor.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_fifo_interface.sv,1691502064,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_fifo_monitor.sv,1691502064,systemVerilog,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_fifo_interface.sv,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_process_interface.sv,1691502064,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_process_monitor.sv,1691502064,systemVerilog,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_process_interface.sv,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv,1691502064,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/fifo_para.vh,1691502064,verilog,,,,,,,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/ip/xil_defaultlib/FAcc.v,1691502073,systemVerilog,,,,FAcc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/ip/xil_defaultlib/lenet5_ap_fadd_3_full_dsp_32.v,1691502075,systemVerilog,,,,lenet5_ap_fadd_3_full_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/ip/xil_defaultlib/lenet5_ap_fcmp_0_no_dsp_32.v,1691502077,systemVerilog,,,,lenet5_ap_fcmp_0_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/ip/xil_defaultlib/lenet5_ap_fmul_2_max_dsp_32.v,1691502079,systemVerilog,,,,lenet5_ap_fmul_2_max_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5.autotb.v,1691502064,systemVerilog,,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/fifo_para.vh,apatb_lenet5_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5.v,1691502007,systemVerilog,,,,lenet5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_control_s_axi.v,1691502010,systemVerilog,,,,lenet5_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_facc_32ns_32ns_1ns_32_5_no_dsp_1.v,1691502010,systemVerilog,,,,lenet5_facc_32ns_32ns_1ns_32_5_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_fadd_32ns_32ns_32_5_full_dsp_1.v,1691502010,systemVerilog,,,,lenet5_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_fcmp_32ns_32ns_1_2_no_dsp_1.v,1691502010,systemVerilog,,,,lenet5_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_feature_out_conv0.v,1691502011,systemVerilog,,,,lenet5_feature_out_conv0;lenet5_feature_out_conv0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_feature_out_conv1.v,1691502011,systemVerilog,,,,lenet5_feature_out_conv1;lenet5_feature_out_conv1_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_feature_out_fc0.v,1691502011,systemVerilog,,,,lenet5_feature_out_fc0;lenet5_feature_out_fc0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_feature_out_pool0.v,1691502011,systemVerilog,,,,lenet5_feature_out_pool0;lenet5_feature_out_pool0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_feature_out_pool1.v,1691502011,systemVerilog,,,,lenet5_feature_out_pool1;lenet5_feature_out_pool1_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_fmul_32ns_32ns_32_4_max_dsp_1.v,1691502010,systemVerilog,,,,lenet5_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/lenet5_gmem_m_axi.v,1691502011,systemVerilog,,,,lenet5_gmem_m_axi;lenet5_gmem_m_axi_buffer;lenet5_gmem_m_axi_decoder;lenet5_gmem_m_axi_fifo;lenet5_gmem_m_axi_read;lenet5_gmem_m_axi_reg_slice;lenet5_gmem_m_axi_throttle;lenet5_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/nodf_module_interface.sv,1691502064,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/nodf_module_monitor.sv,1691502064,systemVerilog,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/nodf_module_interface.sv,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv;E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_agent.sv,1691502064,systemVerilog,,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_manager.sv,1691502064,systemVerilog,,,E:/HLSproj/LeNet5_hls_proj/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
