{
  "module_name": "pca9450.h",
  "hash_id": "c2245e48b4eb266e0fc7479493dc824d30a9d34eba6636e503f4dcb5f32676ae",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/regulator/pca9450.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_REG_PCA9450_H__\n#define __LINUX_REG_PCA9450_H__\n\n#include <linux/regmap.h>\n\nenum pca9450_chip_type {\n\tPCA9450_TYPE_PCA9450A = 0,\n\tPCA9450_TYPE_PCA9450BC,\n\tPCA9450_TYPE_AMOUNT,\n};\n\nenum {\n\tPCA9450_BUCK1 = 0,\n\tPCA9450_BUCK2,\n\tPCA9450_BUCK3,\n\tPCA9450_BUCK4,\n\tPCA9450_BUCK5,\n\tPCA9450_BUCK6,\n\tPCA9450_LDO1,\n\tPCA9450_LDO2,\n\tPCA9450_LDO3,\n\tPCA9450_LDO4,\n\tPCA9450_LDO5,\n\tPCA9450_REGULATOR_CNT,\n};\n\nenum {\n\tPCA9450_DVS_LEVEL_RUN = 0,\n\tPCA9450_DVS_LEVEL_STANDBY,\n\tPCA9450_DVS_LEVEL_MAX,\n};\n\n#define PCA9450_BUCK1_VOLTAGE_NUM\t0x80\n#define PCA9450_BUCK2_VOLTAGE_NUM\t0x80\n#define PCA9450_BUCK3_VOLTAGE_NUM\t0x80\n#define PCA9450_BUCK4_VOLTAGE_NUM\t0x80\n\n#define PCA9450_BUCK5_VOLTAGE_NUM\t0x80\n#define PCA9450_BUCK6_VOLTAGE_NUM\t0x80\n\n#define PCA9450_LDO1_VOLTAGE_NUM\t0x08\n#define PCA9450_LDO2_VOLTAGE_NUM\t0x08\n#define PCA9450_LDO3_VOLTAGE_NUM\t0x20\n#define PCA9450_LDO4_VOLTAGE_NUM\t0x20\n#define PCA9450_LDO5_VOLTAGE_NUM\t0x10\n\nenum {\n\tPCA9450_REG_DEV_ID\t    = 0x00,\n\tPCA9450_REG_INT1\t    = 0x01,\n\tPCA9450_REG_INT1_MSK\t    = 0x02,\n\tPCA9450_REG_STATUS1\t    = 0x03,\n\tPCA9450_REG_STATUS2\t    = 0x04,\n\tPCA9450_REG_PWRON_STAT\t    = 0x05,\n\tPCA9450_REG_SWRST\t    = 0x06,\n\tPCA9450_REG_PWRCTRL         = 0x07,\n\tPCA9450_REG_RESET_CTRL      = 0x08,\n\tPCA9450_REG_CONFIG1         = 0x09,\n\tPCA9450_REG_CONFIG2         = 0x0A,\n\tPCA9450_REG_BUCK123_DVS     = 0x0C,\n\tPCA9450_REG_BUCK1OUT_LIMIT  = 0x0D,\n\tPCA9450_REG_BUCK2OUT_LIMIT  = 0x0E,\n\tPCA9450_REG_BUCK3OUT_LIMIT  = 0x0F,\n\tPCA9450_REG_BUCK1CTRL       = 0x10,\n\tPCA9450_REG_BUCK1OUT_DVS0   = 0x11,\n\tPCA9450_REG_BUCK1OUT_DVS1   = 0x12,\n\tPCA9450_REG_BUCK2CTRL       = 0x13,\n\tPCA9450_REG_BUCK2OUT_DVS0   = 0x14,\n\tPCA9450_REG_BUCK2OUT_DVS1   = 0x15,\n\tPCA9450_REG_BUCK3CTRL       = 0x16,\n\tPCA9450_REG_BUCK3OUT_DVS0   = 0x17,\n\tPCA9450_REG_BUCK3OUT_DVS1   = 0x18,\n\tPCA9450_REG_BUCK4CTRL       = 0x19,\n\tPCA9450_REG_BUCK4OUT        = 0x1A,\n\tPCA9450_REG_BUCK5CTRL       = 0x1B,\n\tPCA9450_REG_BUCK5OUT        = 0x1C,\n\tPCA9450_REG_BUCK6CTRL       = 0x1D,\n\tPCA9450_REG_BUCK6OUT        = 0x1E,\n\tPCA9450_REG_LDO_AD_CTRL     = 0x20,\n\tPCA9450_REG_LDO1CTRL        = 0x21,\n\tPCA9450_REG_LDO2CTRL        = 0x22,\n\tPCA9450_REG_LDO3CTRL        = 0x23,\n\tPCA9450_REG_LDO4CTRL        = 0x24,\n\tPCA9450_REG_LDO5CTRL_L      = 0x25,\n\tPCA9450_REG_LDO5CTRL_H      = 0x26,\n\tPCA9450_REG_LOADSW_CTRL     = 0x2A,\n\tPCA9450_REG_VRFLT1_STS      = 0x2B,\n\tPCA9450_REG_VRFLT2_STS      = 0x2C,\n\tPCA9450_REG_VRFLT1_MASK     = 0x2D,\n\tPCA9450_REG_VRFLT2_MASK     = 0x2E,\n\tPCA9450_MAX_REGISTER\t    = 0x2F,\n};\n\n \n#define BUCK_ENMODE_OFF\t\t\t0x00\n#define BUCK_ENMODE_ONREQ\t\t0x01\n#define BUCK_ENMODE_ONREQ_STBYREQ\t0x02\n#define BUCK_ENMODE_ON\t\t\t0x03\n\n \n#define BUCK1_RAMP_MASK\t\t\t0xC0\n#define BUCK1_RAMP_25MV\t\t\t0x0\n#define BUCK1_RAMP_12P5MV\t\t0x1\n#define BUCK1_RAMP_6P25MV\t\t0x2\n#define BUCK1_RAMP_3P125MV\t\t0x3\n#define BUCK1_DVS_CTRL\t\t\t0x10\n#define BUCK1_AD\t\t\t0x08\n#define BUCK1_FPWM\t\t\t0x04\n#define BUCK1_ENMODE_MASK\t\t0x03\n\n \n#define BUCK2_RAMP_MASK\t\t\t0xC0\n#define BUCK2_RAMP_25MV\t\t\t0x0\n#define BUCK2_RAMP_12P5MV\t\t0x1\n#define BUCK2_RAMP_6P25MV\t\t0x2\n#define BUCK2_RAMP_3P125MV\t\t0x3\n#define BUCK2_DVS_CTRL\t\t\t0x10\n#define BUCK2_AD\t\t\t0x08\n#define BUCK2_FPWM\t\t\t0x04\n#define BUCK2_ENMODE_MASK\t\t0x03\n\n \n#define BUCK3_RAMP_MASK\t\t\t0xC0\n#define BUCK3_RAMP_25MV\t\t\t0x0\n#define BUCK3_RAMP_12P5MV\t\t0x1\n#define BUCK3_RAMP_6P25MV\t\t0x2\n#define BUCK3_RAMP_3P125MV\t\t0x3\n#define BUCK3_DVS_CTRL\t\t\t0x10\n#define BUCK3_AD\t\t\t0x08\n#define BUCK3_FPWM\t\t\t0x04\n#define BUCK3_ENMODE_MASK\t\t0x03\n\n \n#define BUCK4_AD\t\t\t0x08\n#define BUCK4_FPWM\t\t\t0x04\n#define BUCK4_ENMODE_MASK\t\t0x03\n\n \n#define BUCK5_AD\t\t\t0x08\n#define BUCK5_FPWM\t\t\t0x04\n#define BUCK5_ENMODE_MASK\t\t0x03\n\n \n#define BUCK6_AD\t\t\t0x08\n#define BUCK6_FPWM\t\t\t0x04\n#define BUCK6_ENMODE_MASK\t\t0x03\n\n \n#define BUCK123_PRESET_EN\t\t0x80\n\n \n#define BUCK1OUT_DVS0_MASK\t\t0x7F\n#define BUCK1OUT_DVS0_DEFAULT\t\t0x14\n\n \n#define BUCK1OUT_DVS1_MASK\t\t0x7F\n#define BUCK1OUT_DVS1_DEFAULT\t\t0x14\n\n \n#define BUCK2OUT_DVS0_MASK\t\t0x7F\n#define BUCK2OUT_DVS0_DEFAULT\t\t0x14\n\n \n#define BUCK2OUT_DVS1_MASK\t\t0x7F\n#define BUCK2OUT_DVS1_DEFAULT\t\t0x14\n\n \n#define BUCK3OUT_DVS0_MASK\t\t0x7F\n#define BUCK3OUT_DVS0_DEFAULT\t\t0x14\n\n \n#define BUCK3OUT_DVS1_MASK\t\t0x7F\n#define BUCK3OUT_DVS1_DEFAULT\t\t0x14\n\n \n#define BUCK4OUT_MASK\t\t\t0x7F\n#define BUCK4OUT_DEFAULT\t\t0x6C\n\n \n#define BUCK5OUT_MASK\t\t\t0x7F\n#define BUCK5OUT_DEFAULT\t\t0x30\n\n \n#define BUCK6OUT_MASK\t\t\t0x7F\n#define BUCK6OUT_DEFAULT\t\t0x14\n\n \n#define LDO1_EN_MASK\t\t\t0xC0\n#define LDO1OUT_MASK\t\t\t0x07\n\n \n#define LDO2_EN_MASK\t\t\t0xC0\n#define LDO2OUT_MASK\t\t\t0x07\n\n \n#define LDO3_EN_MASK\t\t\t0xC0\n#define LDO3OUT_MASK\t\t\t0x1F\n\n \n#define LDO4_EN_MASK\t\t\t0xC0\n#define LDO4OUT_MASK\t\t\t0x1F\n\n \n#define LDO5L_EN_MASK\t\t\t0xC0\n#define LDO5LOUT_MASK\t\t\t0x0F\n\n#define LDO5H_EN_MASK\t\t\t0xC0\n#define LDO5HOUT_MASK\t\t\t0x0F\n\n \n#define IRQ_PWRON\t\t\t0x80\n#define IRQ_WDOGB\t\t\t0x40\n#define IRQ_RSVD\t\t\t0x20\n#define IRQ_VR_FLT1\t\t\t0x10\n#define IRQ_VR_FLT2\t\t\t0x08\n#define IRQ_LOWVSYS\t\t\t0x04\n#define IRQ_THERM_105\t\t\t0x02\n#define IRQ_THERM_125\t\t\t0x01\n\n \n#define WDOG_B_CFG_MASK\t\t\t0xC0\n#define WDOG_B_CFG_NONE\t\t\t0x00\n#define WDOG_B_CFG_WARM\t\t\t0x40\n#define WDOG_B_CFG_COLD_LDO12\t\t0x80\n#define WDOG_B_CFG_COLD\t\t\t0xC0\n\n \n#define I2C_LT_MASK\t\t\t0x03\n#define I2C_LT_FORCE_DISABLE\t\t0x00\n#define I2C_LT_ON_STANDBY_RUN\t\t0x01\n#define I2C_LT_ON_RUN\t\t\t0x02\n#define I2C_LT_FORCE_ENABLE\t\t0x03\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}