$date
	Wed Aug 16 16:39:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module notgate_tb $end
$scope module test $end
$var wire 1 ! a $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#10
1!
0"
#20
0!
1"
