{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701012751698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701012751698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:32:31 2023 " "Processing started: Sun Nov 26 22:32:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701012751698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012751698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012751698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701012752082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701012752082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XTEA-behavioral " "Found design unit 1: XTEA-behavioral" {  } { { "XTEA.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759863 ""} { "Info" "ISGN_ENTITY_NAME" "1 XTEA " "Found entity 1: XTEA" {  } { { "XTEA.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759865 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialSender-behavioral " "Found design unit 1: SerialSender-behavioral" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759866 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialSender " "Found entity 1: SerialSender" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReader-behavioral " "Found design unit 1: SerialReader-behavioral" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759868 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReader " "Found entity 1: SerialReader" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialBlock-behavioral " "Found design unit 1: SerialBlock-behavioral" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759870 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialBlock " "Found entity 1: SerialBlock" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-behavioral " "Found design unit 1: PulseGenerator-behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759871 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759873 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759874 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759876 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1Bit-behavioral " "Found design unit 1: MUX1Bit-behavioral" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759877 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1Bit " "Found entity 1: MUX1Bit" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummytoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dummytoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DummyTopLevel-behavioral " "Found design unit 1: DummyTopLevel-behavioral" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759879 ""} { "Info" "ISGN_ENTITY_NAME" "1 DummyTopLevel " "Found entity 1: DummyTopLevel" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX4Data-behavioral " "Found design unit 1: DEMUX4Data-behavioral" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759881 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4Data " "Found entity 1: DEMUX4Data" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX2Data-behavioral " "Found design unit 1: DEMUX2Data-behavioral" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759883 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX2Data " "Found entity 1: DEMUX2Data" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioral " "Found design unit 1: Controller-behavioral" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-behavioral " "Found design unit 1: ClockDiv-behavioral" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759886 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockCounter-behavioral " "Found design unit 1: ClockCounter-behavioral" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759888 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addresscounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressCounter-behavioral " "Found design unit 1: AddressCounter-behavioral" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759889 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressCounter " "Found entity 1: AddressCounter" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4Data-behavioral " "Found design unit 1: MUX4Data-behavioral" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759890 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4Data " "Found entity 1: MUX4Data" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2Data-behavioral " "Found design unit 1: MUX2Data-behavioral" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759892 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2Data " "Found entity 1: MUX2Data" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBlock-behavioral " "Found design unit 1: MemoryBlock-behavioral" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759893 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behavioral " "Found design unit 1: SRAM-behavioral" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759895 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012759895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012759895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DummyTopLevel " "Elaborating entity \"DummyTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701012760029 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[0\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text0\[0\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[6..7\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text0\[6..7\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text1\[0\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text1\[0\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[0\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text2\[0\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[6..7\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text2\[6..7\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[0\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text3\[0\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[6..7\] DummyTopLevel.vhd(287) " "Using initial value X (don't care) for net \"rom_text3\[6..7\]\" at DummyTopLevel.vhd(287)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 287 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012760063 "|DummyTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialBlock SerialBlock:serialblock_inst " "Elaborating entity \"SerialBlock\" for hierarchy \"SerialBlock:serialblock_inst\"" {  } { { "DummyTopLevel.vhd" "serialblock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReader SerialBlock:serialblock_inst\|SerialReader:serialreader_inst " "Elaborating entity \"SerialReader\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\"" {  } { { "SerialBlock.vhd" "serialreader_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760116 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialReader.vhd(42) " "VHDL Process Statement warning at SerialReader.vhd(42): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760133 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SerialReader.vhd(59) " "VHDL Process Statement warning at SerialReader.vhd(59): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760133 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reader_enable SerialReader.vhd(70) " "VHDL Process Statement warning at SerialReader.vhd(70): signal \"reader_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760133 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSender SerialBlock:serialblock_inst\|SerialSender:serialsender_inst " "Elaborating entity \"SerialSender\" for hierarchy \"SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialSender.vhd(54) " "VHDL Process Statement warning at SerialSender.vhd(54): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760149 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter SerialSender.vhd(68) " "VHDL Process Statement warning at SerialSender.vhd(68): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760150 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sender_data_in SerialSender.vhd(69) " "VHDL Process Statement warning at SerialSender.vhd(69): signal \"sender_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760150 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialSender.vhd(71) " "VHDL Process Statement warning at SerialSender.vhd(71): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760150 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\|PulseGenerator:pulsegenerator_inst " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\|PulseGenerator:pulsegenerator_inst\"" {  } { { "SerialSender.vhd" "pulsegenerator_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760174 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_enable PulseGenerator.vhd(34) " "VHDL Process Statement warning at PulseGenerator.vhd(34): signal \"pulse_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760174 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst|PulseGenerator:pulsegenerator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst " "Elaborating entity \"my_uart_top\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\"" {  } { { "SerialBlock.vhd" "my_uart_top_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|PulseGenerator:checkoutpulse_inst " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|PulseGenerator:checkoutpulse_inst\"" {  } { { "SerialBlock.vhd" "checkoutpulse_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760248 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_enable PulseGenerator.vhd(34) " "VHDL Process Statement warning at PulseGenerator.vhd(34): signal \"pulse_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760248 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst " "Elaborating entity \"ClockDiv\" for hierarchy \"SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\"" {  } { { "SerialBlock.vhd" "sclockdiv_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760249 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "div ClockDiv.vhd(19) " "VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable \"div\" because variable was never assigned a value" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701012760261 "|DummyTopLevel|SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XTEA XTEA:xteablock_inst " "Elaborating entity \"XTEA\" for hierarchy \"XTEA:xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memoryblock_inst " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\"" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\|MUX2Data:mux1 " "Elaborating entity \"MUX2Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\|MUX2Data:mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\|MUX2Data:mux1 " "Elaborating entity \"MUX2Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\|MUX2Data:mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM MemoryBlock:memoryblock_inst\|SRAM:sram00_inst " "Elaborating entity \"SRAM\" for hierarchy \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter ClockCounter:clockcounter_inst " "Elaborating entity \"ClockCounter\" for hierarchy \"ClockCounter:clockcounter_inst\"" {  } { { "DummyTopLevel.vhd" "clockcounter_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset ClockCounter.vhd(32) " "VHDL Process Statement warning at ClockCounter.vhd(32): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760372 "|DummyTopLevel|ClockCounter:clockcounter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressCounter AddressCounter:addresscounter_inst " "Elaborating entity \"AddressCounter\" for hierarchy \"AddressCounter:addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760379 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "force_address AddressCounter.vhd(30) " "VHDL Process Statement warning at AddressCounter.vhd(30): signal \"force_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760391 "|DummyTopLevel|AddressCounter:addresscounter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:clockdiv_inst " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:clockdiv_inst\"" {  } { { "DummyTopLevel.vhd" "clockdiv_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760392 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "div ClockDiv.vhd(19) " "VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable \"div\" because variable was never assigned a value" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701012760405 "|DummyTopLevel|ClockDiv:clockdiv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1Bit MUX1Bit:ctrigger_mux_inst " "Elaborating entity \"MUX1Bit\" for hierarchy \"MUX1Bit:ctrigger_mux_inst\"" {  } { { "DummyTopLevel.vhd" "ctrigger_mux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MUX2Data:datawrite_mux_inst " "Elaborating entity \"MUX2Data\" for hierarchy \"MUX2Data:datawrite_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datawrite_mux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX2Data DEMUX2Data:dataread_demux_inst " "Elaborating entity \"DEMUX2Data\" for hierarchy \"DEMUX2Data:dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4Data DEMUX4Data:dataxtea_demux_inst " "Elaborating entity \"DEMUX4Data\" for hierarchy \"DEMUX4Data:dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:leftkey_reg " "Elaborating entity \"Reg\" for hierarchy \"Reg:leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MUX4Data:datatext_mux_inst " "Elaborating entity \"MUX4Data\" for hierarchy \"MUX4Data:datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller_inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller_inst\"" {  } { { "DummyTopLevel.vhd" "controller_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012760494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset Controller.vhd(99) " "VHDL Process Statement warning at Controller.vhd(99): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701012760495 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[0\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[0\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[1\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[1\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[2\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[2\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[3\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[3\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[4\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[4\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[5\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[5\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[6\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[6\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[7\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[7\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[8\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[8\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[9\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[9\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[10\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[10\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[11\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[11\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[12\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[12\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[13\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[13\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[14\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[14\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[15\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[15\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[16\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[16\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[17\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[17\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[18\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[18\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[19\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[19\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[20\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[20\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[21\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[21\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[22\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[22\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[23\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[23\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[24\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[24\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[25\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[25\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[26\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[26\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[27\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[27\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[28\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[28\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[29\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[29\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[30\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[30\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[31\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[31\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[32\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[32\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[33\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[33\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[34\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[34\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[35\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[35\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[36\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[36\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[37\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[37\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[38\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[38\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[39\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[39\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[40\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[40\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[41\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[41\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[42\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[42\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[43\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[43\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[44\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[44\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[45\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[45\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[46\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[46\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[47\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[47\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[48\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[48\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[49\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[49\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[50\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[50\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[51\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[51\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[52\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[52\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[53\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[53\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[54\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[54\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[55\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[55\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[56\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[56\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[57\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[57\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[58\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[58\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[59\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[59\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[60\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[60\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[61\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[61\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[62\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[62\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[63\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[63\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701012760912 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701012760912 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram10_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram10_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram20_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram20_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram30_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram30_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram01_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram01_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram11_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram11_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram21_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram21_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram31_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram31_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701012761866 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701012761866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012761961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701012761961 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701012761961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701012762030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012762030 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out1\[0\] Reg:fullmode_reg\|temp_data\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out1\[0\]\" to the node \"Reg:fullmode_reg\|temp_data\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[48\] Reg:dataxtea_reg\|temp_data\[48\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[48\]\" to the node \"Reg:dataxtea_reg\|temp_data\[48\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[40\] Reg:dataxtea_reg\|temp_data\[40\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[40\]\" to the node \"Reg:dataxtea_reg\|temp_data\[40\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[56\] Reg:dataxtea_reg\|temp_data\[56\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[56\]\" to the node \"Reg:dataxtea_reg\|temp_data\[56\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[32\] Reg:dataxtea_reg\|temp_data\[32\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[32\]\" to the node \"Reg:dataxtea_reg\|temp_data\[32\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[8\] Reg:dataxtea_reg\|temp_data\[8\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[8\]\" to the node \"Reg:dataxtea_reg\|temp_data\[8\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[16\] Reg:dataxtea_reg\|temp_data\[16\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[16\]\" to the node \"Reg:dataxtea_reg\|temp_data\[16\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[24\] Reg:dataxtea_reg\|temp_data\[24\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[24\]\" to the node \"Reg:dataxtea_reg\|temp_data\[24\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[0\] Reg:dataxtea_reg\|temp_data\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[0\]\" to the node \"Reg:dataxtea_reg\|temp_data\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[49\] Reg:dataxtea_reg\|temp_data\[49\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[49\]\" to the node \"Reg:dataxtea_reg\|temp_data\[49\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[41\] Reg:dataxtea_reg\|temp_data\[41\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[41\]\" to the node \"Reg:dataxtea_reg\|temp_data\[41\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[57\] Reg:dataxtea_reg\|temp_data\[57\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[57\]\" to the node \"Reg:dataxtea_reg\|temp_data\[57\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[33\] Reg:dataxtea_reg\|temp_data\[33\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[33\]\" to the node \"Reg:dataxtea_reg\|temp_data\[33\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[9\] Reg:dataxtea_reg\|temp_data\[9\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[9\]\" to the node \"Reg:dataxtea_reg\|temp_data\[9\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[17\] Reg:dataxtea_reg\|temp_data\[17\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[17\]\" to the node \"Reg:dataxtea_reg\|temp_data\[17\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[25\] Reg:dataxtea_reg\|temp_data\[25\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[25\]\" to the node \"Reg:dataxtea_reg\|temp_data\[25\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[1\] Reg:dataxtea_reg\|temp_data\[1\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[1\]\" to the node \"Reg:dataxtea_reg\|temp_data\[1\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[50\] Reg:dataxtea_reg\|temp_data\[50\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[50\]\" to the node \"Reg:dataxtea_reg\|temp_data\[50\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[42\] Reg:dataxtea_reg\|temp_data\[42\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[42\]\" to the node \"Reg:dataxtea_reg\|temp_data\[42\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[58\] Reg:dataxtea_reg\|temp_data\[58\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[58\]\" to the node \"Reg:dataxtea_reg\|temp_data\[58\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[34\] Reg:dataxtea_reg\|temp_data\[34\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[34\]\" to the node \"Reg:dataxtea_reg\|temp_data\[34\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[10\] Reg:dataxtea_reg\|temp_data\[10\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[10\]\" to the node \"Reg:dataxtea_reg\|temp_data\[10\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[18\] Reg:dataxtea_reg\|temp_data\[18\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[18\]\" to the node \"Reg:dataxtea_reg\|temp_data\[18\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[26\] Reg:dataxtea_reg\|temp_data\[26\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[26\]\" to the node \"Reg:dataxtea_reg\|temp_data\[26\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[2\] Reg:dataxtea_reg\|temp_data\[2\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[2\]\" to the node \"Reg:dataxtea_reg\|temp_data\[2\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[53\] Reg:dataxtea_reg\|temp_data\[53\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[53\]\" to the node \"Reg:dataxtea_reg\|temp_data\[53\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[45\] Reg:dataxtea_reg\|temp_data\[45\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[45\]\" to the node \"Reg:dataxtea_reg\|temp_data\[45\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[61\] Reg:dataxtea_reg\|temp_data\[61\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[61\]\" to the node \"Reg:dataxtea_reg\|temp_data\[61\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[37\] Reg:dataxtea_reg\|temp_data\[37\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[37\]\" to the node \"Reg:dataxtea_reg\|temp_data\[37\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[13\] Reg:dataxtea_reg\|temp_data\[13\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[13\]\" to the node \"Reg:dataxtea_reg\|temp_data\[13\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[21\] Reg:dataxtea_reg\|temp_data\[21\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[21\]\" to the node \"Reg:dataxtea_reg\|temp_data\[21\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[29\] Reg:dataxtea_reg\|temp_data\[29\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[29\]\" to the node \"Reg:dataxtea_reg\|temp_data\[29\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[5\] Reg:dataxtea_reg\|temp_data\[5\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[5\]\" to the node \"Reg:dataxtea_reg\|temp_data\[5\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[52\] Reg:dataxtea_reg\|temp_data\[52\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[52\]\" to the node \"Reg:dataxtea_reg\|temp_data\[52\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[44\] Reg:dataxtea_reg\|temp_data\[44\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[44\]\" to the node \"Reg:dataxtea_reg\|temp_data\[44\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[60\] Reg:dataxtea_reg\|temp_data\[60\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[60\]\" to the node \"Reg:dataxtea_reg\|temp_data\[60\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[36\] Reg:dataxtea_reg\|temp_data\[36\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[36\]\" to the node \"Reg:dataxtea_reg\|temp_data\[36\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[12\] Reg:dataxtea_reg\|temp_data\[12\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[12\]\" to the node \"Reg:dataxtea_reg\|temp_data\[12\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[20\] Reg:dataxtea_reg\|temp_data\[20\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[20\]\" to the node \"Reg:dataxtea_reg\|temp_data\[20\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[28\] Reg:dataxtea_reg\|temp_data\[28\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[28\]\" to the node \"Reg:dataxtea_reg\|temp_data\[28\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[4\] Reg:dataxtea_reg\|temp_data\[4\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[4\]\" to the node \"Reg:dataxtea_reg\|temp_data\[4\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[51\] Reg:dataxtea_reg\|temp_data\[51\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[51\]\" to the node \"Reg:dataxtea_reg\|temp_data\[51\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[43\] Reg:dataxtea_reg\|temp_data\[43\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[43\]\" to the node \"Reg:dataxtea_reg\|temp_data\[43\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[59\] Reg:dataxtea_reg\|temp_data\[59\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[59\]\" to the node \"Reg:dataxtea_reg\|temp_data\[59\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[35\] Reg:dataxtea_reg\|temp_data\[35\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[35\]\" to the node \"Reg:dataxtea_reg\|temp_data\[35\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[11\] Reg:dataxtea_reg\|temp_data\[11\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[11\]\" to the node \"Reg:dataxtea_reg\|temp_data\[11\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[19\] Reg:dataxtea_reg\|temp_data\[19\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[19\]\" to the node \"Reg:dataxtea_reg\|temp_data\[19\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[27\] Reg:dataxtea_reg\|temp_data\[27\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[27\]\" to the node \"Reg:dataxtea_reg\|temp_data\[27\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[3\] Reg:dataxtea_reg\|temp_data\[3\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[3\]\" to the node \"Reg:dataxtea_reg\|temp_data\[3\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[54\] Reg:dataxtea_reg\|temp_data\[54\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[54\]\" to the node \"Reg:dataxtea_reg\|temp_data\[54\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[46\] Reg:dataxtea_reg\|temp_data\[46\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[46\]\" to the node \"Reg:dataxtea_reg\|temp_data\[46\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[62\] Reg:dataxtea_reg\|temp_data\[62\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[62\]\" to the node \"Reg:dataxtea_reg\|temp_data\[62\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[38\] Reg:dataxtea_reg\|temp_data\[38\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[38\]\" to the node \"Reg:dataxtea_reg\|temp_data\[38\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[14\] Reg:dataxtea_reg\|temp_data\[14\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[14\]\" to the node \"Reg:dataxtea_reg\|temp_data\[14\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[22\] Reg:dataxtea_reg\|temp_data\[22\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[22\]\" to the node \"Reg:dataxtea_reg\|temp_data\[22\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[30\] Reg:dataxtea_reg\|temp_data\[30\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[30\]\" to the node \"Reg:dataxtea_reg\|temp_data\[30\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[6\] Reg:dataxtea_reg\|temp_data\[6\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[6\]\" to the node \"Reg:dataxtea_reg\|temp_data\[6\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[47\] Reg:dataxtea_reg\|temp_data\[47\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[47\]\" to the node \"Reg:dataxtea_reg\|temp_data\[47\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[55\] Reg:dataxtea_reg\|temp_data\[55\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[55\]\" to the node \"Reg:dataxtea_reg\|temp_data\[55\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[63\] Reg:dataxtea_reg\|temp_data\[63\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[63\]\" to the node \"Reg:dataxtea_reg\|temp_data\[63\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[39\] Reg:dataxtea_reg\|temp_data\[39\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[39\]\" to the node \"Reg:dataxtea_reg\|temp_data\[39\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[15\] Reg:dataxtea_reg\|temp_data\[15\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[15\]\" to the node \"Reg:dataxtea_reg\|temp_data\[15\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[23\] Reg:dataxtea_reg\|temp_data\[23\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[23\]\" to the node \"Reg:dataxtea_reg\|temp_data\[23\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[31\] Reg:dataxtea_reg\|temp_data\[31\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[31\]\" to the node \"Reg:dataxtea_reg\|temp_data\[31\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[7\] Reg:dataxtea_reg\|temp_data\[7\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[7\]\" to the node \"Reg:dataxtea_reg\|temp_data\[7\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[16\] Reg:rightkey_reg\|temp_data\[16\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[16\]\" to the node \"Reg:rightkey_reg\|temp_data\[16\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[48\] Reg:leftkey_reg\|temp_data\[48\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[48\]\" to the node \"Reg:leftkey_reg\|temp_data\[48\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[0\] Reg:leftkey_reg\|temp_data\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[0\]\" to the node \"Reg:leftkey_reg\|temp_data\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[1\] Reg:leftkey_reg\|temp_data\[1\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[1\]\" to the node \"Reg:leftkey_reg\|temp_data\[1\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[2\] Reg:leftkey_reg\|temp_data\[2\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[2\]\" to the node \"Reg:leftkey_reg\|temp_data\[2\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[3\] Reg:leftkey_reg\|temp_data\[3\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[3\]\" to the node \"Reg:leftkey_reg\|temp_data\[3\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[4\] Reg:leftkey_reg\|temp_data\[4\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[4\]\" to the node \"Reg:leftkey_reg\|temp_data\[4\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[5\] Reg:leftkey_reg\|temp_data\[5\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[5\]\" to the node \"Reg:leftkey_reg\|temp_data\[5\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[6\] Reg:leftkey_reg\|temp_data\[6\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[6\]\" to the node \"Reg:leftkey_reg\|temp_data\[6\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[7\] Reg:leftkey_reg\|temp_data\[7\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[7\]\" to the node \"Reg:leftkey_reg\|temp_data\[7\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[8\] Reg:leftkey_reg\|temp_data\[8\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[8\]\" to the node \"Reg:leftkey_reg\|temp_data\[8\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[9\] Reg:leftkey_reg\|temp_data\[9\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[9\]\" to the node \"Reg:leftkey_reg\|temp_data\[9\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[10\] Reg:leftkey_reg\|temp_data\[10\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[10\]\" to the node \"Reg:leftkey_reg\|temp_data\[10\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[11\] Reg:leftkey_reg\|temp_data\[11\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[11\]\" to the node \"Reg:leftkey_reg\|temp_data\[11\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[12\] Reg:leftkey_reg\|temp_data\[12\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[12\]\" to the node \"Reg:leftkey_reg\|temp_data\[12\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[13\] Reg:leftkey_reg\|temp_data\[13\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[13\]\" to the node \"Reg:leftkey_reg\|temp_data\[13\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[14\] Reg:leftkey_reg\|temp_data\[14\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[14\]\" to the node \"Reg:leftkey_reg\|temp_data\[14\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[15\] Reg:leftkey_reg\|temp_data\[15\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[15\]\" to the node \"Reg:leftkey_reg\|temp_data\[15\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[16\] Reg:leftkey_reg\|temp_data\[16\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[16\]\" to the node \"Reg:leftkey_reg\|temp_data\[16\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[17\] Reg:leftkey_reg\|temp_data\[17\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[17\]\" to the node \"Reg:leftkey_reg\|temp_data\[17\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[18\] Reg:leftkey_reg\|temp_data\[18\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[18\]\" to the node \"Reg:leftkey_reg\|temp_data\[18\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[19\] Reg:leftkey_reg\|temp_data\[19\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[19\]\" to the node \"Reg:leftkey_reg\|temp_data\[19\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[20\] Reg:leftkey_reg\|temp_data\[20\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[20\]\" to the node \"Reg:leftkey_reg\|temp_data\[20\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[21\] Reg:leftkey_reg\|temp_data\[21\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[21\]\" to the node \"Reg:leftkey_reg\|temp_data\[21\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[22\] Reg:leftkey_reg\|temp_data\[22\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[22\]\" to the node \"Reg:leftkey_reg\|temp_data\[22\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[23\] Reg:leftkey_reg\|temp_data\[23\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[23\]\" to the node \"Reg:leftkey_reg\|temp_data\[23\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[24\] Reg:leftkey_reg\|temp_data\[24\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[24\]\" to the node \"Reg:leftkey_reg\|temp_data\[24\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[25\] Reg:leftkey_reg\|temp_data\[25\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[25\]\" to the node \"Reg:leftkey_reg\|temp_data\[25\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[26\] Reg:leftkey_reg\|temp_data\[26\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[26\]\" to the node \"Reg:leftkey_reg\|temp_data\[26\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[27\] Reg:leftkey_reg\|temp_data\[27\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[27\]\" to the node \"Reg:leftkey_reg\|temp_data\[27\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[28\] Reg:leftkey_reg\|temp_data\[28\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[28\]\" to the node \"Reg:leftkey_reg\|temp_data\[28\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[29\] Reg:leftkey_reg\|temp_data\[29\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[29\]\" to the node \"Reg:leftkey_reg\|temp_data\[29\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[30\] Reg:leftkey_reg\|temp_data\[30\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[30\]\" to the node \"Reg:leftkey_reg\|temp_data\[30\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[31\] Reg:leftkey_reg\|temp_data\[31\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[31\]\" to the node \"Reg:leftkey_reg\|temp_data\[31\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[32\] Reg:leftkey_reg\|temp_data\[32\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[32\]\" to the node \"Reg:leftkey_reg\|temp_data\[32\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[33\] Reg:leftkey_reg\|temp_data\[33\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[33\]\" to the node \"Reg:leftkey_reg\|temp_data\[33\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[34\] Reg:leftkey_reg\|temp_data\[34\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[34\]\" to the node \"Reg:leftkey_reg\|temp_data\[34\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[35\] Reg:leftkey_reg\|temp_data\[35\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[35\]\" to the node \"Reg:leftkey_reg\|temp_data\[35\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[36\] Reg:leftkey_reg\|temp_data\[36\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[36\]\" to the node \"Reg:leftkey_reg\|temp_data\[36\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[37\] Reg:leftkey_reg\|temp_data\[37\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[37\]\" to the node \"Reg:leftkey_reg\|temp_data\[37\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[38\] Reg:leftkey_reg\|temp_data\[38\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[38\]\" to the node \"Reg:leftkey_reg\|temp_data\[38\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[39\] Reg:leftkey_reg\|temp_data\[39\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[39\]\" to the node \"Reg:leftkey_reg\|temp_data\[39\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[40\] Reg:leftkey_reg\|temp_data\[40\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[40\]\" to the node \"Reg:leftkey_reg\|temp_data\[40\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[41\] Reg:leftkey_reg\|temp_data\[41\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[41\]\" to the node \"Reg:leftkey_reg\|temp_data\[41\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[42\] Reg:leftkey_reg\|temp_data\[42\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[42\]\" to the node \"Reg:leftkey_reg\|temp_data\[42\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[43\] Reg:leftkey_reg\|temp_data\[43\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[43\]\" to the node \"Reg:leftkey_reg\|temp_data\[43\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[44\] Reg:leftkey_reg\|temp_data\[44\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[44\]\" to the node \"Reg:leftkey_reg\|temp_data\[44\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[45\] Reg:leftkey_reg\|temp_data\[45\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[45\]\" to the node \"Reg:leftkey_reg\|temp_data\[45\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[46\] Reg:leftkey_reg\|temp_data\[46\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[46\]\" to the node \"Reg:leftkey_reg\|temp_data\[46\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[47\] Reg:leftkey_reg\|temp_data\[47\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[47\]\" to the node \"Reg:leftkey_reg\|temp_data\[47\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[49\] Reg:leftkey_reg\|temp_data\[49\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[49\]\" to the node \"Reg:leftkey_reg\|temp_data\[49\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[50\] Reg:leftkey_reg\|temp_data\[50\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[50\]\" to the node \"Reg:leftkey_reg\|temp_data\[50\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[51\] Reg:leftkey_reg\|temp_data\[51\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[51\]\" to the node \"Reg:leftkey_reg\|temp_data\[51\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[52\] Reg:leftkey_reg\|temp_data\[52\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[52\]\" to the node \"Reg:leftkey_reg\|temp_data\[52\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[53\] Reg:leftkey_reg\|temp_data\[53\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[53\]\" to the node \"Reg:leftkey_reg\|temp_data\[53\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[54\] Reg:leftkey_reg\|temp_data\[54\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[54\]\" to the node \"Reg:leftkey_reg\|temp_data\[54\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[55\] Reg:leftkey_reg\|temp_data\[55\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[55\]\" to the node \"Reg:leftkey_reg\|temp_data\[55\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[56\] Reg:leftkey_reg\|temp_data\[56\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[56\]\" to the node \"Reg:leftkey_reg\|temp_data\[56\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[57\] Reg:leftkey_reg\|temp_data\[57\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[57\]\" to the node \"Reg:leftkey_reg\|temp_data\[57\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[58\] Reg:leftkey_reg\|temp_data\[58\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[58\]\" to the node \"Reg:leftkey_reg\|temp_data\[58\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[59\] Reg:leftkey_reg\|temp_data\[59\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[59\]\" to the node \"Reg:leftkey_reg\|temp_data\[59\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[60\] Reg:leftkey_reg\|temp_data\[60\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[60\]\" to the node \"Reg:leftkey_reg\|temp_data\[60\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[61\] Reg:leftkey_reg\|temp_data\[61\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[61\]\" to the node \"Reg:leftkey_reg\|temp_data\[61\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[62\] Reg:leftkey_reg\|temp_data\[62\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[62\]\" to the node \"Reg:leftkey_reg\|temp_data\[62\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[63\] Reg:leftkey_reg\|temp_data\[63\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[63\]\" to the node \"Reg:leftkey_reg\|temp_data\[63\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[48\] Reg:rightkey_reg\|temp_data\[48\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[48\]\" to the node \"Reg:rightkey_reg\|temp_data\[48\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[47\] Reg:rightkey_reg\|temp_data\[47\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[47\]\" to the node \"Reg:rightkey_reg\|temp_data\[47\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[15\] Reg:rightkey_reg\|temp_data\[15\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[15\]\" to the node \"Reg:rightkey_reg\|temp_data\[15\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[14\] Reg:rightkey_reg\|temp_data\[14\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[14\]\" to the node \"Reg:rightkey_reg\|temp_data\[14\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[46\] Reg:rightkey_reg\|temp_data\[46\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[46\]\" to the node \"Reg:rightkey_reg\|temp_data\[46\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[0\] Reg:rightkey_reg\|temp_data\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[0\]\" to the node \"Reg:rightkey_reg\|temp_data\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[1\] Reg:rightkey_reg\|temp_data\[1\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[1\]\" to the node \"Reg:rightkey_reg\|temp_data\[1\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[2\] Reg:rightkey_reg\|temp_data\[2\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[2\]\" to the node \"Reg:rightkey_reg\|temp_data\[2\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[3\] Reg:rightkey_reg\|temp_data\[3\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[3\]\" to the node \"Reg:rightkey_reg\|temp_data\[3\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[4\] Reg:rightkey_reg\|temp_data\[4\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[4\]\" to the node \"Reg:rightkey_reg\|temp_data\[4\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[5\] Reg:rightkey_reg\|temp_data\[5\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[5\]\" to the node \"Reg:rightkey_reg\|temp_data\[5\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[6\] Reg:rightkey_reg\|temp_data\[6\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[6\]\" to the node \"Reg:rightkey_reg\|temp_data\[6\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[7\] Reg:rightkey_reg\|temp_data\[7\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[7\]\" to the node \"Reg:rightkey_reg\|temp_data\[7\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[8\] Reg:rightkey_reg\|temp_data\[8\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[8\]\" to the node \"Reg:rightkey_reg\|temp_data\[8\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[9\] Reg:rightkey_reg\|temp_data\[9\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[9\]\" to the node \"Reg:rightkey_reg\|temp_data\[9\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[10\] Reg:rightkey_reg\|temp_data\[10\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[10\]\" to the node \"Reg:rightkey_reg\|temp_data\[10\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[11\] Reg:rightkey_reg\|temp_data\[11\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[11\]\" to the node \"Reg:rightkey_reg\|temp_data\[11\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[12\] Reg:rightkey_reg\|temp_data\[12\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[12\]\" to the node \"Reg:rightkey_reg\|temp_data\[12\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[13\] Reg:rightkey_reg\|temp_data\[13\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[13\]\" to the node \"Reg:rightkey_reg\|temp_data\[13\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[17\] Reg:rightkey_reg\|temp_data\[17\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[17\]\" to the node \"Reg:rightkey_reg\|temp_data\[17\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[18\] Reg:rightkey_reg\|temp_data\[18\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[18\]\" to the node \"Reg:rightkey_reg\|temp_data\[18\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[19\] Reg:rightkey_reg\|temp_data\[19\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[19\]\" to the node \"Reg:rightkey_reg\|temp_data\[19\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[20\] Reg:rightkey_reg\|temp_data\[20\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[20\]\" to the node \"Reg:rightkey_reg\|temp_data\[20\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[21\] Reg:rightkey_reg\|temp_data\[21\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[21\]\" to the node \"Reg:rightkey_reg\|temp_data\[21\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[22\] Reg:rightkey_reg\|temp_data\[22\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[22\]\" to the node \"Reg:rightkey_reg\|temp_data\[22\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[23\] Reg:rightkey_reg\|temp_data\[23\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[23\]\" to the node \"Reg:rightkey_reg\|temp_data\[23\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[24\] Reg:rightkey_reg\|temp_data\[24\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[24\]\" to the node \"Reg:rightkey_reg\|temp_data\[24\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[25\] Reg:rightkey_reg\|temp_data\[25\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[25\]\" to the node \"Reg:rightkey_reg\|temp_data\[25\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[26\] Reg:rightkey_reg\|temp_data\[26\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[26\]\" to the node \"Reg:rightkey_reg\|temp_data\[26\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[27\] Reg:rightkey_reg\|temp_data\[27\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[27\]\" to the node \"Reg:rightkey_reg\|temp_data\[27\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[28\] Reg:rightkey_reg\|temp_data\[28\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[28\]\" to the node \"Reg:rightkey_reg\|temp_data\[28\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[29\] Reg:rightkey_reg\|temp_data\[29\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[29\]\" to the node \"Reg:rightkey_reg\|temp_data\[29\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[30\] Reg:rightkey_reg\|temp_data\[30\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[30\]\" to the node \"Reg:rightkey_reg\|temp_data\[30\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[31\] Reg:rightkey_reg\|temp_data\[31\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[31\]\" to the node \"Reg:rightkey_reg\|temp_data\[31\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[32\] Reg:rightkey_reg\|temp_data\[32\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[32\]\" to the node \"Reg:rightkey_reg\|temp_data\[32\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[33\] Reg:rightkey_reg\|temp_data\[33\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[33\]\" to the node \"Reg:rightkey_reg\|temp_data\[33\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[34\] Reg:rightkey_reg\|temp_data\[34\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[34\]\" to the node \"Reg:rightkey_reg\|temp_data\[34\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[35\] Reg:rightkey_reg\|temp_data\[35\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[35\]\" to the node \"Reg:rightkey_reg\|temp_data\[35\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[36\] Reg:rightkey_reg\|temp_data\[36\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[36\]\" to the node \"Reg:rightkey_reg\|temp_data\[36\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[37\] Reg:rightkey_reg\|temp_data\[37\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[37\]\" to the node \"Reg:rightkey_reg\|temp_data\[37\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[38\] Reg:rightkey_reg\|temp_data\[38\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[38\]\" to the node \"Reg:rightkey_reg\|temp_data\[38\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[39\] Reg:rightkey_reg\|temp_data\[39\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[39\]\" to the node \"Reg:rightkey_reg\|temp_data\[39\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[40\] Reg:rightkey_reg\|temp_data\[40\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[40\]\" to the node \"Reg:rightkey_reg\|temp_data\[40\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[41\] Reg:rightkey_reg\|temp_data\[41\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[41\]\" to the node \"Reg:rightkey_reg\|temp_data\[41\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[42\] Reg:rightkey_reg\|temp_data\[42\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[42\]\" to the node \"Reg:rightkey_reg\|temp_data\[42\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[43\] Reg:rightkey_reg\|temp_data\[43\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[43\]\" to the node \"Reg:rightkey_reg\|temp_data\[43\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[44\] Reg:rightkey_reg\|temp_data\[44\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[44\]\" to the node \"Reg:rightkey_reg\|temp_data\[44\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[45\] Reg:rightkey_reg\|temp_data\[45\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[45\]\" to the node \"Reg:rightkey_reg\|temp_data\[45\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[49\] Reg:rightkey_reg\|temp_data\[49\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[49\]\" to the node \"Reg:rightkey_reg\|temp_data\[49\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[50\] Reg:rightkey_reg\|temp_data\[50\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[50\]\" to the node \"Reg:rightkey_reg\|temp_data\[50\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[51\] Reg:rightkey_reg\|temp_data\[51\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[51\]\" to the node \"Reg:rightkey_reg\|temp_data\[51\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[52\] Reg:rightkey_reg\|temp_data\[52\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[52\]\" to the node \"Reg:rightkey_reg\|temp_data\[52\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[53\] Reg:rightkey_reg\|temp_data\[53\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[53\]\" to the node \"Reg:rightkey_reg\|temp_data\[53\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[54\] Reg:rightkey_reg\|temp_data\[54\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[54\]\" to the node \"Reg:rightkey_reg\|temp_data\[54\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[55\] Reg:rightkey_reg\|temp_data\[55\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[55\]\" to the node \"Reg:rightkey_reg\|temp_data\[55\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[56\] Reg:rightkey_reg\|temp_data\[56\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[56\]\" to the node \"Reg:rightkey_reg\|temp_data\[56\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[57\] Reg:rightkey_reg\|temp_data\[57\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[57\]\" to the node \"Reg:rightkey_reg\|temp_data\[57\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[58\] Reg:rightkey_reg\|temp_data\[58\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[58\]\" to the node \"Reg:rightkey_reg\|temp_data\[58\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[59\] Reg:rightkey_reg\|temp_data\[59\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[59\]\" to the node \"Reg:rightkey_reg\|temp_data\[59\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[60\] Reg:rightkey_reg\|temp_data\[60\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[60\]\" to the node \"Reg:rightkey_reg\|temp_data\[60\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[61\] Reg:rightkey_reg\|temp_data\[61\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[61\]\" to the node \"Reg:rightkey_reg\|temp_data\[61\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[62\] Reg:rightkey_reg\|temp_data\[62\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[62\]\" to the node \"Reg:rightkey_reg\|temp_data\[62\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[63\] Reg:rightkey_reg\|temp_data\[63\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[63\]\" to the node \"Reg:rightkey_reg\|temp_data\[63\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[0\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out1\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[0\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out1\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[48\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[48\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[48\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[48\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[40\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[40\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[40\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[40\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[56\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[56\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[56\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[56\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[32\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[32\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[32\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[32\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[8\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[8\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[8\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[8\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[16\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[16\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[16\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[16\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[24\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[24\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[24\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[24\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[49\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[49\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[49\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[49\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[41\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[41\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[41\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[41\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[57\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[57\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[57\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[57\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[33\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[33\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[33\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[33\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[9\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[9\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[9\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[9\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[17\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[17\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[17\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[17\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[25\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[25\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[25\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[25\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[1\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[1\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[1\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[1\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[50\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[50\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[50\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[50\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[42\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[42\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[42\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[42\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[58\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[58\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[58\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[58\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[34\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[34\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[34\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[34\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[10\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[10\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[10\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[10\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[18\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[18\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[18\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[18\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[26\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[26\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[26\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[26\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[2\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[2\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[2\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[2\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[53\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[53\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[53\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[53\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[45\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[45\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[45\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[45\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[61\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[61\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[61\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[61\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[37\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[37\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[37\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[37\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[13\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[13\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[13\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[13\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[21\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[21\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[21\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[21\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[29\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[29\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[29\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[29\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[5\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[5\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[5\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[5\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[52\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[52\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[52\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[52\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[44\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[44\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[44\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[44\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[60\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[60\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[60\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[60\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[36\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[36\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[36\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[36\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[12\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[12\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[12\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[12\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[20\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[20\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[20\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[20\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[28\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[28\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[28\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[28\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[4\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[4\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[4\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[4\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[51\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[51\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[51\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[51\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[43\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[43\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[43\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[43\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[59\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[59\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[59\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[59\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[35\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[35\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[35\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[35\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[11\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[11\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[11\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[11\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[19\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[19\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[19\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[19\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[27\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[27\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[27\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[27\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[3\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[3\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[3\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[3\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[54\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[54\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[54\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[54\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[46\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[46\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[46\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[46\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[62\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[62\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[62\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[62\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[38\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[38\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[38\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[38\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[14\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[14\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[14\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[14\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[22\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[22\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[22\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[22\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[30\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[30\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[30\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[30\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[6\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[6\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[6\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[6\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[47\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[47\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[47\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[47\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[55\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[55\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[55\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[55\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[63\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[63\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[63\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[63\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[39\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[39\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[39\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[39\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[15\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[15\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[15\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[15\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[23\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[23\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[23\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[23\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[31\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[31\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[31\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[31\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[7\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[7\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out2\[7\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux3\|data_out2\[7\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[16\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[16\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[16\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out2\[16\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[48\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[48\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[48\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[48\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[0\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[0\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[0\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[0\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[1\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[1\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[1\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[1\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[2\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[2\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[2\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[2\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[3\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[3\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[3\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[3\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[4\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[4\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[4\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[4\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[5\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[5\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[5\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[5\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[6\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[6\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[6\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[6\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[7\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[7\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[7\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[7\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[8\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[8\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[8\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[8\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[9\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[9\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[9\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[9\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[10\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[10\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[10\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[10\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[11\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[11\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[11\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[11\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[12\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[12\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[12\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[12\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[13\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[13\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[13\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[13\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[14\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[14\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[14\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[14\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[15\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[15\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[15\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[15\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[17\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[17\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[17\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[17\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[18\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[18\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[18\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[18\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[19\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[19\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[19\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[19\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[20\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[20\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[20\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[20\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[21\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[21\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[21\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[21\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[22\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[22\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[22\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[22\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[23\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[23\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[23\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[23\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[24\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[24\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[24\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[24\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[25\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[25\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[25\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[25\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[26\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[26\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[26\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[26\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[27\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[27\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[27\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[27\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[28\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[28\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[28\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[28\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[29\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[29\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[29\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[29\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[30\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[30\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[30\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[30\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[31\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[31\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[31\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[31\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[32\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[32\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[32\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[32\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[33\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[33\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[33\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[33\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[34\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[34\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[34\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[34\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[35\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[35\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[35\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[35\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[36\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[36\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[36\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[36\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[37\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[37\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[37\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[37\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[38\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[38\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[38\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[38\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[39\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[39\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[39\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[39\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[40\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[40\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[40\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[40\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[41\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[41\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[41\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[41\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[42\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[42\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[42\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[42\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[43\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[43\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[43\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[43\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[44\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[44\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[44\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[44\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[45\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[45\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[45\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[45\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[46\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[46\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[46\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[46\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[47\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[47\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[47\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[47\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[49\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[49\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[49\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[49\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[50\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[50\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[50\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[50\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[51\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[51\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[51\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[51\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[52\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[52\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[52\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[52\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[53\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[53\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[53\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[53\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[54\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[54\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[54\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[54\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[55\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[55\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[55\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[55\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[56\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[56\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[56\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[56\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[57\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[57\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[57\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[57\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[58\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[58\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[58\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[58\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[59\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[59\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[59\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[59\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[60\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[60\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[60\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[60\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[61\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[61\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[61\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[61\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[62\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[62\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[62\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[62\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[63\] DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[63\] " "Converted the fan-out from the tri-state buffer \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux1\|data_out1\[63\]\" to the node \"DEMUX4Data:dataxtea_demux_inst\|DEMUX2Data:demux2\|data_out1\[63\]\" into an OR gate" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1701012762421 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701012762421 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701012762439 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701012762439 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AddressCounter:addresscounter_inst\|temp_address\[1\] AddressCounter:addresscounter_inst\|temp_address\[1\]~_emulated AddressCounter:addresscounter_inst\|temp_address\[1\]~1 " "Register \"AddressCounter:addresscounter_inst\|temp_address\[1\]\" is converted into an equivalent circuit using register \"AddressCounter:addresscounter_inst\|temp_address\[1\]~_emulated\" and latch \"AddressCounter:addresscounter_inst\|temp_address\[1\]~1\"" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701012762440 "|DummyTopLevel|AddressCounter:addresscounter_inst|temp_address[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AddressCounter:addresscounter_inst\|temp_address\[0\] AddressCounter:addresscounter_inst\|temp_address\[0\]~_emulated AddressCounter:addresscounter_inst\|temp_address\[0\]~6 " "Register \"AddressCounter:addresscounter_inst\|temp_address\[0\]\" is converted into an equivalent circuit using register \"AddressCounter:addresscounter_inst\|temp_address\[0\]~_emulated\" and latch \"AddressCounter:addresscounter_inst\|temp_address\[0\]~6\"" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701012762440 "|DummyTopLevel|AddressCounter:addresscounter_inst|temp_address[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701012762440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701012763285 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701012765061 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701012765404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701012765404 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[0\] " "No output dependent on input pin \"keys\[0\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|keys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[2\] " "No output dependent on input pin \"keys\[2\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|keys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[3\] " "No output dependent on input pin \"keys\[3\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|keys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701012765595 "|DummyTopLevel|switch[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701012765595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2375 " "Implemented 2375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701012765596 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701012765596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2103 " "Implemented 2103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701012765596 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701012765596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701012765596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 425 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 425 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701012765655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:32:45 2023 " "Processing ended: Sun Nov 26 22:32:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701012765655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701012765655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701012765655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701012765655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701012767049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701012767049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:32:46 2023 " "Processing started: Sun Nov 26 22:32:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701012767049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701012767049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701012767049 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701012768362 ""}
{ "Info" "0" "" "Project  = XTEASistem-32Bit" {  } {  } 0 0 "Project  = XTEASistem-32Bit" 0 0 "Fitter" 0 0 1701012768362 ""}
{ "Info" "0" "" "Revision = XTEASistem-32Bit" {  } {  } 0 0 "Revision = XTEASistem-32Bit" 0 0 "Fitter" 0 0 1701012768362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701012768444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701012768445 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "XTEASistem-32Bit EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"XTEASistem-32Bit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701012768465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701012768504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701012768505 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701012768637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701012768647 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701012768900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701012768900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701012768900 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701012768900 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701012768907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701012768907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701012768907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701012768907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701012768907 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701012768907 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701012768910 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701012768956 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701012769217 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701012769563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XTEASistem-32Bit.sdc " "Synopsys Design Constraints File file not found: 'XTEASistem-32Bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701012769566 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701012769566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701012769595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701012769596 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701012769596 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|force_enable " "Destination node Controller:controller_inst\|force_enable" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701012769866 ""}  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701012769866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SerialBlock:serialblock_inst\|reader_trigger  " "Automatically promoted node SerialBlock:serialblock_inst\|reader_trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701012769866 ""}  } { { "SerialBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701012769866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "Automatically promoted node SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock~0 " "Destination node SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock~0" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 2460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701012769866 ""}  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701012769866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AddressCounter:addresscounter_inst\|temp_address\[1\]~14  " "Automatically promoted node AddressCounter:addresscounter_inst\|temp_address\[1\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddressCounter:addresscounter_inst\|temp_address\[1\]~0 " "Destination node AddressCounter:addresscounter_inst\|temp_address\[1\]~0" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddressCounter:addresscounter_inst\|temp_address\[1\]~2 " "Destination node AddressCounter:addresscounter_inst\|temp_address\[1\]~2" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AddressCounter:addresscounter_inst\|temp_address\[0\]~7 " "Destination node AddressCounter:addresscounter_inst\|temp_address\[0\]~7" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 2018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701012769866 ""}  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701012769866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nreset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node nreset~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|force_enable " "Destination node Controller:controller_inst\|force_enable" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|ccounter_enable " "Destination node Controller:controller_inst\|ccounter_enable" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|force_address\[0\] " "Destination node Controller:controller_inst\|force_address\[0\]" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|force_address\[1\] " "Destination node Controller:controller_inst\|force_address\[1\]" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 112 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.idle " "Destination node Controller:controller_inst\|controller_nstate.idle" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.reading_serial " "Destination node Controller:controller_inst\|controller_nstate.reading_serial" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.processing_xtea " "Destination node Controller:controller_inst\|controller_nstate.processing_xtea" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.sending_results " "Destination node Controller:controller_inst\|controller_nstate.sending_results" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.reading_results " "Destination node Controller:controller_inst\|controller_nstate.reading_results" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:controller_inst\|controller_nstate.starting_xtea " "Destination node Controller:controller_inst\|controller_nstate.starting_xtea" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701012769866 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701012769866 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701012769866 ""}  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 0 { 0 ""} 0 7240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701012769866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701012770225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701012770228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701012770228 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701012770233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701012770238 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701012770244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701012770244 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701012770247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701012770413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701012770416 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701012770416 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 9 5 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 9 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701012770422 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701012770422 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701012770422 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701012770422 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701012770422 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701012770422 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701012770518 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701012770530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701012771035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701012771444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701012771475 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701012776504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701012776504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701012776983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701012778868 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701012778868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701012782287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701012782287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701012782290 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.82 " "Total time spent on timing analysis during the Fitter is 2.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701012782445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701012782466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701012782731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701012782732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701012783059 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701012783630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/output_files/XTEASistem-32Bit.fit.smsg " "Generated suppressed messages file C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/output_files/XTEASistem-32Bit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701012784026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6173 " "Peak virtual memory: 6173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701012784621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:33:04 2023 " "Processing ended: Sun Nov 26 22:33:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701012784621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701012784621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701012784621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701012784621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701012785661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701012785661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:33:05 2023 " "Processing started: Sun Nov 26 22:33:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701012785661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701012785661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701012785661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701012785927 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701012786207 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701012786223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701012786395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:33:06 2023 " "Processing ended: Sun Nov 26 22:33:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701012786395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701012786395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701012786395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701012786395 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701012787094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701012787740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701012787740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:33:07 2023 " "Processing started: Sun Nov 26 22:33:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701012787740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701012787740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_sta XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701012787741 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701012787854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701012788024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701012788024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701012788223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XTEASistem-32Bit.sdc " "Synopsys Design Constraints File file not found: 'XTEASistem-32Bit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701012788281 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788281 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701012788285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " "create_clock -period 1.000 -name SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701012788285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SerialBlock:serialblock_inst\|reader_trigger SerialBlock:serialblock_inst\|reader_trigger " "create_clock -period 1.000 -name SerialBlock:serialblock_inst\|reader_trigger SerialBlock:serialblock_inst\|reader_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701012788285 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name nreset nreset " "create_clock -period 1.000 -name nreset nreset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701012788285 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701012788285 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701012788297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701012788298 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701012788299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701012788316 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701012788452 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701012788452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.700 " "Worst-case setup slack is -10.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.700           -3852.703 clock  " "  -10.700           -3852.703 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.544             -73.481 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -7.544             -73.481 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172            -457.165 SerialBlock:serialblock_inst\|reader_trigger  " "   -6.172            -457.165 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816              -5.387 nreset  " "   -2.816              -5.387 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.413 " "Worst-case hold slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clock  " "    0.413               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.453               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.453               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 nreset  " "    1.506               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.615 " "Worst-case recovery slack is -3.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615             -26.598 clock  " "   -3.615             -26.598 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.599              -5.194 nreset  " "   -2.599              -5.194 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164             -10.376 SerialBlock:serialblock_inst\|reader_trigger  " "   -0.164             -10.376 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.890               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.970 " "Worst-case removal slack is -0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970              -8.725 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -0.970              -8.725 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132             -13.028 clock  " "   -0.132             -13.028 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.111               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 nreset  " "    1.698               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1377.475 clock  " "   -3.201           -1377.475 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nreset  " "   -3.000              -3.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -129.369 SerialBlock:serialblock_inst\|reader_trigger  " "   -1.487            -129.369 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -1.487             -25.279 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012788489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012788489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701012788715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701012788742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701012789150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701012789311 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701012789341 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701012789341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.882 " "Worst-case setup slack is -9.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.882           -3554.225 clock  " "   -9.882           -3554.225 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.957             -68.059 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -6.957             -68.059 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.701            -426.103 SerialBlock:serialblock_inst\|reader_trigger  " "   -5.701            -426.103 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746              -5.283 nreset  " "   -2.746              -5.283 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock  " "    0.358               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.401               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.403               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343               0.000 nreset  " "    1.343               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.399 " "Worst-case recovery slack is -3.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.399             -24.838 clock  " "   -3.399             -24.838 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551              -5.072 nreset  " "   -2.551              -5.072 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -6.049 SerialBlock:serialblock_inst\|reader_trigger  " "   -0.098              -6.049 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.925               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.933 " "Worst-case removal slack is -0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.933              -8.390 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -0.933              -8.390 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126             -12.635 clock  " "   -0.126             -12.635 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.122               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 nreset  " "    1.597               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1377.475 clock  " "   -3.201           -1377.475 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nreset  " "   -3.000              -3.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -129.369 SerialBlock:serialblock_inst\|reader_trigger  " "   -1.487            -129.369 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -1.487             -25.279 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789380 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701012789628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701012789771 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701012789784 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701012789784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.869 " "Worst-case setup slack is -3.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.869           -1202.373 clock  " "   -3.869           -1202.373 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.596             -24.934 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -2.596             -24.934 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041            -149.389 SerialBlock:serialblock_inst\|reader_trigger  " "   -2.041            -149.389 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.754              -1.369 nreset  " "   -0.754              -1.369 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 clock  " "    0.112               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.186               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.186               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 nreset  " "    0.494               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.046 " "Worst-case recovery slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046             -19.560 clock  " "   -1.046             -19.560 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813              -1.611 nreset  " "   -0.813              -1.611 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205             -14.015 SerialBlock:serialblock_inst\|reader_trigger  " "   -0.205             -14.015 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "    0.237               0.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.408 " "Worst-case removal slack is -0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -3.665 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -0.408              -3.665 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -8.286 clock  " "   -0.081              -8.286 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 SerialBlock:serialblock_inst\|reader_trigger  " "    0.046               0.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 nreset  " "    0.510               0.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -932.518 clock  " "   -3.000            -932.518 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 nreset  " "   -3.000              -3.000 nreset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -87.000 SerialBlock:serialblock_inst\|reader_trigger  " "   -1.000             -87.000 SerialBlock:serialblock_inst\|reader_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock  " "   -1.000             -17.000 SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\|internal_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701012789851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701012789851 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701012790456 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701012790456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701012790567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:33:10 2023 " "Processing ended: Sun Nov 26 22:33:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701012790567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701012790567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701012790567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701012790567 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 438 s " "Quartus Prime Full Compilation was successful. 0 errors, 438 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701012791295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701012798777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701012798778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 22:33:18 2023 " "Processing started: Sun Nov 26 22:33:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701012798778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701012798778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp XTEASistem-32Bit -c XTEASistem-32Bit --netlist_type=sgate " "Command: quartus_npp XTEASistem-32Bit -c XTEASistem-32Bit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701012798778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701012798939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701012799212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 22:33:19 2023 " "Processing ended: Sun Nov 26 22:33:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701012799212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701012799212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701012799212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701012799212 ""}
