library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DivisorDeClock is
    port (
        clk_in  : in  std_logic;
        reset   : in  std_logic;
        clk_out : out std_logic
    );
end entity DivisorDeClock;

architecture rtl of DivisorDeClock is
    constant MAX_COUNT : integer := 24999999;
    signal count : integer range 0 to MAX_COUNT := 0;
    signal clk_signal : std_logic := '0';
begin
    process(clk_in, reset)
    begin
        if reset = '1' then
            count <= 0;
            clk_signal <= '0';
        elsif rising_edge(clk_in) then
            if count = MAX_COUNT then
                count <= 0;
                clk_signal <= not clk_signal;
            else
                count <= count + 1;
            end if;
        end if;
    end process;
    clk_out <= clk_signal;
end architecture rtl;