
T5_L09_ADCSingleConversionDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f3c  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001347c  080050d4  080050d4  000150d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018550  08018550  00030070  2**0
                  CONTENTS
  4 .ARM          00000008  08018550  08018550  00028550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018558  08018558  00030070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018558  08018558  00028558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801855c  0801855c  0002855c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08018560  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025dc  20000070  080185d0  00030070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000264c  080185d0  0003264c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a82  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002933  00000000  00000000  00041b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00044458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d00  00000000  00000000  000452c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184f4  00000000  00000000  00045fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000123d8  00000000  00000000  0005e4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b40d  00000000  00000000  00070894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  0010bca1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b80  00000000  00000000  0010bd64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a79  00000000  00000000  0010f8e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000070 	.word	0x20000070
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080050bc 	.word	0x080050bc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000074 	.word	0x20000074
 80001d4:	080050bc 	.word	0x080050bc

080001d8 <arm_bitreversal_32>:
 80001d8:	1c4b      	adds	r3, r1, #1
 80001da:	2b01      	cmp	r3, #1
 80001dc:	bf98      	it	ls
 80001de:	4770      	bxls	lr
 80001e0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001e4:	1c91      	adds	r1, r2, #2
 80001e6:	089b      	lsrs	r3, r3, #2

080001e8 <arm_bitreversal_32_0>:
 80001e8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001ec:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f0:	880a      	ldrh	r2, [r1, #0]
 80001f2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001f6:	4480      	add	r8, r0
 80001f8:	4481      	add	r9, r0
 80001fa:	4402      	add	r2, r0
 80001fc:	4484      	add	ip, r0
 80001fe:	f8d9 7000 	ldr.w	r7, [r9]
 8000202:	f8d8 6000 	ldr.w	r6, [r8]
 8000206:	6815      	ldr	r5, [r2, #0]
 8000208:	f8dc 4000 	ldr.w	r4, [ip]
 800020c:	f8c9 6000 	str.w	r6, [r9]
 8000210:	f8c8 7000 	str.w	r7, [r8]
 8000214:	f8cc 5000 	str.w	r5, [ip]
 8000218:	6014      	str	r4, [r2, #0]
 800021a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800021e:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000222:	6855      	ldr	r5, [r2, #4]
 8000224:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000228:	f8c9 6004 	str.w	r6, [r9, #4]
 800022c:	f8c8 7004 	str.w	r7, [r8, #4]
 8000230:	f8cc 5004 	str.w	r5, [ip, #4]
 8000234:	6054      	str	r4, [r2, #4]
 8000236:	3108      	adds	r1, #8
 8000238:	3b01      	subs	r3, #1
 800023a:	d1d5      	bne.n	80001e8 <arm_bitreversal_32_0>
 800023c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000240:	4770      	bx	lr

08000242 <arm_bitreversal_16>:
 8000242:	1c4b      	adds	r3, r1, #1
 8000244:	2b01      	cmp	r3, #1
 8000246:	bf98      	it	ls
 8000248:	4770      	bxls	lr
 800024a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800024e:	1c91      	adds	r1, r2, #2
 8000250:	089b      	lsrs	r3, r3, #2

08000252 <arm_bitreversal_16_0>:
 8000252:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000256:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800025a:	880a      	ldrh	r2, [r1, #0]
 800025c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000260:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000264:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000268:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 800026c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000270:	f8d9 7000 	ldr.w	r7, [r9]
 8000274:	f8d8 6000 	ldr.w	r6, [r8]
 8000278:	6815      	ldr	r5, [r2, #0]
 800027a:	f8dc 4000 	ldr.w	r4, [ip]
 800027e:	f8c9 6000 	str.w	r6, [r9]
 8000282:	f8c8 7000 	str.w	r7, [r8]
 8000286:	f8cc 5000 	str.w	r5, [ip]
 800028a:	6014      	str	r4, [r2, #0]
 800028c:	3108      	adds	r1, #8
 800028e:	3b01      	subs	r3, #1
 8000290:	d1df      	bne.n	8000252 <arm_bitreversal_16_0>
 8000292:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000296:	4770      	bx	lr

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b974 	b.w	8000598 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002cc:	9d08      	ldr	r5, [sp, #32]
 80002ce:	4604      	mov	r4, r0
 80002d0:	468e      	mov	lr, r1
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d14d      	bne.n	8000372 <__udivmoddi4+0xaa>
 80002d6:	428a      	cmp	r2, r1
 80002d8:	4694      	mov	ip, r2
 80002da:	d969      	bls.n	80003b0 <__udivmoddi4+0xe8>
 80002dc:	fab2 f282 	clz	r2, r2
 80002e0:	b152      	cbz	r2, 80002f8 <__udivmoddi4+0x30>
 80002e2:	fa01 f302 	lsl.w	r3, r1, r2
 80002e6:	f1c2 0120 	rsb	r1, r2, #32
 80002ea:	fa20 f101 	lsr.w	r1, r0, r1
 80002ee:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f2:	ea41 0e03 	orr.w	lr, r1, r3
 80002f6:	4094      	lsls	r4, r2
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	0c21      	lsrs	r1, r4, #16
 80002fe:	fbbe f6f8 	udiv	r6, lr, r8
 8000302:	fa1f f78c 	uxth.w	r7, ip
 8000306:	fb08 e316 	mls	r3, r8, r6, lr
 800030a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800030e:	fb06 f107 	mul.w	r1, r6, r7
 8000312:	4299      	cmp	r1, r3
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x64>
 8000316:	eb1c 0303 	adds.w	r3, ip, r3
 800031a:	f106 30ff 	add.w	r0, r6, #4294967295
 800031e:	f080 811f 	bcs.w	8000560 <__udivmoddi4+0x298>
 8000322:	4299      	cmp	r1, r3
 8000324:	f240 811c 	bls.w	8000560 <__udivmoddi4+0x298>
 8000328:	3e02      	subs	r6, #2
 800032a:	4463      	add	r3, ip
 800032c:	1a5b      	subs	r3, r3, r1
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb3 f0f8 	udiv	r0, r3, r8
 8000334:	fb08 3310 	mls	r3, r8, r0, r3
 8000338:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800033c:	fb00 f707 	mul.w	r7, r0, r7
 8000340:	42a7      	cmp	r7, r4
 8000342:	d90a      	bls.n	800035a <__udivmoddi4+0x92>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 33ff 	add.w	r3, r0, #4294967295
 800034c:	f080 810a 	bcs.w	8000564 <__udivmoddi4+0x29c>
 8000350:	42a7      	cmp	r7, r4
 8000352:	f240 8107 	bls.w	8000564 <__udivmoddi4+0x29c>
 8000356:	4464      	add	r4, ip
 8000358:	3802      	subs	r0, #2
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	1be4      	subs	r4, r4, r7
 8000360:	2600      	movs	r6, #0
 8000362:	b11d      	cbz	r5, 800036c <__udivmoddi4+0xa4>
 8000364:	40d4      	lsrs	r4, r2
 8000366:	2300      	movs	r3, #0
 8000368:	e9c5 4300 	strd	r4, r3, [r5]
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	428b      	cmp	r3, r1
 8000374:	d909      	bls.n	800038a <__udivmoddi4+0xc2>
 8000376:	2d00      	cmp	r5, #0
 8000378:	f000 80ef 	beq.w	800055a <__udivmoddi4+0x292>
 800037c:	2600      	movs	r6, #0
 800037e:	e9c5 0100 	strd	r0, r1, [r5]
 8000382:	4630      	mov	r0, r6
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	fab3 f683 	clz	r6, r3
 800038e:	2e00      	cmp	r6, #0
 8000390:	d14a      	bne.n	8000428 <__udivmoddi4+0x160>
 8000392:	428b      	cmp	r3, r1
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xd4>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80f9 	bhi.w	800058e <__udivmoddi4+0x2c6>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb61 0303 	sbc.w	r3, r1, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	469e      	mov	lr, r3
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e0      	beq.n	800036c <__udivmoddi4+0xa4>
 80003aa:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ae:	e7dd      	b.n	800036c <__udivmoddi4+0xa4>
 80003b0:	b902      	cbnz	r2, 80003b4 <__udivmoddi4+0xec>
 80003b2:	deff      	udf	#255	; 0xff
 80003b4:	fab2 f282 	clz	r2, r2
 80003b8:	2a00      	cmp	r2, #0
 80003ba:	f040 8092 	bne.w	80004e2 <__udivmoddi4+0x21a>
 80003be:	eba1 010c 	sub.w	r1, r1, ip
 80003c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003c6:	fa1f fe8c 	uxth.w	lr, ip
 80003ca:	2601      	movs	r6, #1
 80003cc:	0c20      	lsrs	r0, r4, #16
 80003ce:	fbb1 f3f7 	udiv	r3, r1, r7
 80003d2:	fb07 1113 	mls	r1, r7, r3, r1
 80003d6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003da:	fb0e f003 	mul.w	r0, lr, r3
 80003de:	4288      	cmp	r0, r1
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x12c>
 80003e2:	eb1c 0101 	adds.w	r1, ip, r1
 80003e6:	f103 38ff 	add.w	r8, r3, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x12a>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f200 80cb 	bhi.w	8000588 <__udivmoddi4+0x2c0>
 80003f2:	4643      	mov	r3, r8
 80003f4:	1a09      	subs	r1, r1, r0
 80003f6:	b2a4      	uxth	r4, r4
 80003f8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003fc:	fb07 1110 	mls	r1, r7, r0, r1
 8000400:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000404:	fb0e fe00 	mul.w	lr, lr, r0
 8000408:	45a6      	cmp	lr, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x156>
 800040c:	eb1c 0404 	adds.w	r4, ip, r4
 8000410:	f100 31ff 	add.w	r1, r0, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x154>
 8000416:	45a6      	cmp	lr, r4
 8000418:	f200 80bb 	bhi.w	8000592 <__udivmoddi4+0x2ca>
 800041c:	4608      	mov	r0, r1
 800041e:	eba4 040e 	sub.w	r4, r4, lr
 8000422:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000426:	e79c      	b.n	8000362 <__udivmoddi4+0x9a>
 8000428:	f1c6 0720 	rsb	r7, r6, #32
 800042c:	40b3      	lsls	r3, r6
 800042e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000432:	ea4c 0c03 	orr.w	ip, ip, r3
 8000436:	fa20 f407 	lsr.w	r4, r0, r7
 800043a:	fa01 f306 	lsl.w	r3, r1, r6
 800043e:	431c      	orrs	r4, r3
 8000440:	40f9      	lsrs	r1, r7
 8000442:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000446:	fa00 f306 	lsl.w	r3, r0, r6
 800044a:	fbb1 f8f9 	udiv	r8, r1, r9
 800044e:	0c20      	lsrs	r0, r4, #16
 8000450:	fa1f fe8c 	uxth.w	lr, ip
 8000454:	fb09 1118 	mls	r1, r9, r8, r1
 8000458:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800045c:	fb08 f00e 	mul.w	r0, r8, lr
 8000460:	4288      	cmp	r0, r1
 8000462:	fa02 f206 	lsl.w	r2, r2, r6
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b8>
 8000468:	eb1c 0101 	adds.w	r1, ip, r1
 800046c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000470:	f080 8088 	bcs.w	8000584 <__udivmoddi4+0x2bc>
 8000474:	4288      	cmp	r0, r1
 8000476:	f240 8085 	bls.w	8000584 <__udivmoddi4+0x2bc>
 800047a:	f1a8 0802 	sub.w	r8, r8, #2
 800047e:	4461      	add	r1, ip
 8000480:	1a09      	subs	r1, r1, r0
 8000482:	b2a4      	uxth	r4, r4
 8000484:	fbb1 f0f9 	udiv	r0, r1, r9
 8000488:	fb09 1110 	mls	r1, r9, r0, r1
 800048c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000490:	fb00 fe0e 	mul.w	lr, r0, lr
 8000494:	458e      	cmp	lr, r1
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1e2>
 8000498:	eb1c 0101 	adds.w	r1, ip, r1
 800049c:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a0:	d26c      	bcs.n	800057c <__udivmoddi4+0x2b4>
 80004a2:	458e      	cmp	lr, r1
 80004a4:	d96a      	bls.n	800057c <__udivmoddi4+0x2b4>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4461      	add	r1, ip
 80004aa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ae:	fba0 9402 	umull	r9, r4, r0, r2
 80004b2:	eba1 010e 	sub.w	r1, r1, lr
 80004b6:	42a1      	cmp	r1, r4
 80004b8:	46c8      	mov	r8, r9
 80004ba:	46a6      	mov	lr, r4
 80004bc:	d356      	bcc.n	800056c <__udivmoddi4+0x2a4>
 80004be:	d053      	beq.n	8000568 <__udivmoddi4+0x2a0>
 80004c0:	b15d      	cbz	r5, 80004da <__udivmoddi4+0x212>
 80004c2:	ebb3 0208 	subs.w	r2, r3, r8
 80004c6:	eb61 010e 	sbc.w	r1, r1, lr
 80004ca:	fa01 f707 	lsl.w	r7, r1, r7
 80004ce:	fa22 f306 	lsr.w	r3, r2, r6
 80004d2:	40f1      	lsrs	r1, r6
 80004d4:	431f      	orrs	r7, r3
 80004d6:	e9c5 7100 	strd	r7, r1, [r5]
 80004da:	2600      	movs	r6, #0
 80004dc:	4631      	mov	r1, r6
 80004de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	40d8      	lsrs	r0, r3
 80004e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80004ec:	fa21 f303 	lsr.w	r3, r1, r3
 80004f0:	4091      	lsls	r1, r2
 80004f2:	4301      	orrs	r1, r0
 80004f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f8:	fa1f fe8c 	uxth.w	lr, ip
 80004fc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000500:	fb07 3610 	mls	r6, r7, r0, r3
 8000504:	0c0b      	lsrs	r3, r1, #16
 8000506:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800050a:	fb00 f60e 	mul.w	r6, r0, lr
 800050e:	429e      	cmp	r6, r3
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x260>
 8000516:	eb1c 0303 	adds.w	r3, ip, r3
 800051a:	f100 38ff 	add.w	r8, r0, #4294967295
 800051e:	d22f      	bcs.n	8000580 <__udivmoddi4+0x2b8>
 8000520:	429e      	cmp	r6, r3
 8000522:	d92d      	bls.n	8000580 <__udivmoddi4+0x2b8>
 8000524:	3802      	subs	r0, #2
 8000526:	4463      	add	r3, ip
 8000528:	1b9b      	subs	r3, r3, r6
 800052a:	b289      	uxth	r1, r1
 800052c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000530:	fb07 3316 	mls	r3, r7, r6, r3
 8000534:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000538:	fb06 f30e 	mul.w	r3, r6, lr
 800053c:	428b      	cmp	r3, r1
 800053e:	d908      	bls.n	8000552 <__udivmoddi4+0x28a>
 8000540:	eb1c 0101 	adds.w	r1, ip, r1
 8000544:	f106 38ff 	add.w	r8, r6, #4294967295
 8000548:	d216      	bcs.n	8000578 <__udivmoddi4+0x2b0>
 800054a:	428b      	cmp	r3, r1
 800054c:	d914      	bls.n	8000578 <__udivmoddi4+0x2b0>
 800054e:	3e02      	subs	r6, #2
 8000550:	4461      	add	r1, ip
 8000552:	1ac9      	subs	r1, r1, r3
 8000554:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000558:	e738      	b.n	80003cc <__udivmoddi4+0x104>
 800055a:	462e      	mov	r6, r5
 800055c:	4628      	mov	r0, r5
 800055e:	e705      	b.n	800036c <__udivmoddi4+0xa4>
 8000560:	4606      	mov	r6, r0
 8000562:	e6e3      	b.n	800032c <__udivmoddi4+0x64>
 8000564:	4618      	mov	r0, r3
 8000566:	e6f8      	b.n	800035a <__udivmoddi4+0x92>
 8000568:	454b      	cmp	r3, r9
 800056a:	d2a9      	bcs.n	80004c0 <__udivmoddi4+0x1f8>
 800056c:	ebb9 0802 	subs.w	r8, r9, r2
 8000570:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000574:	3801      	subs	r0, #1
 8000576:	e7a3      	b.n	80004c0 <__udivmoddi4+0x1f8>
 8000578:	4646      	mov	r6, r8
 800057a:	e7ea      	b.n	8000552 <__udivmoddi4+0x28a>
 800057c:	4620      	mov	r0, r4
 800057e:	e794      	b.n	80004aa <__udivmoddi4+0x1e2>
 8000580:	4640      	mov	r0, r8
 8000582:	e7d1      	b.n	8000528 <__udivmoddi4+0x260>
 8000584:	46d0      	mov	r8, sl
 8000586:	e77b      	b.n	8000480 <__udivmoddi4+0x1b8>
 8000588:	3b02      	subs	r3, #2
 800058a:	4461      	add	r1, ip
 800058c:	e732      	b.n	80003f4 <__udivmoddi4+0x12c>
 800058e:	4630      	mov	r0, r6
 8000590:	e709      	b.n	80003a6 <__udivmoddi4+0xde>
 8000592:	4464      	add	r4, ip
 8000594:	3802      	subs	r0, #2
 8000596:	e742      	b.n	800041e <__udivmoddi4+0x156>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	463b      	mov	r3, r7
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
 80005ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ae:	4b23      	ldr	r3, [pc, #140]	; (800063c <MX_ADC1_Init+0xa0>)
 80005b0:	4a23      	ldr	r2, [pc, #140]	; (8000640 <MX_ADC1_Init+0xa4>)
 80005b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b4:	4b21      	ldr	r3, [pc, #132]	; (800063c <MX_ADC1_Init+0xa0>)
 80005b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80005ba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80005bc:	4b1f      	ldr	r3, [pc, #124]	; (800063c <MX_ADC1_Init+0xa0>)
 80005be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80005c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005c4:	4b1d      	ldr	r3, [pc, #116]	; (800063c <MX_ADC1_Init+0xa0>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005ca:	4b1c      	ldr	r3, [pc, #112]	; (800063c <MX_ADC1_Init+0xa0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d0:	4b1a      	ldr	r3, [pc, #104]	; (800063c <MX_ADC1_Init+0xa0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80005d8:	4b18      	ldr	r3, [pc, #96]	; (800063c <MX_ADC1_Init+0xa0>)
 80005da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80005e0:	4b16      	ldr	r3, [pc, #88]	; (800063c <MX_ADC1_Init+0xa0>)
 80005e2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80005e6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e8:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_ADC1_Init+0xa0>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ee:	4b13      	ldr	r3, [pc, #76]	; (800063c <MX_ADC1_Init+0xa0>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_ADC1_Init+0xa0>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fc:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_ADC1_Init+0xa0>)
 80005fe:	2201      	movs	r2, #1
 8000600:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000602:	480e      	ldr	r0, [pc, #56]	; (800063c <MX_ADC1_Init+0xa0>)
 8000604:	f000 fd88 	bl	8001118 <HAL_ADC_Init>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 800060e:	f000 fb59 	bl	8000cc4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000612:	2300      	movs	r3, #0
 8000614:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000616:	2301      	movs	r3, #1
 8000618:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800061a:	2300      	movs	r3, #0
 800061c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061e:	463b      	mov	r3, r7
 8000620:	4619      	mov	r1, r3
 8000622:	4806      	ldr	r0, [pc, #24]	; (800063c <MX_ADC1_Init+0xa0>)
 8000624:	f000 feb6 	bl	8001394 <HAL_ADC_ConfigChannel>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800062e:	f000 fb49 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000632:	bf00      	nop
 8000634:	3710      	adds	r7, #16
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	2000008c 	.word	0x2000008c
 8000640:	40012000 	.word	0x40012000

08000644 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a2e      	ldr	r2, [pc, #184]	; (800071c <HAL_ADC_MspInit+0xd8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d155      	bne.n	8000712 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	613b      	str	r3, [r7, #16]
 800066a:	4b2d      	ldr	r3, [pc, #180]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 800066c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066e:	4a2c      	ldr	r2, [pc, #176]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 8000670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000674:	6453      	str	r3, [r2, #68]	; 0x44
 8000676:	4b2a      	ldr	r3, [pc, #168]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800067a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	4b26      	ldr	r3, [pc, #152]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a25      	ldr	r2, [pc, #148]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
 8000692:	4b23      	ldr	r3, [pc, #140]	; (8000720 <HAL_ADC_MspInit+0xdc>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800069e:	2301      	movs	r3, #1
 80006a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a2:	2303      	movs	r3, #3
 80006a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	481c      	ldr	r0, [pc, #112]	; (8000724 <HAL_ADC_MspInit+0xe0>)
 80006b2:	f001 fda1 	bl	80021f8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006b6:	4b1c      	ldr	r3, [pc, #112]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006b8:	4a1c      	ldr	r2, [pc, #112]	; (800072c <HAL_ADC_MspInit+0xe8>)
 80006ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006bc:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006c2:	4b19      	ldr	r3, [pc, #100]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c8:	4b17      	ldr	r3, [pc, #92]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ce:	4b16      	ldr	r3, [pc, #88]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006d4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006d6:	4b14      	ldr	r3, [pc, #80]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006d8:	2200      	movs	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006dc:	4b12      	ldr	r3, [pc, #72]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80006e8:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80006ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006f0:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006f6:	480c      	ldr	r0, [pc, #48]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 80006f8:	f001 fa0e 	bl	8001b18 <HAL_DMA_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8000702:	f000 fadf 	bl	8000cc4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 800070a:	639a      	str	r2, [r3, #56]	; 0x38
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_ADC_MspInit+0xe4>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000712:	bf00      	nop
 8000714:	3728      	adds	r7, #40	; 0x28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40012000 	.word	0x40012000
 8000720:	40023800 	.word	0x40023800
 8000724:	40020000 	.word	0x40020000
 8000728:	200000d4 	.word	0x200000d4
 800072c:	40026410 	.word	0x40026410

08000730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <MX_DMA_Init+0x68>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	4a16      	ldr	r2, [pc, #88]	; (8000798 <MX_DMA_Init+0x68>)
 8000740:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <MX_DMA_Init+0x68>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <MX_DMA_Init+0x68>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4a0f      	ldr	r2, [pc, #60]	; (8000798 <MX_DMA_Init+0x68>)
 800075c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <MX_DMA_Init+0x68>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800076e:	2200      	movs	r2, #0
 8000770:	2100      	movs	r1, #0
 8000772:	2011      	movs	r0, #17
 8000774:	f001 f999 	bl	8001aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000778:	2011      	movs	r0, #17
 800077a:	f001 f9b2 	bl	8001ae2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800077e:	2200      	movs	r2, #0
 8000780:	2100      	movs	r1, #0
 8000782:	2038      	movs	r0, #56	; 0x38
 8000784:	f001 f991 	bl	8001aaa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000788:	2038      	movs	r0, #56	; 0x38
 800078a:	f001 f9aa 	bl	8001ae2 <HAL_NVIC_EnableIRQ>

}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800

0800079c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08a      	sub	sp, #40	; 0x28
 80007a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	613b      	str	r3, [r7, #16]
 80007b6:	4b2d      	ldr	r3, [pc, #180]	; (800086c <MX_GPIO_Init+0xd0>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	4a2c      	ldr	r2, [pc, #176]	; (800086c <MX_GPIO_Init+0xd0>)
 80007bc:	f043 0304 	orr.w	r3, r3, #4
 80007c0:	6313      	str	r3, [r2, #48]	; 0x30
 80007c2:	4b2a      	ldr	r3, [pc, #168]	; (800086c <MX_GPIO_Init+0xd0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	f003 0304 	and.w	r3, r3, #4
 80007ca:	613b      	str	r3, [r7, #16]
 80007cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
 80007d2:	4b26      	ldr	r3, [pc, #152]	; (800086c <MX_GPIO_Init+0xd0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a25      	ldr	r2, [pc, #148]	; (800086c <MX_GPIO_Init+0xd0>)
 80007d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b23      	ldr	r3, [pc, #140]	; (800086c <MX_GPIO_Init+0xd0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	60bb      	str	r3, [r7, #8]
 80007ee:	4b1f      	ldr	r3, [pc, #124]	; (800086c <MX_GPIO_Init+0xd0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	4a1e      	ldr	r2, [pc, #120]	; (800086c <MX_GPIO_Init+0xd0>)
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	6313      	str	r3, [r2, #48]	; 0x30
 80007fa:	4b1c      	ldr	r3, [pc, #112]	; (800086c <MX_GPIO_Init+0xd0>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	60bb      	str	r3, [r7, #8]
 8000804:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b18      	ldr	r3, [pc, #96]	; (800086c <MX_GPIO_Init+0xd0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a17      	ldr	r2, [pc, #92]	; (800086c <MX_GPIO_Init+0xd0>)
 8000810:	f043 0302 	orr.w	r3, r3, #2
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b15      	ldr	r3, [pc, #84]	; (800086c <MX_GPIO_Init+0xd0>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0302 	and.w	r3, r3, #2
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A2_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000822:	2200      	movs	r2, #0
 8000824:	2130      	movs	r1, #48	; 0x30
 8000826:	4812      	ldr	r0, [pc, #72]	; (8000870 <MX_GPIO_Init+0xd4>)
 8000828:	f001 fe6a 	bl	8002500 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800082c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000832:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000836:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	4619      	mov	r1, r3
 8000842:	480c      	ldr	r0, [pc, #48]	; (8000874 <MX_GPIO_Init+0xd8>)
 8000844:	f001 fcd8 	bl	80021f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = A2_Pin|LD2_Pin;
 8000848:	2330      	movs	r3, #48	; 0x30
 800084a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084c:	2301      	movs	r3, #1
 800084e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000854:	2300      	movs	r3, #0
 8000856:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000858:	f107 0314 	add.w	r3, r7, #20
 800085c:	4619      	mov	r1, r3
 800085e:	4804      	ldr	r0, [pc, #16]	; (8000870 <MX_GPIO_Init+0xd4>)
 8000860:	f001 fcca 	bl	80021f8 <HAL_GPIO_Init>

}
 8000864:	bf00      	nop
 8000866:	3728      	adds	r7, #40	; 0x28
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40023800 	.word	0x40023800
 8000870:	40020000 	.word	0x40020000
 8000874:	40020800 	.word	0x40020800

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087e:	f000 fbd9 	bl	8001034 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000882:	f000 f853 	bl	800092c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000886:	f7ff ff89 	bl	800079c <MX_GPIO_Init>
  MX_DMA_Init();
 800088a:	f7ff ff51 	bl	8000730 <MX_DMA_Init>
  MX_ADC1_Init();
 800088e:	f7ff fe85 	bl	800059c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000892:	f000 fa95 	bl	8000dc0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000896:	f000 faff 	bl	8000e98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_OK != HAL_TIM_Base_Start(&htim2)) Error_Handler();
 800089a:	481e      	ldr	r0, [pc, #120]	; (8000914 <main+0x9c>)
 800089c:	f002 fb32 	bl	8002f04 <HAL_TIM_Base_Start>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <main+0x32>
 80008a6:	f000 fa0d 	bl	8000cc4 <Error_Handler>
  if(HAL_OK != HAL_ADC_Start_DMA(&hadc1,(uint32_t*) AdcValue, FFT_SAMPLES) ) Error_Handler();
 80008aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008ae:	491a      	ldr	r1, [pc, #104]	; (8000918 <main+0xa0>)
 80008b0:	481a      	ldr	r0, [pc, #104]	; (800091c <main+0xa4>)
 80008b2:	f000 fc75 	bl	80011a0 <HAL_ADC_Start_DMA>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <main+0x48>
 80008bc:	f000 fa02 	bl	8000cc4 <Error_Handler>
//  if(HAL_OK != HAL_UART_Transmit_DMA(&huart2,(uint8_t*) AdcValue, FFT_SAMPLES)) Error_Handler();

  arm_rfft_fast_init_f32(&FFTHandler, FFT_SAMPLES);
 80008c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c4:	4816      	ldr	r0, [pc, #88]	; (8000920 <main+0xa8>)
 80008c6:	f003 fa55 	bl	8003d74 <arm_rfft_fast_init_f32>
	  if(0 != RB_Read(&buf_t,&tmp)) Error_Handler();
	  size = sprintf((char*)chartmp, "%i\n", tmp);
	  HAL_UART_Transmit_DMA(&huart2,chartmp,size);
	  */

	  if(SamplesReady == 1)
 80008ca:	4b16      	ldr	r3, [pc, #88]	; (8000924 <main+0xac>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d1fa      	bne.n	80008ca <main+0x52>
	  {
		  SamplesReady = 0;
 80008d4:	4b13      	ldr	r3, [pc, #76]	; (8000924 <main+0xac>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	701a      	strb	r2, [r3, #0]

		  for(uint32_t i = 0; i < FFT_SAMPLES; i++)
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	e011      	b.n	8000904 <main+0x8c>
		  {
			  FFTInBuffer[i] =  (float)AdcValue[i];
 80008e0:	4a0d      	ldr	r2, [pc, #52]	; (8000918 <main+0xa0>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	ee07 3a90 	vmov	s15, r3
 80008ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008f2:	4a0d      	ldr	r2, [pc, #52]	; (8000928 <main+0xb0>)
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	4413      	add	r3, r2
 80008fa:	edc3 7a00 	vstr	s15, [r3]
		  for(uint32_t i = 0; i < FFT_SAMPLES; i++)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3301      	adds	r3, #1
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800090a:	d3e9      	bcc.n	80008e0 <main+0x68>
		  }

		  CalculateFFT();
 800090c:	f000 f8ec 	bl	8000ae8 <CalculateFFT>
	  if(SamplesReady == 1)
 8000910:	e7db      	b.n	80008ca <main+0x52>
 8000912:	bf00      	nop
 8000914:	2000255c 	.word	0x2000255c
 8000918:	20000134 	.word	0x20000134
 800091c:	2000008c 	.word	0x2000008c
 8000920:	20002534 	.word	0x20002534
 8000924:	2000254c 	.word	0x2000254c
 8000928:	20000534 	.word	0x20000534

0800092c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b094      	sub	sp, #80	; 0x50
 8000930:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000932:	f107 0320 	add.w	r3, r7, #32
 8000936:	2230      	movs	r2, #48	; 0x30
 8000938:	2100      	movs	r1, #0
 800093a:	4618      	mov	r0, r3
 800093c:	f004 fa18 	bl	8004d70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000940:	f107 030c 	add.w	r3, r7, #12
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
 8000954:	4b28      	ldr	r3, [pc, #160]	; (80009f8 <SystemClock_Config+0xcc>)
 8000956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000958:	4a27      	ldr	r2, [pc, #156]	; (80009f8 <SystemClock_Config+0xcc>)
 800095a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800095e:	6413      	str	r3, [r2, #64]	; 0x40
 8000960:	4b25      	ldr	r3, [pc, #148]	; (80009f8 <SystemClock_Config+0xcc>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800096c:	2300      	movs	r3, #0
 800096e:	607b      	str	r3, [r7, #4]
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <SystemClock_Config+0xd0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a21      	ldr	r2, [pc, #132]	; (80009fc <SystemClock_Config+0xd0>)
 8000976:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800097a:	6013      	str	r3, [r2, #0]
 800097c:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <SystemClock_Config+0xd0>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000988:	2302      	movs	r3, #2
 800098a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098c:	2301      	movs	r3, #1
 800098e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000990:	2310      	movs	r3, #16
 8000992:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000994:	2302      	movs	r3, #2
 8000996:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000998:	2300      	movs	r3, #0
 800099a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800099c:	2310      	movs	r3, #16
 800099e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80009a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80009a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80009a6:	2304      	movs	r3, #4
 80009a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009aa:	2304      	movs	r3, #4
 80009ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ae:	f107 0320 	add.w	r3, r7, #32
 80009b2:	4618      	mov	r0, r3
 80009b4:	f001 fdbe 	bl	8002534 <HAL_RCC_OscConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80009be:	f000 f981 	bl	8000cc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009c2:	230f      	movs	r3, #15
 80009c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c6:	2302      	movs	r3, #2
 80009c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	2102      	movs	r1, #2
 80009de:	4618      	mov	r0, r3
 80009e0:	f002 f820 	bl	8002a24 <HAL_RCC_ClockConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009ea:	f000 f96b 	bl	8000cc4 <Error_Handler>
  }
}
 80009ee:	bf00      	nop
 80009f0:	3750      	adds	r7, #80	; 0x50
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40007000 	.word	0x40007000

08000a00 <HAL_ADC_ConvHalfCpltCallback>:
	}
}
*/

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d10a      	bne.n	8000a28 <HAL_ADC_ConvHalfCpltCallback+0x28>
	{
		if(HAL_OK != HAL_UART_Transmit_DMA(&huart2,(uint8_t*) AdcValue, 512)) Error_Handler();
 8000a12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a16:	4907      	ldr	r1, [pc, #28]	; (8000a34 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000a18:	4807      	ldr	r0, [pc, #28]	; (8000a38 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8000a1a:	f002 fd6b 	bl	80034f4 <HAL_UART_Transmit_DMA>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_ADC_ConvHalfCpltCallback+0x28>
 8000a24:	f000 f94e 	bl	8000cc4 <Error_Handler>
	}
}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40012000 	.word	0x40012000
 8000a34:	20000134 	.word	0x20000134
 8000a38:	200025a4 	.word	0x200025a4

08000a3c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b082      	sub	sp, #8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a13      	ldr	r2, [pc, #76]	; (8000a98 <HAL_ADC_ConvCpltCallback+0x5c>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d120      	bne.n	8000a90 <HAL_ADC_ConvCpltCallback+0x54>
	{
		if(HAL_OK != HAL_UART_Transmit_DMA(&huart2,(uint8_t*) AdcValue, 512)) Error_Handler();
 8000a4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a52:	4912      	ldr	r1, [pc, #72]	; (8000a9c <HAL_ADC_ConvCpltCallback+0x60>)
 8000a54:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000a56:	f002 fd4d 	bl	80034f4 <HAL_UART_Transmit_DMA>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <HAL_ADC_ConvCpltCallback+0x28>
 8000a60:	f000 f930 	bl	8000cc4 <Error_Handler>
		if(0 != RB_Write(&buf_t,AdcValue[i])) Error_Handler();
		*/
//		i++;
//		HAL_GPIO_TogglePin(A2_GPIO_Port,A2_Pin); //output for oscilloscope

		if(HAL_OK != HAL_ADC_Start_DMA(&hadc1,(uint32_t*)AdcValue, FFT_SAMPLES) ) Error_Handler();
 8000a64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a68:	490c      	ldr	r1, [pc, #48]	; (8000a9c <HAL_ADC_ConvCpltCallback+0x60>)
 8000a6a:	480e      	ldr	r0, [pc, #56]	; (8000aa4 <HAL_ADC_ConvCpltCallback+0x68>)
 8000a6c:	f000 fb98 	bl	80011a0 <HAL_ADC_Start_DMA>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <HAL_ADC_ConvCpltCallback+0x3e>
 8000a76:	f000 f925 	bl	8000cc4 <Error_Handler>

		if(i == FFT_SAMPLES)
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000a7c:	881b      	ldrh	r3, [r3, #0]
 8000a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a82:	d105      	bne.n	8000a90 <HAL_ADC_ConvCpltCallback+0x54>
		{
			i = 0;
 8000a84:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <HAL_ADC_ConvCpltCallback+0x6c>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	801a      	strh	r2, [r3, #0]
			SamplesReady = 1;
 8000a8a:	4b08      	ldr	r3, [pc, #32]	; (8000aac <HAL_ADC_ConvCpltCallback+0x70>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000a90:	bf00      	nop
 8000a92:	3708      	adds	r7, #8
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	40012000 	.word	0x40012000
 8000a9c:	20000134 	.word	0x20000134
 8000aa0:	200025a4 	.word	0x200025a4
 8000aa4:	2000008c 	.word	0x2000008c
 8000aa8:	2000255a 	.word	0x2000255a
 8000aac:	2000254c 	.word	0x2000254c

08000ab0 <complexABS>:

float complexABS(float real,float compl){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000aba:	edc7 0a00 	vstr	s1, [r7]
	return sqrtf(real*real+compl*compl);
 8000abe:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ac2:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ac6:	edd7 7a00 	vldr	s15, [r7]
 8000aca:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8000ad6:	f004 f981 	bl	8004ddc <sqrtf>
 8000ada:	eef0 7a40 	vmov.f32	s15, s0
}
 8000ade:	eeb0 0a67 	vmov.f32	s0, s15
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}

08000ae8 <CalculateFFT>:

void CalculateFFT(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
	arm_rfft_fast_f32(&FFTHandler, FFTInBuffer, FFTOutBuffer, 0);
 8000af2:	2300      	movs	r3, #0
 8000af4:	4a6f      	ldr	r2, [pc, #444]	; (8000cb4 <CalculateFFT+0x1cc>)
 8000af6:	4970      	ldr	r1, [pc, #448]	; (8000cb8 <CalculateFFT+0x1d0>)
 8000af8:	4870      	ldr	r0, [pc, #448]	; (8000cbc <CalculateFFT+0x1d4>)
 8000afa:	f003 f9bf 	bl	8003e7c <arm_rfft_fast_f32>

	int Freqs[FFT_SAMPLES] = {0};
 8000afe:	f107 0310 	add.w	r3, r7, #16
 8000b02:	3b0c      	subs	r3, #12
 8000b04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b08:	2100      	movs	r1, #0
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f004 f930 	bl	8004d70 <memset>
	int FreqPoint = 0;
 8000b10:	2300      	movs	r3, #0
 8000b12:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b16:	f102 020c 	add.w	r2, r2, #12
 8000b1a:	6013      	str	r3, [r2, #0]
	int Offset = 45; //variable noise floor offset
 8000b1c:	232d      	movs	r3, #45	; 0x2d
 8000b1e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b22:	f102 0204 	add.w	r2, r2, #4
 8000b26:	6013      	str	r3, [r2, #0]

	//calculate abs values and linear-to-dB
	for (int i = 0; i < FFT_SAMPLES; i = i + 2)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000b2e:	f102 0208 	add.w	r2, r2, #8
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	e06d      	b.n	8000c12 <CalculateFFT+0x12a>
	{

		Freqs[FreqPoint] = (int)(20*log10f(complexABS(FFTOutBuffer[i], FFTOutBuffer[i+1]))) - Offset;
 8000b36:	4a5f      	ldr	r2, [pc, #380]	; (8000cb4 <CalculateFFT+0x1cc>)
 8000b38:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b3c:	f103 0308 	add.w	r3, r3, #8
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	4413      	add	r3, r2
 8000b46:	edd3 7a00 	vldr	s15, [r3]
 8000b4a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b4e:	f103 0308 	add.w	r3, r3, #8
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	3301      	adds	r3, #1
 8000b56:	4a57      	ldr	r2, [pc, #348]	; (8000cb4 <CalculateFFT+0x1cc>)
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	4413      	add	r3, r2
 8000b5c:	ed93 7a00 	vldr	s14, [r3]
 8000b60:	eef0 0a47 	vmov.f32	s1, s14
 8000b64:	eeb0 0a67 	vmov.f32	s0, s15
 8000b68:	f7ff ffa2 	bl	8000ab0 <complexABS>
 8000b6c:	eef0 7a40 	vmov.f32	s15, s0
 8000b70:	eeb0 0a67 	vmov.f32	s0, s15
 8000b74:	f004 f904 	bl	8004d80 <log10f>
 8000b78:	eef0 7a40 	vmov.f32	s15, s0
 8000b7c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000b80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b88:	ee17 2a90 	vmov	r2, s15
 8000b8c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000b90:	f103 0304 	add.w	r3, r3, #4
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	1ad2      	subs	r2, r2, r3
 8000b98:	f107 0310 	add.w	r3, r7, #16
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000ba2:	f103 030c 	add.w	r3, r3, #12
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	440b      	add	r3, r1
 8000bac:	f843 2c0c 	str.w	r2, [r3, #-12]

		if(Freqs[FreqPoint] < 0)
 8000bb0:	f107 0310 	add.w	r3, r7, #16
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000bba:	f103 030c 	add.w	r3, r3, #12
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	009b      	lsls	r3, r3, #2
 8000bc2:	4413      	add	r3, r2
 8000bc4:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	da0c      	bge.n	8000be6 <CalculateFFT+0xfe>
		{
			Freqs[FreqPoint] = 0;
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000bd6:	f103 030c 	add.w	r3, r3, #12
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	4413      	add	r3, r2
 8000be0:	2200      	movs	r2, #0
 8000be2:	f843 2c0c 	str.w	r2, [r3, #-12]
		}
		FreqPoint++;
 8000be6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000bea:	f103 030c 	add.w	r3, r3, #12
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000bf6:	f102 020c 	add.w	r2, r2, #12
 8000bfa:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < FFT_SAMPLES; i = i + 2)
 8000bfc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000c00:	f103 0308 	add.w	r3, r3, #8
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	3302      	adds	r3, #2
 8000c08:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000c0c:	f102 0208 	add.w	r2, r2, #8
 8000c10:	6013      	str	r3, [r2, #0]
 8000c12:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000c16:	f103 0308 	add.w	r3, r3, #8
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c20:	db89      	blt.n	8000b36 <CalculateFFT+0x4e>

	}
//  for 1024 samples

	OutFreqArray[0] = (uint8_t)Freqs[1]; // 22 Hz
 8000c22:	f107 0310 	add.w	r3, r7, #16
 8000c26:	f853 3c08 	ldr.w	r3, [r3, #-8]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c2e:	701a      	strb	r2, [r3, #0]
	OutFreqArray[1] = (uint8_t)Freqs[2]; // 63 Hz
 8000c30:	f107 0310 	add.w	r3, r7, #16
 8000c34:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	4b21      	ldr	r3, [pc, #132]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c3c:	705a      	strb	r2, [r3, #1]
	OutFreqArray[2] = (uint8_t)Freqs[3]; // 125 Hz
 8000c3e:	f107 0310 	add.w	r3, r7, #16
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c48:	709a      	strb	r2, [r3, #2]
	OutFreqArray[3] = (uint8_t)Freqs[6]; // 250 Hz
 8000c4a:	f107 0310 	add.w	r3, r7, #16
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	b2da      	uxtb	r2, r3
 8000c52:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c54:	70da      	strb	r2, [r3, #3]
	OutFreqArray[4] = (uint8_t)Freqs[12]; // 500 Hz
 8000c56:	f107 0310 	add.w	r3, r7, #16
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4b18      	ldr	r3, [pc, #96]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c60:	711a      	strb	r2, [r3, #4]
	OutFreqArray[5] = (uint8_t)Freqs[23]; // 1000 Hz
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c6c:	715a      	strb	r2, [r3, #5]
	OutFreqArray[6] = (uint8_t)Freqs[51]; // 2200 Hz
 8000c6e:	f107 0310 	add.w	r3, r7, #16
 8000c72:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c7a:	719a      	strb	r2, [r3, #6]
	OutFreqArray[7] = (uint8_t)Freqs[104]; // 4500 Hz
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	4b0e      	ldr	r3, [pc, #56]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c88:	71da      	strb	r2, [r3, #7]
	OutFreqArray[8] = (uint8_t)Freqs[207]; // 9000 Hz
 8000c8a:	f107 0310 	add.w	r3, r7, #16
 8000c8e:	f8d3 3330 	ldr.w	r3, [r3, #816]	; 0x330
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000c96:	721a      	strb	r2, [r3, #8]
	OutFreqArray[9] = (uint8_t)Freqs[344]; // 15000 Hz
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	f8d3 3554 	ldr.w	r3, [r3, #1364]	; 0x554
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <CalculateFFT+0x1d8>)
 8000ca4:	725a      	strb	r2, [r3, #9]
	OutFreqArray[7] = (uint8_t)Freqs[207]; // 4500 Hz
	OutFreqArray[8] = (uint8_t)Freqs[413]; // 9000 Hz
	OutFreqArray[9] = (uint8_t)Freqs[688]; // 15000 Hz
*/

}
 8000ca6:	bf00      	nop
 8000ca8:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20001534 	.word	0x20001534
 8000cb8:	20000534 	.word	0x20000534
 8000cbc:	20002534 	.word	0x20002534
 8000cc0:	20002550 	.word	0x20002550

08000cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc8:	b672      	cpsid	i
}
 8000cca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ccc:	e7fe      	b.n	8000ccc <Error_Handler+0x8>
	...

08000cd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <HAL_MspInit+0x4c>)
 8000cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cde:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <HAL_MspInit+0x4c>)
 8000ce0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ce4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ce6:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <HAL_MspInit+0x4c>)
 8000ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	603b      	str	r3, [r7, #0]
 8000cf6:	4b09      	ldr	r3, [pc, #36]	; (8000d1c <HAL_MspInit+0x4c>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	4a08      	ldr	r2, [pc, #32]	; (8000d1c <HAL_MspInit+0x4c>)
 8000cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d00:	6413      	str	r3, [r2, #64]	; 0x40
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_MspInit+0x4c>)
 8000d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d0a:	603b      	str	r3, [r7, #0]
 8000d0c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d0e:	2007      	movs	r0, #7
 8000d10:	f000 fec0 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40023800 	.word	0x40023800

08000d20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d24:	e7fe      	b.n	8000d24 <NMI_Handler+0x4>

08000d26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d26:	b480      	push	{r7}
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d2a:	e7fe      	b.n	8000d2a <HardFault_Handler+0x4>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <MemManage_Handler+0x4>

08000d32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <BusFault_Handler+0x4>

08000d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <UsageFault_Handler+0x4>

08000d3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr

08000d4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d50:	bf00      	nop
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d6c:	f000 f9b4 	bl	80010d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d70:	bf00      	nop
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <DMA1_Stream6_IRQHandler+0x10>)
 8000d7a:	f000 ffd3 	bl	8001d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	200025e8 	.word	0x200025e8

08000d88 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <DMA2_Stream0_IRQHandler+0x10>)
 8000d8e:	f000 ffc9 	bl	8001d24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200000d4 	.word	0x200000d4

08000d9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <SystemInit+0x20>)
 8000da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000da6:	4a05      	ldr	r2, [pc, #20]	; (8000dbc <SystemInit+0x20>)
 8000da8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b086      	sub	sp, #24
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dc6:	f107 0308 	add.w	r3, r7, #8
 8000dca:	2200      	movs	r2, #0
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	605a      	str	r2, [r3, #4]
 8000dd0:	609a      	str	r2, [r3, #8]
 8000dd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd4:	463b      	mov	r3, r7
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ddc:	4b1d      	ldr	r3, [pc, #116]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000dde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000de2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000de6:	2202      	movs	r2, #2
 8000de8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 634;
 8000df0:	4b18      	ldr	r3, [pc, #96]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000df2:	f240 227a 	movw	r2, #634	; 0x27a
 8000df6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000df8:	4b16      	ldr	r3, [pc, #88]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dfe:	4b15      	ldr	r3, [pc, #84]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e04:	4813      	ldr	r0, [pc, #76]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000e06:	f002 f82d 	bl	8002e64 <HAL_TIM_Base_Init>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e10:	f7ff ff58 	bl	8000cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e1a:	f107 0308 	add.w	r3, r7, #8
 8000e1e:	4619      	mov	r1, r3
 8000e20:	480c      	ldr	r0, [pc, #48]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000e22:	f002 f8c9 	bl	8002fb8 <HAL_TIM_ConfigClockSource>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e2c:	f7ff ff4a 	bl	8000cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e30:	2320      	movs	r3, #32
 8000e32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e34:	2300      	movs	r3, #0
 8000e36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e38:	463b      	mov	r3, r7
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4805      	ldr	r0, [pc, #20]	; (8000e54 <MX_TIM2_Init+0x94>)
 8000e3e:	f002 fa9d 	bl	800337c <HAL_TIMEx_MasterConfigSynchronization>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e48:	f7ff ff3c 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e4c:	bf00      	nop
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	2000255c 	.word	0x2000255c

08000e58 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e68:	d10d      	bne.n	8000e86 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <HAL_TIM_Base_MspInit+0x3c>)
 8000e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e72:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <HAL_TIM_Base_MspInit+0x3c>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6413      	str	r3, [r2, #64]	; 0x40
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <HAL_TIM_Base_MspInit+0x3c>)
 8000e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e86:	bf00      	nop
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40023800 	.word	0x40023800

08000e98 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e9c:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000e9e:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <MX_USART2_UART_Init+0x50>)
 8000ea0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ea2:	4b10      	ldr	r3, [pc, #64]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000ea4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ea8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000eb0:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000eb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ebc:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000ebe:	220c      	movs	r2, #12
 8000ec0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ec2:	4b08      	ldr	r3, [pc, #32]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ece:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <MX_USART2_UART_Init+0x4c>)
 8000ed0:	f002 fac2 	bl	8003458 <HAL_UART_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000eda:	f7ff fef3 	bl	8000cc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200025a4 	.word	0x200025a4
 8000ee8:	40004400 	.word	0x40004400

08000eec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08a      	sub	sp, #40	; 0x28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
 8000f02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a30      	ldr	r2, [pc, #192]	; (8000fcc <HAL_UART_MspInit+0xe0>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d159      	bne.n	8000fc2 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	4b2f      	ldr	r3, [pc, #188]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f16:	4a2e      	ldr	r2, [pc, #184]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f1e:	4b2c      	ldr	r3, [pc, #176]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f26:	613b      	str	r3, [r7, #16]
 8000f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	4b28      	ldr	r3, [pc, #160]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a27      	ldr	r2, [pc, #156]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b25      	ldr	r3, [pc, #148]	; (8000fd0 <HAL_UART_MspInit+0xe4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60fb      	str	r3, [r7, #12]
 8000f44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f46:	230c      	movs	r3, #12
 8000f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f56:	2307      	movs	r3, #7
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	481c      	ldr	r0, [pc, #112]	; (8000fd4 <HAL_UART_MspInit+0xe8>)
 8000f62:	f001 f949 	bl	80021f8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000f66:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f68:	4a1c      	ldr	r2, [pc, #112]	; (8000fdc <HAL_UART_MspInit+0xf0>)
 8000f6a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000f6c:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f72:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f74:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f76:	2240      	movs	r2, #64	; 0x40
 8000f78:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f7a:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f80:	4b15      	ldr	r3, [pc, #84]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f82:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f86:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000f94:	4b10      	ldr	r3, [pc, #64]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f9a:	4b0f      	ldr	r3, [pc, #60]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fa0:	4b0d      	ldr	r3, [pc, #52]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000fa6:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000fa8:	f000 fdb6 	bl	8001b18 <HAL_DMA_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000fb2:	f7ff fe87 	bl	8000cc4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000fba:	635a      	str	r2, [r3, #52]	; 0x34
 8000fbc:	4a06      	ldr	r2, [pc, #24]	; (8000fd8 <HAL_UART_MspInit+0xec>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000fc2:	bf00      	nop
 8000fc4:	3728      	adds	r7, #40	; 0x28
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40004400 	.word	0x40004400
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	200025e8 	.word	0x200025e8
 8000fdc:	400260a0 	.word	0x400260a0

08000fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fe0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001018 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fe4:	480d      	ldr	r0, [pc, #52]	; (800101c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fe6:	490e      	ldr	r1, [pc, #56]	; (8001020 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fe8:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fec:	e002      	b.n	8000ff4 <LoopCopyDataInit>

08000fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ff2:	3304      	adds	r3, #4

08000ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ff8:	d3f9      	bcc.n	8000fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ffa:	4a0b      	ldr	r2, [pc, #44]	; (8001028 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ffc:	4c0b      	ldr	r4, [pc, #44]	; (800102c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001000:	e001      	b.n	8001006 <LoopFillZerobss>

08001002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001004:	3204      	adds	r2, #4

08001006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001008:	d3fb      	bcc.n	8001002 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800100a:	f7ff fec7 	bl	8000d9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800100e:	f003 fe8b 	bl	8004d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001012:	f7ff fc31 	bl	8000878 <main>
  bx  lr    
 8001016:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001018:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800101c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001020:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001024:	08018560 	.word	0x08018560
  ldr r2, =_sbss
 8001028:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800102c:	2000264c 	.word	0x2000264c

08001030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001030:	e7fe      	b.n	8001030 <ADC_IRQHandler>
	...

08001034 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001038:	4b0e      	ldr	r3, [pc, #56]	; (8001074 <HAL_Init+0x40>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0d      	ldr	r2, [pc, #52]	; (8001074 <HAL_Init+0x40>)
 800103e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001042:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001044:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <HAL_Init+0x40>)
 800104a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800104e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_Init+0x40>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a07      	ldr	r2, [pc, #28]	; (8001074 <HAL_Init+0x40>)
 8001056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800105a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800105c:	2003      	movs	r0, #3
 800105e:	f000 fd19 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001062:	2000      	movs	r0, #0
 8001064:	f000 f808 	bl	8001078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001068:	f7ff fe32 	bl	8000cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023c00 	.word	0x40023c00

08001078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <HAL_InitTick+0x54>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_InitTick+0x58>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	4619      	mov	r1, r3
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001092:	fbb2 f3f3 	udiv	r3, r2, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f000 fd31 	bl	8001afe <HAL_SYSTICK_Config>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e00e      	b.n	80010c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b0f      	cmp	r3, #15
 80010aa:	d80a      	bhi.n	80010c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ac:	2200      	movs	r2, #0
 80010ae:	6879      	ldr	r1, [r7, #4]
 80010b0:	f04f 30ff 	mov.w	r0, #4294967295
 80010b4:	f000 fcf9 	bl	8001aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b8:	4a06      	ldr	r2, [pc, #24]	; (80010d4 <HAL_InitTick+0x5c>)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	e000      	b.n	80010c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	20000000 	.word	0x20000000
 80010d0:	20000008 	.word	0x20000008
 80010d4:	20000004 	.word	0x20000004

080010d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_IncTick+0x20>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b06      	ldr	r3, [pc, #24]	; (80010fc <HAL_IncTick+0x24>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4413      	add	r3, r2
 80010e8:	4a04      	ldr	r2, [pc, #16]	; (80010fc <HAL_IncTick+0x24>)
 80010ea:	6013      	str	r3, [r2, #0]
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000008 	.word	0x20000008
 80010fc:	20002648 	.word	0x20002648

08001100 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  return uwTick;
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <HAL_GetTick+0x14>)
 8001106:	681b      	ldr	r3, [r3, #0]
}
 8001108:	4618      	mov	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	20002648 	.word	0x20002648

08001118 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001120:	2300      	movs	r3, #0
 8001122:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e033      	b.n	8001196 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001132:	2b00      	cmp	r3, #0
 8001134:	d109      	bne.n	800114a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f7ff fa84 	bl	8000644 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	f003 0310 	and.w	r3, r3, #16
 8001152:	2b00      	cmp	r3, #0
 8001154:	d118      	bne.n	8001188 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800115e:	f023 0302 	bic.w	r3, r3, #2
 8001162:	f043 0202 	orr.w	r2, r3, #2
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 fa44 	bl	80015f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	f023 0303 	bic.w	r3, r3, #3
 800117e:	f043 0201 	orr.w	r2, r3, #1
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	641a      	str	r2, [r3, #64]	; 0x40
 8001186:	e001      	b.n	800118c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001194:	7bfb      	ldrb	r3, [r7, #15]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	60f8      	str	r0, [r7, #12]
 80011a8:	60b9      	str	r1, [r7, #8]
 80011aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80011ac:	2300      	movs	r3, #0
 80011ae:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d101      	bne.n	80011be <HAL_ADC_Start_DMA+0x1e>
 80011ba:	2302      	movs	r3, #2
 80011bc:	e0ce      	b.n	800135c <HAL_ADC_Start_DMA+0x1bc>
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2201      	movs	r2, #1
 80011c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d018      	beq.n	8001206 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f042 0201 	orr.w	r2, r2, #1
 80011e2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011e4:	4b5f      	ldr	r3, [pc, #380]	; (8001364 <HAL_ADC_Start_DMA+0x1c4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a5f      	ldr	r2, [pc, #380]	; (8001368 <HAL_ADC_Start_DMA+0x1c8>)
 80011ea:	fba2 2303 	umull	r2, r3, r2, r3
 80011ee:	0c9a      	lsrs	r2, r3, #18
 80011f0:	4613      	mov	r3, r2
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	4413      	add	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80011f8:	e002      	b.n	8001200 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1f9      	bne.n	80011fa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001214:	d107      	bne.n	8001226 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001224:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	f003 0301 	and.w	r3, r3, #1
 8001230:	2b01      	cmp	r3, #1
 8001232:	f040 8086 	bne.w	8001342 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001254:	2b00      	cmp	r3, #0
 8001256:	d007      	beq.n	8001268 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001260:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001270:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001274:	d106      	bne.n	8001284 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	f023 0206 	bic.w	r2, r3, #6
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	645a      	str	r2, [r3, #68]	; 0x44
 8001282:	e002      	b.n	800128a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	2200      	movs	r2, #0
 8001288:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001292:	4b36      	ldr	r3, [pc, #216]	; (800136c <HAL_ADC_Start_DMA+0x1cc>)
 8001294:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800129a:	4a35      	ldr	r2, [pc, #212]	; (8001370 <HAL_ADC_Start_DMA+0x1d0>)
 800129c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a2:	4a34      	ldr	r2, [pc, #208]	; (8001374 <HAL_ADC_Start_DMA+0x1d4>)
 80012a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012aa:	4a33      	ldr	r2, [pc, #204]	; (8001378 <HAL_ADC_Start_DMA+0x1d8>)
 80012ac:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80012b6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80012c6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012d6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	334c      	adds	r3, #76	; 0x4c
 80012e2:	4619      	mov	r1, r3
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f000 fcc4 	bl	8001c74 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f003 031f 	and.w	r3, r3, #31
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d10f      	bne.n	8001318 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d129      	bne.n	800135a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	e020      	b.n	800135a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a17      	ldr	r2, [pc, #92]	; (800137c <HAL_ADC_Start_DMA+0x1dc>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d11b      	bne.n	800135a <HAL_ADC_Start_DMA+0x1ba>
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d114      	bne.n	800135a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	e00b      	b.n	800135a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	f043 0210 	orr.w	r2, r3, #16
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001352:	f043 0201 	orr.w	r2, r3, #1
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000000 	.word	0x20000000
 8001368:	431bde83 	.word	0x431bde83
 800136c:	40012300 	.word	0x40012300
 8001370:	080017f1 	.word	0x080017f1
 8001374:	080018ab 	.word	0x080018ab
 8001378:	080018c7 	.word	0x080018c7
 800137c:	40012000 	.word	0x40012000

08001380 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr

08001394 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d101      	bne.n	80013b0 <HAL_ADC_ConfigChannel+0x1c>
 80013ac:	2302      	movs	r3, #2
 80013ae:	e113      	b.n	80015d8 <HAL_ADC_ConfigChannel+0x244>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2201      	movs	r2, #1
 80013b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b09      	cmp	r3, #9
 80013be:	d925      	bls.n	800140c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	68d9      	ldr	r1, [r3, #12]
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	461a      	mov	r2, r3
 80013ce:	4613      	mov	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	4413      	add	r3, r2
 80013d4:	3b1e      	subs	r3, #30
 80013d6:	2207      	movs	r2, #7
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	43da      	mvns	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	400a      	ands	r2, r1
 80013e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	68d9      	ldr	r1, [r3, #12]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	689a      	ldr	r2, [r3, #8]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	4618      	mov	r0, r3
 80013f8:	4603      	mov	r3, r0
 80013fa:	005b      	lsls	r3, r3, #1
 80013fc:	4403      	add	r3, r0
 80013fe:	3b1e      	subs	r3, #30
 8001400:	409a      	lsls	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	430a      	orrs	r2, r1
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	e022      	b.n	8001452 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	6919      	ldr	r1, [r3, #16]
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	b29b      	uxth	r3, r3
 8001418:	461a      	mov	r2, r3
 800141a:	4613      	mov	r3, r2
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	4413      	add	r3, r2
 8001420:	2207      	movs	r2, #7
 8001422:	fa02 f303 	lsl.w	r3, r2, r3
 8001426:	43da      	mvns	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	400a      	ands	r2, r1
 800142e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6919      	ldr	r1, [r3, #16]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	b29b      	uxth	r3, r3
 8001440:	4618      	mov	r0, r3
 8001442:	4603      	mov	r3, r0
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	4403      	add	r3, r0
 8001448:	409a      	lsls	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	430a      	orrs	r2, r1
 8001450:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	2b06      	cmp	r3, #6
 8001458:	d824      	bhi.n	80014a4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	3b05      	subs	r3, #5
 800146c:	221f      	movs	r2, #31
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43da      	mvns	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	400a      	ands	r2, r1
 800147a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	b29b      	uxth	r3, r3
 8001488:	4618      	mov	r0, r3
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685a      	ldr	r2, [r3, #4]
 800148e:	4613      	mov	r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4413      	add	r3, r2
 8001494:	3b05      	subs	r3, #5
 8001496:	fa00 f203 	lsl.w	r2, r0, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	430a      	orrs	r2, r1
 80014a0:	635a      	str	r2, [r3, #52]	; 0x34
 80014a2:	e04c      	b.n	800153e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b0c      	cmp	r3, #12
 80014aa:	d824      	bhi.n	80014f6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	3b23      	subs	r3, #35	; 0x23
 80014be:	221f      	movs	r2, #31
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43da      	mvns	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	400a      	ands	r2, r1
 80014cc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	b29b      	uxth	r3, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	3b23      	subs	r3, #35	; 0x23
 80014e8:	fa00 f203 	lsl.w	r2, r0, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	430a      	orrs	r2, r1
 80014f2:	631a      	str	r2, [r3, #48]	; 0x30
 80014f4:	e023      	b.n	800153e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	3b41      	subs	r3, #65	; 0x41
 8001508:	221f      	movs	r2, #31
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	43da      	mvns	r2, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	400a      	ands	r2, r1
 8001516:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	b29b      	uxth	r3, r3
 8001524:	4618      	mov	r0, r3
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	3b41      	subs	r3, #65	; 0x41
 8001532:	fa00 f203 	lsl.w	r2, r0, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800153e:	4b29      	ldr	r3, [pc, #164]	; (80015e4 <HAL_ADC_ConfigChannel+0x250>)
 8001540:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a28      	ldr	r2, [pc, #160]	; (80015e8 <HAL_ADC_ConfigChannel+0x254>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d10f      	bne.n	800156c <HAL_ADC_ConfigChannel+0x1d8>
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b12      	cmp	r3, #18
 8001552:	d10b      	bne.n	800156c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a1d      	ldr	r2, [pc, #116]	; (80015e8 <HAL_ADC_ConfigChannel+0x254>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12b      	bne.n	80015ce <HAL_ADC_ConfigChannel+0x23a>
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a1c      	ldr	r2, [pc, #112]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d003      	beq.n	8001588 <HAL_ADC_ConfigChannel+0x1f4>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b11      	cmp	r3, #17
 8001586:	d122      	bne.n	80015ce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a11      	ldr	r2, [pc, #68]	; (80015ec <HAL_ADC_ConfigChannel+0x258>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d111      	bne.n	80015ce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015aa:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <HAL_ADC_ConfigChannel+0x25c>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a11      	ldr	r2, [pc, #68]	; (80015f4 <HAL_ADC_ConfigChannel+0x260>)
 80015b0:	fba2 2303 	umull	r2, r3, r2, r3
 80015b4:	0c9a      	lsrs	r2, r3, #18
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015c0:	e002      	b.n	80015c8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	3b01      	subs	r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1f9      	bne.n	80015c2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80015d6:	2300      	movs	r3, #0
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	40012300 	.word	0x40012300
 80015e8:	40012000 	.word	0x40012000
 80015ec:	10000012 	.word	0x10000012
 80015f0:	20000000 	.word	0x20000000
 80015f4:	431bde83 	.word	0x431bde83

080015f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001600:	4b79      	ldr	r3, [pc, #484]	; (80017e8 <ADC_Init+0x1f0>)
 8001602:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	685a      	ldr	r2, [r3, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	431a      	orrs	r2, r3
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800162c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6859      	ldr	r1, [r3, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	021a      	lsls	r2, r3, #8
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	430a      	orrs	r2, r1
 8001640:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001650:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6859      	ldr	r1, [r3, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	430a      	orrs	r2, r1
 8001662:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001672:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	6899      	ldr	r1, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68da      	ldr	r2, [r3, #12]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	430a      	orrs	r2, r1
 8001684:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168a:	4a58      	ldr	r2, [pc, #352]	; (80017ec <ADC_Init+0x1f4>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d022      	beq.n	80016d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689a      	ldr	r2, [r3, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800169e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6899      	ldr	r1, [r3, #8]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	430a      	orrs	r2, r1
 80016b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6899      	ldr	r1, [r3, #8]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	e00f      	b.n	80016f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	689a      	ldr	r2, [r3, #8]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	689a      	ldr	r2, [r3, #8]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0202 	bic.w	r2, r2, #2
 8001704:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	6899      	ldr	r1, [r3, #8]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	7e1b      	ldrb	r3, [r3, #24]
 8001710:	005a      	lsls	r2, r3, #1
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	430a      	orrs	r2, r1
 8001718:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d01b      	beq.n	800175c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	685a      	ldr	r2, [r3, #4]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001732:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001742:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6859      	ldr	r1, [r3, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	3b01      	subs	r3, #1
 8001750:	035a      	lsls	r2, r3, #13
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	e007      	b.n	800176c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800176a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	3b01      	subs	r3, #1
 8001788:	051a      	lsls	r2, r3, #20
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	689a      	ldr	r2, [r3, #8]
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80017a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	6899      	ldr	r1, [r3, #8]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80017ae:	025a      	lsls	r2, r3, #9
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	689a      	ldr	r2, [r3, #8]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6899      	ldr	r1, [r3, #8]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	029a      	lsls	r2, r3, #10
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	430a      	orrs	r2, r1
 80017da:	609a      	str	r2, [r3, #8]
}
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	40012300 	.word	0x40012300
 80017ec:	0f000001 	.word	0x0f000001

080017f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001806:	2b00      	cmp	r3, #0
 8001808:	d13c      	bne.n	8001884 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d12b      	bne.n	800187c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001828:	2b00      	cmp	r3, #0
 800182a:	d127      	bne.n	800187c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001832:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001836:	2b00      	cmp	r3, #0
 8001838:	d006      	beq.n	8001848 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001844:	2b00      	cmp	r3, #0
 8001846:	d119      	bne.n	800187c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 0220 	bic.w	r2, r2, #32
 8001856:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800185c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001868:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d105      	bne.n	800187c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f043 0201 	orr.w	r2, r3, #1
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff f8dd 	bl	8000a3c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001882:	e00e      	b.n	80018a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001888:	f003 0310 	and.w	r3, r3, #16
 800188c:	2b00      	cmp	r3, #0
 800188e:	d003      	beq.n	8001898 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f7ff fd75 	bl	8001380 <HAL_ADC_ErrorCallback>
}
 8001896:	e004      	b.n	80018a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	4798      	blx	r3
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f7ff f8a1 	bl	8000a00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2240      	movs	r2, #64	; 0x40
 80018d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018de:	f043 0204 	orr.w	r2, r3, #4
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f7ff fd4a 	bl	8001380 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018ec:	bf00      	nop
 80018ee:	3710      	adds	r7, #16
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001910:	4013      	ands	r3, r2
 8001912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800191c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001926:	4a04      	ldr	r2, [pc, #16]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	60d3      	str	r3, [r2, #12]
}
 800192c:	bf00      	nop
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001940:	4b04      	ldr	r3, [pc, #16]	; (8001954 <__NVIC_GetPriorityGrouping+0x18>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0307 	and.w	r3, r3, #7
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	2b00      	cmp	r3, #0
 8001968:	db0b      	blt.n	8001982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f003 021f 	and.w	r2, r3, #31
 8001970:	4907      	ldr	r1, [pc, #28]	; (8001990 <__NVIC_EnableIRQ+0x38>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	2001      	movs	r0, #1
 800197a:	fa00 f202 	lsl.w	r2, r0, r2
 800197e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000e100 	.word	0xe000e100

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	; (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	; (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a60:	d301      	bcc.n	8001a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a62:	2301      	movs	r3, #1
 8001a64:	e00f      	b.n	8001a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a66:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <SysTick_Config+0x40>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6e:	210f      	movs	r1, #15
 8001a70:	f04f 30ff 	mov.w	r0, #4294967295
 8001a74:	f7ff ff8e 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <SysTick_Config+0x40>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <SysTick_Config+0x40>)
 8001a80:	2207      	movs	r2, #7
 8001a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	e000e010 	.word	0xe000e010

08001a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ff29 	bl	80018f4 <__NVIC_SetPriorityGrouping>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b086      	sub	sp, #24
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
 8001ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001abc:	f7ff ff3e 	bl	800193c <__NVIC_GetPriorityGrouping>
 8001ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68b9      	ldr	r1, [r7, #8]
 8001ac6:	6978      	ldr	r0, [r7, #20]
 8001ac8:	f7ff ff8e 	bl	80019e8 <NVIC_EncodePriority>
 8001acc:	4602      	mov	r2, r0
 8001ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff5d 	bl	8001994 <__NVIC_SetPriority>
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff31 	bl	8001958 <__NVIC_EnableIRQ>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ffa2 	bl	8001a50 <SysTick_Config>
 8001b0c:	4603      	mov	r3, r0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
	...

08001b18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b24:	f7ff faec 	bl	8001100 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e099      	b.n	8001c68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b54:	e00f      	b.n	8001b76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b56:	f7ff fad3 	bl	8001100 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d908      	bls.n	8001b76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2220      	movs	r2, #32
 8001b68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e078      	b.n	8001c68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0301 	and.w	r3, r3, #1
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1e8      	bne.n	8001b56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	4b38      	ldr	r3, [pc, #224]	; (8001c70 <HAL_DMA_Init+0x158>)
 8001b90:	4013      	ands	r3, r2
 8001b92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	685a      	ldr	r2, [r3, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d107      	bne.n	8001be0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	697a      	ldr	r2, [r7, #20]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	f023 0307 	bic.w	r3, r3, #7
 8001bf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	2b04      	cmp	r3, #4
 8001c08:	d117      	bne.n	8001c3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00e      	beq.n	8001c3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 fa6f 	bl	8002100 <DMA_CheckFifoParam>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d008      	beq.n	8001c3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2240      	movs	r2, #64	; 0x40
 8001c2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c36:	2301      	movs	r3, #1
 8001c38:	e016      	b.n	8001c68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	697a      	ldr	r2, [r7, #20]
 8001c40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 fa26 	bl	8002094 <DMA_CalcBaseAndBitshift>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c50:	223f      	movs	r2, #63	; 0x3f
 8001c52:	409a      	lsls	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2201      	movs	r2, #1
 8001c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	f010803f 	.word	0xf010803f

08001c74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	60b9      	str	r1, [r7, #8]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d101      	bne.n	8001c9a <HAL_DMA_Start_IT+0x26>
 8001c96:	2302      	movs	r3, #2
 8001c98:	e040      	b.n	8001d1c <HAL_DMA_Start_IT+0xa8>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d12f      	bne.n	8001d0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	68b9      	ldr	r1, [r7, #8]
 8001cc2:	68f8      	ldr	r0, [r7, #12]
 8001cc4:	f000 f9b8 	bl	8002038 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ccc:	223f      	movs	r2, #63	; 0x3f
 8001cce:	409a      	lsls	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f042 0216 	orr.w	r2, r2, #22
 8001ce2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d007      	beq.n	8001cfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f042 0208 	orr.w	r2, r2, #8
 8001cfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	e005      	b.n	8001d1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d16:	2302      	movs	r3, #2
 8001d18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d30:	4b8e      	ldr	r3, [pc, #568]	; (8001f6c <HAL_DMA_IRQHandler+0x248>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a8e      	ldr	r2, [pc, #568]	; (8001f70 <HAL_DMA_IRQHandler+0x24c>)
 8001d36:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3a:	0a9b      	lsrs	r3, r3, #10
 8001d3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4e:	2208      	movs	r2, #8
 8001d50:	409a      	lsls	r2, r3
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d01a      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0304 	and.w	r3, r3, #4
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d013      	beq.n	8001d90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0204 	bic.w	r2, r2, #4
 8001d76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7c:	2208      	movs	r2, #8
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d88:	f043 0201 	orr.w	r2, r3, #1
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d94:	2201      	movs	r2, #1
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d012      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00b      	beq.n	8001dc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db2:	2201      	movs	r2, #1
 8001db4:	409a      	lsls	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dbe:	f043 0202 	orr.w	r2, r3, #2
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dca:	2204      	movs	r2, #4
 8001dcc:	409a      	lsls	r2, r3
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d012      	beq.n	8001dfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00b      	beq.n	8001dfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de8:	2204      	movs	r2, #4
 8001dea:	409a      	lsls	r2, r3
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df4:	f043 0204 	orr.w	r2, r3, #4
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e00:	2210      	movs	r2, #16
 8001e02:	409a      	lsls	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d043      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0308 	and.w	r3, r3, #8
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d03c      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1e:	2210      	movs	r2, #16
 8001e20:	409a      	lsls	r2, r3
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d018      	beq.n	8001e66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d108      	bne.n	8001e54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d024      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	4798      	blx	r3
 8001e52:	e01f      	b.n	8001e94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d01b      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	4798      	blx	r3
 8001e64:	e016      	b.n	8001e94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d107      	bne.n	8001e84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f022 0208 	bic.w	r2, r2, #8
 8001e82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e98:	2220      	movs	r2, #32
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 808f 	beq.w	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f000 8087 	beq.w	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eba:	2220      	movs	r2, #32
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d136      	bne.n	8001f3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f022 0216 	bic.w	r2, r2, #22
 8001edc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	695a      	ldr	r2, [r3, #20]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d103      	bne.n	8001efe <HAL_DMA_IRQHandler+0x1da>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d007      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 0208 	bic.w	r2, r2, #8
 8001f0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f12:	223f      	movs	r2, #63	; 0x3f
 8001f14:	409a      	lsls	r2, r3
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d07e      	beq.n	8002030 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	4798      	blx	r3
        }
        return;
 8001f3a:	e079      	b.n	8002030 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d01d      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d10d      	bne.n	8001f74 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d031      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	4798      	blx	r3
 8001f68:	e02c      	b.n	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
 8001f6a:	bf00      	nop
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d023      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	4798      	blx	r3
 8001f84:	e01e      	b.n	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10f      	bne.n	8001fb4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0210 	bic.w	r2, r2, #16
 8001fa2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d003      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d032      	beq.n	8002032 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d022      	beq.n	800201e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2205      	movs	r2, #5
 8001fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0201 	bic.w	r2, r2, #1
 8001fee:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d307      	bcc.n	800200c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d1f2      	bne.n	8001ff0 <HAL_DMA_IRQHandler+0x2cc>
 800200a:	e000      	b.n	800200e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800200c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002022:	2b00      	cmp	r3, #0
 8002024:	d005      	beq.n	8002032 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	4798      	blx	r3
 800202e:	e000      	b.n	8002032 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002030:	bf00      	nop
    }
  }
}
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002038:	b480      	push	{r7}
 800203a:	b085      	sub	sp, #20
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
 8002044:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002054:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	683a      	ldr	r2, [r7, #0]
 800205c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b40      	cmp	r3, #64	; 0x40
 8002064:	d108      	bne.n	8002078 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002076:	e007      	b.n	8002088 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	68ba      	ldr	r2, [r7, #8]
 800207e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	60da      	str	r2, [r3, #12]
}
 8002088:	bf00      	nop
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	3b10      	subs	r3, #16
 80020a4:	4a14      	ldr	r2, [pc, #80]	; (80020f8 <DMA_CalcBaseAndBitshift+0x64>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	091b      	lsrs	r3, r3, #4
 80020ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020ae:	4a13      	ldr	r2, [pc, #76]	; (80020fc <DMA_CalcBaseAndBitshift+0x68>)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4413      	add	r3, r2
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	461a      	mov	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d909      	bls.n	80020d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020ca:	f023 0303 	bic.w	r3, r3, #3
 80020ce:	1d1a      	adds	r2, r3, #4
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	659a      	str	r2, [r3, #88]	; 0x58
 80020d4:	e007      	b.n	80020e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020de:	f023 0303 	bic.w	r3, r3, #3
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3714      	adds	r7, #20
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	aaaaaaab 	.word	0xaaaaaaab
 80020fc:	080050ec 	.word	0x080050ec

08002100 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002100:	b480      	push	{r7}
 8002102:	b085      	sub	sp, #20
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d11f      	bne.n	800215a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b03      	cmp	r3, #3
 800211e:	d856      	bhi.n	80021ce <DMA_CheckFifoParam+0xce>
 8002120:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <DMA_CheckFifoParam+0x28>)
 8002122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002126:	bf00      	nop
 8002128:	08002139 	.word	0x08002139
 800212c:	0800214b 	.word	0x0800214b
 8002130:	08002139 	.word	0x08002139
 8002134:	080021cf 	.word	0x080021cf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d046      	beq.n	80021d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002148:	e043      	b.n	80021d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800214e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002152:	d140      	bne.n	80021d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002158:	e03d      	b.n	80021d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002162:	d121      	bne.n	80021a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	2b03      	cmp	r3, #3
 8002168:	d837      	bhi.n	80021da <DMA_CheckFifoParam+0xda>
 800216a:	a201      	add	r2, pc, #4	; (adr r2, 8002170 <DMA_CheckFifoParam+0x70>)
 800216c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002170:	08002181 	.word	0x08002181
 8002174:	08002187 	.word	0x08002187
 8002178:	08002181 	.word	0x08002181
 800217c:	08002199 	.word	0x08002199
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	73fb      	strb	r3, [r7, #15]
      break;
 8002184:	e030      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d025      	beq.n	80021de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002196:	e022      	b.n	80021de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80021a0:	d11f      	bne.n	80021e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021a6:	e01c      	b.n	80021e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d903      	bls.n	80021b6 <DMA_CheckFifoParam+0xb6>
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	2b03      	cmp	r3, #3
 80021b2:	d003      	beq.n	80021bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021b4:	e018      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	73fb      	strb	r3, [r7, #15]
      break;
 80021ba:	e015      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00e      	beq.n	80021e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	73fb      	strb	r3, [r7, #15]
      break;
 80021cc:	e00b      	b.n	80021e6 <DMA_CheckFifoParam+0xe6>
      break;
 80021ce:	bf00      	nop
 80021d0:	e00a      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;
 80021d2:	bf00      	nop
 80021d4:	e008      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;
 80021d6:	bf00      	nop
 80021d8:	e006      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;
 80021da:	bf00      	nop
 80021dc:	e004      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;
 80021de:	bf00      	nop
 80021e0:	e002      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80021e2:	bf00      	nop
 80021e4:	e000      	b.n	80021e8 <DMA_CheckFifoParam+0xe8>
      break;
 80021e6:	bf00      	nop
    }
  } 
  
  return status; 
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3714      	adds	r7, #20
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b089      	sub	sp, #36	; 0x24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002206:	2300      	movs	r3, #0
 8002208:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800220a:	2300      	movs	r3, #0
 800220c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
 8002212:	e159      	b.n	80024c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002214:	2201      	movs	r2, #1
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	697a      	ldr	r2, [r7, #20]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	429a      	cmp	r2, r3
 800222e:	f040 8148 	bne.w	80024c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b01      	cmp	r3, #1
 800223c:	d005      	beq.n	800224a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002246:	2b02      	cmp	r3, #2
 8002248:	d130      	bne.n	80022ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	2203      	movs	r2, #3
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	43db      	mvns	r3, r3
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	4013      	ands	r3, r2
 8002260:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	68da      	ldr	r2, [r3, #12]
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	fa02 f303 	lsl.w	r3, r2, r3
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	4313      	orrs	r3, r2
 8002272:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002280:	2201      	movs	r2, #1
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	091b      	lsrs	r3, r3, #4
 8002296:	f003 0201 	and.w	r2, r3, #1
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 0303 	and.w	r3, r3, #3
 80022b4:	2b03      	cmp	r3, #3
 80022b6:	d017      	beq.n	80022e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	2203      	movs	r2, #3
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	689a      	ldr	r2, [r3, #8]
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	fa02 f303 	lsl.w	r3, r2, r3
 80022dc:	69ba      	ldr	r2, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f003 0303 	and.w	r3, r3, #3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d123      	bne.n	800233c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	08da      	lsrs	r2, r3, #3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3208      	adds	r2, #8
 80022fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002300:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f003 0307 	and.w	r3, r3, #7
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	220f      	movs	r2, #15
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	69ba      	ldr	r2, [r7, #24]
 8002314:	4013      	ands	r3, r2
 8002316:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	fa02 f303 	lsl.w	r3, r2, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	08da      	lsrs	r2, r3, #3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	3208      	adds	r2, #8
 8002336:	69b9      	ldr	r1, [r7, #24]
 8002338:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	2203      	movs	r2, #3
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f003 0203 	and.w	r2, r3, #3
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 80a2 	beq.w	80024c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	4b57      	ldr	r3, [pc, #348]	; (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	4a56      	ldr	r2, [pc, #344]	; (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
 800238e:	4b54      	ldr	r3, [pc, #336]	; (80024e0 <HAL_GPIO_Init+0x2e8>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800239a:	4a52      	ldr	r2, [pc, #328]	; (80024e4 <HAL_GPIO_Init+0x2ec>)
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	089b      	lsrs	r3, r3, #2
 80023a0:	3302      	adds	r3, #2
 80023a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	220f      	movs	r2, #15
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a49      	ldr	r2, [pc, #292]	; (80024e8 <HAL_GPIO_Init+0x2f0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d019      	beq.n	80023fa <HAL_GPIO_Init+0x202>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a48      	ldr	r2, [pc, #288]	; (80024ec <HAL_GPIO_Init+0x2f4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d013      	beq.n	80023f6 <HAL_GPIO_Init+0x1fe>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4a47      	ldr	r2, [pc, #284]	; (80024f0 <HAL_GPIO_Init+0x2f8>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d00d      	beq.n	80023f2 <HAL_GPIO_Init+0x1fa>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4a46      	ldr	r2, [pc, #280]	; (80024f4 <HAL_GPIO_Init+0x2fc>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d007      	beq.n	80023ee <HAL_GPIO_Init+0x1f6>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a45      	ldr	r2, [pc, #276]	; (80024f8 <HAL_GPIO_Init+0x300>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d101      	bne.n	80023ea <HAL_GPIO_Init+0x1f2>
 80023e6:	2304      	movs	r3, #4
 80023e8:	e008      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023ea:	2307      	movs	r3, #7
 80023ec:	e006      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023ee:	2303      	movs	r3, #3
 80023f0:	e004      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023f2:	2302      	movs	r3, #2
 80023f4:	e002      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <HAL_GPIO_Init+0x204>
 80023fa:	2300      	movs	r3, #0
 80023fc:	69fa      	ldr	r2, [r7, #28]
 80023fe:	f002 0203 	and.w	r2, r2, #3
 8002402:	0092      	lsls	r2, r2, #2
 8002404:	4093      	lsls	r3, r2
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	4313      	orrs	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800240c:	4935      	ldr	r1, [pc, #212]	; (80024e4 <HAL_GPIO_Init+0x2ec>)
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	089b      	lsrs	r3, r3, #2
 8002412:	3302      	adds	r3, #2
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800241a:	4b38      	ldr	r3, [pc, #224]	; (80024fc <HAL_GPIO_Init+0x304>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800243e:	4a2f      	ldr	r2, [pc, #188]	; (80024fc <HAL_GPIO_Init+0x304>)
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002444:	4b2d      	ldr	r3, [pc, #180]	; (80024fc <HAL_GPIO_Init+0x304>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	43db      	mvns	r3, r3
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	4013      	ands	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002460:	69ba      	ldr	r2, [r7, #24]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	4313      	orrs	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002468:	4a24      	ldr	r2, [pc, #144]	; (80024fc <HAL_GPIO_Init+0x304>)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800246e:	4b23      	ldr	r3, [pc, #140]	; (80024fc <HAL_GPIO_Init+0x304>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	43db      	mvns	r3, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4013      	ands	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002492:	4a1a      	ldr	r2, [pc, #104]	; (80024fc <HAL_GPIO_Init+0x304>)
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002498:	4b18      	ldr	r3, [pc, #96]	; (80024fc <HAL_GPIO_Init+0x304>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024b4:	69ba      	ldr	r2, [r7, #24]
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024bc:	4a0f      	ldr	r2, [pc, #60]	; (80024fc <HAL_GPIO_Init+0x304>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	3301      	adds	r3, #1
 80024c6:	61fb      	str	r3, [r7, #28]
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	2b0f      	cmp	r3, #15
 80024cc:	f67f aea2 	bls.w	8002214 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3724      	adds	r7, #36	; 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40023800 	.word	0x40023800
 80024e4:	40013800 	.word	0x40013800
 80024e8:	40020000 	.word	0x40020000
 80024ec:	40020400 	.word	0x40020400
 80024f0:	40020800 	.word	0x40020800
 80024f4:	40020c00 	.word	0x40020c00
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40013c00 	.word	0x40013c00

08002500 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	807b      	strh	r3, [r7, #2]
 800250c:	4613      	mov	r3, r2
 800250e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002510:	787b      	ldrb	r3, [r7, #1]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002516:	887a      	ldrh	r2, [r7, #2]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800251c:	e003      	b.n	8002526 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800251e:	887b      	ldrh	r3, [r7, #2]
 8002520:	041a      	lsls	r2, r3, #16
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	619a      	str	r2, [r3, #24]
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
	...

08002534 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b086      	sub	sp, #24
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e267      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d075      	beq.n	800263e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002552:	4b88      	ldr	r3, [pc, #544]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b04      	cmp	r3, #4
 800255c:	d00c      	beq.n	8002578 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800255e:	4b85      	ldr	r3, [pc, #532]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002566:	2b08      	cmp	r3, #8
 8002568:	d112      	bne.n	8002590 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800256a:	4b82      	ldr	r3, [pc, #520]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002572:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002576:	d10b      	bne.n	8002590 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	4b7e      	ldr	r3, [pc, #504]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d05b      	beq.n	800263c <HAL_RCC_OscConfig+0x108>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d157      	bne.n	800263c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e242      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002598:	d106      	bne.n	80025a8 <HAL_RCC_OscConfig+0x74>
 800259a:	4b76      	ldr	r3, [pc, #472]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a75      	ldr	r2, [pc, #468]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e01d      	b.n	80025e4 <HAL_RCC_OscConfig+0xb0>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025b0:	d10c      	bne.n	80025cc <HAL_RCC_OscConfig+0x98>
 80025b2:	4b70      	ldr	r3, [pc, #448]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a6f      	ldr	r2, [pc, #444]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	4b6d      	ldr	r3, [pc, #436]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a6c      	ldr	r2, [pc, #432]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c8:	6013      	str	r3, [r2, #0]
 80025ca:	e00b      	b.n	80025e4 <HAL_RCC_OscConfig+0xb0>
 80025cc:	4b69      	ldr	r3, [pc, #420]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a68      	ldr	r2, [pc, #416]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	4b66      	ldr	r3, [pc, #408]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a65      	ldr	r2, [pc, #404]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80025de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d013      	beq.n	8002614 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ec:	f7fe fd88 	bl	8001100 <HAL_GetTick>
 80025f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	e008      	b.n	8002606 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f4:	f7fe fd84 	bl	8001100 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b64      	cmp	r3, #100	; 0x64
 8002600:	d901      	bls.n	8002606 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e207      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	4b5b      	ldr	r3, [pc, #364]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d0f0      	beq.n	80025f4 <HAL_RCC_OscConfig+0xc0>
 8002612:	e014      	b.n	800263e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fd74 	bl	8001100 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800261c:	f7fe fd70 	bl	8001100 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b64      	cmp	r3, #100	; 0x64
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e1f3      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800262e:	4b51      	ldr	r3, [pc, #324]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0xe8>
 800263a:	e000      	b.n	800263e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800263c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d063      	beq.n	8002712 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800264a:	4b4a      	ldr	r3, [pc, #296]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 030c 	and.w	r3, r3, #12
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00b      	beq.n	800266e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002656:	4b47      	ldr	r3, [pc, #284]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800265e:	2b08      	cmp	r3, #8
 8002660:	d11c      	bne.n	800269c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002662:	4b44      	ldr	r3, [pc, #272]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d116      	bne.n	800269c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800266e:	4b41      	ldr	r3, [pc, #260]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d005      	beq.n	8002686 <HAL_RCC_OscConfig+0x152>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d001      	beq.n	8002686 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e1c7      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002686:	4b3b      	ldr	r3, [pc, #236]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	4937      	ldr	r1, [pc, #220]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002696:	4313      	orrs	r3, r2
 8002698:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269a:	e03a      	b.n	8002712 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d020      	beq.n	80026e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a4:	4b34      	ldr	r3, [pc, #208]	; (8002778 <HAL_RCC_OscConfig+0x244>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026aa:	f7fe fd29 	bl	8001100 <HAL_GetTick>
 80026ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026b2:	f7fe fd25 	bl	8001100 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e1a8      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	4b2b      	ldr	r3, [pc, #172]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0f0      	beq.n	80026b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d0:	4b28      	ldr	r3, [pc, #160]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	691b      	ldr	r3, [r3, #16]
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	4925      	ldr	r1, [pc, #148]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	600b      	str	r3, [r1, #0]
 80026e4:	e015      	b.n	8002712 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026e6:	4b24      	ldr	r3, [pc, #144]	; (8002778 <HAL_RCC_OscConfig+0x244>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ec:	f7fe fd08 	bl	8001100 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026f4:	f7fe fd04 	bl	8001100 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e187      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002706:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f0      	bne.n	80026f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	2b00      	cmp	r3, #0
 800271c:	d036      	beq.n	800278c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d016      	beq.n	8002754 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002726:	4b15      	ldr	r3, [pc, #84]	; (800277c <HAL_RCC_OscConfig+0x248>)
 8002728:	2201      	movs	r2, #1
 800272a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7fe fce8 	bl	8001100 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002734:	f7fe fce4 	bl	8001100 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e167      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002746:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_OscConfig+0x240>)
 8002748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0x200>
 8002752:	e01b      	b.n	800278c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <HAL_RCC_OscConfig+0x248>)
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275a:	f7fe fcd1 	bl	8001100 <HAL_GetTick>
 800275e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002760:	e00e      	b.n	8002780 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002762:	f7fe fccd 	bl	8001100 <HAL_GetTick>
 8002766:	4602      	mov	r2, r0
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	2b02      	cmp	r3, #2
 800276e:	d907      	bls.n	8002780 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e150      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
 8002774:	40023800 	.word	0x40023800
 8002778:	42470000 	.word	0x42470000
 800277c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002780:	4b88      	ldr	r3, [pc, #544]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1ea      	bne.n	8002762 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	2b00      	cmp	r3, #0
 8002796:	f000 8097 	beq.w	80028c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800279e:	4b81      	ldr	r3, [pc, #516]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10f      	bne.n	80027ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	60bb      	str	r3, [r7, #8]
 80027ae:	4b7d      	ldr	r3, [pc, #500]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	4a7c      	ldr	r2, [pc, #496]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80027b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ba:	4b7a      	ldr	r3, [pc, #488]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027c6:	2301      	movs	r3, #1
 80027c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ca:	4b77      	ldr	r3, [pc, #476]	; (80029a8 <HAL_RCC_OscConfig+0x474>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d118      	bne.n	8002808 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027d6:	4b74      	ldr	r3, [pc, #464]	; (80029a8 <HAL_RCC_OscConfig+0x474>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a73      	ldr	r2, [pc, #460]	; (80029a8 <HAL_RCC_OscConfig+0x474>)
 80027dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027e2:	f7fe fc8d 	bl	8001100 <HAL_GetTick>
 80027e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ea:	f7fe fc89 	bl	8001100 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e10c      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027fc:	4b6a      	ldr	r3, [pc, #424]	; (80029a8 <HAL_RCC_OscConfig+0x474>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0f0      	beq.n	80027ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	2b01      	cmp	r3, #1
 800280e:	d106      	bne.n	800281e <HAL_RCC_OscConfig+0x2ea>
 8002810:	4b64      	ldr	r3, [pc, #400]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002812:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002814:	4a63      	ldr	r2, [pc, #396]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002816:	f043 0301 	orr.w	r3, r3, #1
 800281a:	6713      	str	r3, [r2, #112]	; 0x70
 800281c:	e01c      	b.n	8002858 <HAL_RCC_OscConfig+0x324>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b05      	cmp	r3, #5
 8002824:	d10c      	bne.n	8002840 <HAL_RCC_OscConfig+0x30c>
 8002826:	4b5f      	ldr	r3, [pc, #380]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282a:	4a5e      	ldr	r2, [pc, #376]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 800282c:	f043 0304 	orr.w	r3, r3, #4
 8002830:	6713      	str	r3, [r2, #112]	; 0x70
 8002832:	4b5c      	ldr	r3, [pc, #368]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002836:	4a5b      	ldr	r2, [pc, #364]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	6713      	str	r3, [r2, #112]	; 0x70
 800283e:	e00b      	b.n	8002858 <HAL_RCC_OscConfig+0x324>
 8002840:	4b58      	ldr	r3, [pc, #352]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002844:	4a57      	ldr	r2, [pc, #348]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002846:	f023 0301 	bic.w	r3, r3, #1
 800284a:	6713      	str	r3, [r2, #112]	; 0x70
 800284c:	4b55      	ldr	r3, [pc, #340]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	4a54      	ldr	r2, [pc, #336]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002852:	f023 0304 	bic.w	r3, r3, #4
 8002856:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d015      	beq.n	800288c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002860:	f7fe fc4e 	bl	8001100 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002866:	e00a      	b.n	800287e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002868:	f7fe fc4a 	bl	8001100 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	f241 3288 	movw	r2, #5000	; 0x1388
 8002876:	4293      	cmp	r3, r2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0cb      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800287e:	4b49      	ldr	r3, [pc, #292]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0ee      	beq.n	8002868 <HAL_RCC_OscConfig+0x334>
 800288a:	e014      	b.n	80028b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7fe fc38 	bl	8001100 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002892:	e00a      	b.n	80028aa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002894:	f7fe fc34 	bl	8001100 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e0b5      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028aa:	4b3e      	ldr	r3, [pc, #248]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80028ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1ee      	bne.n	8002894 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b6:	7dfb      	ldrb	r3, [r7, #23]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d105      	bne.n	80028c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028bc:	4b39      	ldr	r3, [pc, #228]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	4a38      	ldr	r2, [pc, #224]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80028c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028c6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	f000 80a1 	beq.w	8002a14 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028d2:	4b34      	ldr	r3, [pc, #208]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 030c 	and.w	r3, r3, #12
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d05c      	beq.n	8002998 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	699b      	ldr	r3, [r3, #24]
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d141      	bne.n	800296a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e6:	4b31      	ldr	r3, [pc, #196]	; (80029ac <HAL_RCC_OscConfig+0x478>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ec:	f7fe fc08 	bl	8001100 <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f4:	f7fe fc04 	bl	8001100 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e087      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002906:	4b27      	ldr	r3, [pc, #156]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69da      	ldr	r2, [r3, #28]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002920:	019b      	lsls	r3, r3, #6
 8002922:	431a      	orrs	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	3b01      	subs	r3, #1
 800292c:	041b      	lsls	r3, r3, #16
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002934:	061b      	lsls	r3, r3, #24
 8002936:	491b      	ldr	r1, [pc, #108]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800293c:	4b1b      	ldr	r3, [pc, #108]	; (80029ac <HAL_RCC_OscConfig+0x478>)
 800293e:	2201      	movs	r2, #1
 8002940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7fe fbdd 	bl	8001100 <HAL_GetTick>
 8002946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002948:	e008      	b.n	800295c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800294a:	f7fe fbd9 	bl	8001100 <HAL_GetTick>
 800294e:	4602      	mov	r2, r0
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	2b02      	cmp	r3, #2
 8002956:	d901      	bls.n	800295c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002958:	2303      	movs	r3, #3
 800295a:	e05c      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295c:	4b11      	ldr	r3, [pc, #68]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d0f0      	beq.n	800294a <HAL_RCC_OscConfig+0x416>
 8002968:	e054      	b.n	8002a14 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <HAL_RCC_OscConfig+0x478>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002970:	f7fe fbc6 	bl	8001100 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002978:	f7fe fbc2 	bl	8001100 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e045      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298a:	4b06      	ldr	r3, [pc, #24]	; (80029a4 <HAL_RCC_OscConfig+0x470>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x444>
 8002996:	e03d      	b.n	8002a14 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d107      	bne.n	80029b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e038      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
 80029a4:	40023800 	.word	0x40023800
 80029a8:	40007000 	.word	0x40007000
 80029ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029b0:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <HAL_RCC_OscConfig+0x4ec>)
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d028      	beq.n	8002a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d121      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d11a      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029e0:	4013      	ands	r3, r2
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d111      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f6:	085b      	lsrs	r3, r3, #1
 80029f8:	3b01      	subs	r3, #1
 80029fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d107      	bne.n	8002a10 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3718      	adds	r7, #24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	40023800 	.word	0x40023800

08002a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0cc      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a38:	4b68      	ldr	r3, [pc, #416]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	429a      	cmp	r2, r3
 8002a44:	d90c      	bls.n	8002a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a46:	4b65      	ldr	r3, [pc, #404]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	b2d2      	uxtb	r2, r2
 8002a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4e:	4b63      	ldr	r3, [pc, #396]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d001      	beq.n	8002a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e0b8      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0302 	and.w	r3, r3, #2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d020      	beq.n	8002aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d005      	beq.n	8002a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a78:	4b59      	ldr	r3, [pc, #356]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	4a58      	ldr	r2, [pc, #352]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a82:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d005      	beq.n	8002a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a90:	4b53      	ldr	r3, [pc, #332]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a52      	ldr	r2, [pc, #328]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a9c:	4b50      	ldr	r3, [pc, #320]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	494d      	ldr	r1, [pc, #308]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d044      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d107      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac2:	4b47      	ldr	r3, [pc, #284]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d119      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e07f      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d003      	beq.n	8002ae2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d107      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ae2:	4b3f      	ldr	r3, [pc, #252]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d109      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e06f      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af2:	4b3b      	ldr	r3, [pc, #236]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e067      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b02:	4b37      	ldr	r3, [pc, #220]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f023 0203 	bic.w	r2, r3, #3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	4934      	ldr	r1, [pc, #208]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b10:	4313      	orrs	r3, r2
 8002b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b14:	f7fe faf4 	bl	8001100 <HAL_GetTick>
 8002b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1a:	e00a      	b.n	8002b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b1c:	f7fe faf0 	bl	8001100 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e04f      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b32:	4b2b      	ldr	r3, [pc, #172]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	f003 020c 	and.w	r2, r3, #12
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1eb      	bne.n	8002b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b44:	4b25      	ldr	r3, [pc, #148]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0307 	and.w	r3, r3, #7
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d20c      	bcs.n	8002b6c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b52:	4b22      	ldr	r3, [pc, #136]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002b54:	683a      	ldr	r2, [r7, #0]
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b5a:	4b20      	ldr	r3, [pc, #128]	; (8002bdc <HAL_RCC_ClockConfig+0x1b8>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d001      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e032      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0304 	and.w	r3, r3, #4
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d008      	beq.n	8002b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4916      	ldr	r1, [pc, #88]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	4313      	orrs	r3, r2
 8002b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0308 	and.w	r3, r3, #8
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d009      	beq.n	8002baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b96:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	00db      	lsls	r3, r3, #3
 8002ba4:	490e      	ldr	r1, [pc, #56]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002baa:	f000 f821 	bl	8002bf0 <HAL_RCC_GetSysClockFreq>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	4b0b      	ldr	r3, [pc, #44]	; (8002be0 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	490a      	ldr	r1, [pc, #40]	; (8002be4 <HAL_RCC_ClockConfig+0x1c0>)
 8002bbc:	5ccb      	ldrb	r3, [r1, r3]
 8002bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc2:	4a09      	ldr	r2, [pc, #36]	; (8002be8 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_RCC_ClockConfig+0x1c8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe fa54 	bl	8001078 <HAL_InitTick>

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40023c00 	.word	0x40023c00
 8002be0:	40023800 	.word	0x40023800
 8002be4:	080050d4 	.word	0x080050d4
 8002be8:	20000000 	.word	0x20000000
 8002bec:	20000004 	.word	0x20000004

08002bf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bf4:	b094      	sub	sp, #80	; 0x50
 8002bf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	647b      	str	r3, [r7, #68]	; 0x44
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c00:	2300      	movs	r3, #0
 8002c02:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c08:	4b79      	ldr	r3, [pc, #484]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f003 030c 	and.w	r3, r3, #12
 8002c10:	2b08      	cmp	r3, #8
 8002c12:	d00d      	beq.n	8002c30 <HAL_RCC_GetSysClockFreq+0x40>
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	f200 80e1 	bhi.w	8002ddc <HAL_RCC_GetSysClockFreq+0x1ec>
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <HAL_RCC_GetSysClockFreq+0x34>
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d003      	beq.n	8002c2a <HAL_RCC_GetSysClockFreq+0x3a>
 8002c22:	e0db      	b.n	8002ddc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c24:	4b73      	ldr	r3, [pc, #460]	; (8002df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002c26:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002c28:	e0db      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c2a:	4b73      	ldr	r3, [pc, #460]	; (8002df8 <HAL_RCC_GetSysClockFreq+0x208>)
 8002c2c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c2e:	e0d8      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c30:	4b6f      	ldr	r3, [pc, #444]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c38:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c3a:	4b6d      	ldr	r3, [pc, #436]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d063      	beq.n	8002d0e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c46:	4b6a      	ldr	r3, [pc, #424]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	099b      	lsrs	r3, r3, #6
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c50:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c58:	633b      	str	r3, [r7, #48]	; 0x30
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8002c5e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002c62:	4622      	mov	r2, r4
 8002c64:	462b      	mov	r3, r5
 8002c66:	f04f 0000 	mov.w	r0, #0
 8002c6a:	f04f 0100 	mov.w	r1, #0
 8002c6e:	0159      	lsls	r1, r3, #5
 8002c70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c74:	0150      	lsls	r0, r2, #5
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	4621      	mov	r1, r4
 8002c7c:	1a51      	subs	r1, r2, r1
 8002c7e:	6139      	str	r1, [r7, #16]
 8002c80:	4629      	mov	r1, r5
 8002c82:	eb63 0301 	sbc.w	r3, r3, r1
 8002c86:	617b      	str	r3, [r7, #20]
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c94:	4659      	mov	r1, fp
 8002c96:	018b      	lsls	r3, r1, #6
 8002c98:	4651      	mov	r1, sl
 8002c9a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c9e:	4651      	mov	r1, sl
 8002ca0:	018a      	lsls	r2, r1, #6
 8002ca2:	4651      	mov	r1, sl
 8002ca4:	ebb2 0801 	subs.w	r8, r2, r1
 8002ca8:	4659      	mov	r1, fp
 8002caa:	eb63 0901 	sbc.w	r9, r3, r1
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002cba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002cbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002cc2:	4690      	mov	r8, r2
 8002cc4:	4699      	mov	r9, r3
 8002cc6:	4623      	mov	r3, r4
 8002cc8:	eb18 0303 	adds.w	r3, r8, r3
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	462b      	mov	r3, r5
 8002cd0:	eb49 0303 	adc.w	r3, r9, r3
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	f04f 0300 	mov.w	r3, #0
 8002cde:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ce2:	4629      	mov	r1, r5
 8002ce4:	024b      	lsls	r3, r1, #9
 8002ce6:	4621      	mov	r1, r4
 8002ce8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002cec:	4621      	mov	r1, r4
 8002cee:	024a      	lsls	r2, r1, #9
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cfa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cfc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d00:	f7fd faca 	bl	8000298 <__aeabi_uldivmod>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	4613      	mov	r3, r2
 8002d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d0c:	e058      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d0e:	4b38      	ldr	r3, [pc, #224]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	099b      	lsrs	r3, r3, #6
 8002d14:	2200      	movs	r2, #0
 8002d16:	4618      	mov	r0, r3
 8002d18:	4611      	mov	r1, r2
 8002d1a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002d1e:	623b      	str	r3, [r7, #32]
 8002d20:	2300      	movs	r3, #0
 8002d22:	627b      	str	r3, [r7, #36]	; 0x24
 8002d24:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002d28:	4642      	mov	r2, r8
 8002d2a:	464b      	mov	r3, r9
 8002d2c:	f04f 0000 	mov.w	r0, #0
 8002d30:	f04f 0100 	mov.w	r1, #0
 8002d34:	0159      	lsls	r1, r3, #5
 8002d36:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d3a:	0150      	lsls	r0, r2, #5
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	460b      	mov	r3, r1
 8002d40:	4641      	mov	r1, r8
 8002d42:	ebb2 0a01 	subs.w	sl, r2, r1
 8002d46:	4649      	mov	r1, r9
 8002d48:	eb63 0b01 	sbc.w	fp, r3, r1
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	f04f 0300 	mov.w	r3, #0
 8002d54:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002d58:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002d5c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002d60:	ebb2 040a 	subs.w	r4, r2, sl
 8002d64:	eb63 050b 	sbc.w	r5, r3, fp
 8002d68:	f04f 0200 	mov.w	r2, #0
 8002d6c:	f04f 0300 	mov.w	r3, #0
 8002d70:	00eb      	lsls	r3, r5, #3
 8002d72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d76:	00e2      	lsls	r2, r4, #3
 8002d78:	4614      	mov	r4, r2
 8002d7a:	461d      	mov	r5, r3
 8002d7c:	4643      	mov	r3, r8
 8002d7e:	18e3      	adds	r3, r4, r3
 8002d80:	603b      	str	r3, [r7, #0]
 8002d82:	464b      	mov	r3, r9
 8002d84:	eb45 0303 	adc.w	r3, r5, r3
 8002d88:	607b      	str	r3, [r7, #4]
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d96:	4629      	mov	r1, r5
 8002d98:	028b      	lsls	r3, r1, #10
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002da0:	4621      	mov	r1, r4
 8002da2:	028a      	lsls	r2, r1, #10
 8002da4:	4610      	mov	r0, r2
 8002da6:	4619      	mov	r1, r3
 8002da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002daa:	2200      	movs	r2, #0
 8002dac:	61bb      	str	r3, [r7, #24]
 8002dae:	61fa      	str	r2, [r7, #28]
 8002db0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002db4:	f7fd fa70 	bl	8000298 <__aeabi_uldivmod>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	0c1b      	lsrs	r3, r3, #16
 8002dc6:	f003 0303 	and.w	r3, r3, #3
 8002dca:	3301      	adds	r3, #1
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002dd0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002dd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002dda:	e002      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002dde:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3750      	adds	r7, #80	; 0x50
 8002de8:	46bd      	mov	sp, r7
 8002dea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dee:	bf00      	nop
 8002df0:	40023800 	.word	0x40023800
 8002df4:	00f42400 	.word	0x00f42400
 8002df8:	007a1200 	.word	0x007a1200

08002dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e00:	4b03      	ldr	r3, [pc, #12]	; (8002e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e02:	681b      	ldr	r3, [r3, #0]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	20000000 	.word	0x20000000

08002e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002e18:	f7ff fff0 	bl	8002dfc <HAL_RCC_GetHCLKFreq>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	4b05      	ldr	r3, [pc, #20]	; (8002e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	0a9b      	lsrs	r3, r3, #10
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	4903      	ldr	r1, [pc, #12]	; (8002e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2a:	5ccb      	ldrb	r3, [r1, r3]
 8002e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40023800 	.word	0x40023800
 8002e38:	080050e4 	.word	0x080050e4

08002e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e40:	f7ff ffdc 	bl	8002dfc <HAL_RCC_GetHCLKFreq>
 8002e44:	4602      	mov	r2, r0
 8002e46:	4b05      	ldr	r3, [pc, #20]	; (8002e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	0b5b      	lsrs	r3, r3, #13
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	4903      	ldr	r1, [pc, #12]	; (8002e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e52:	5ccb      	ldrb	r3, [r1, r3]
 8002e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	080050e4 	.word	0x080050e4

08002e64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e041      	b.n	8002efa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7fd ffe4 	bl	8000e58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2202      	movs	r2, #2
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	3304      	adds	r3, #4
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4610      	mov	r0, r2
 8002ea4:	f000 f950 	bl	8003148 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
	...

08002f04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b085      	sub	sp, #20
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d001      	beq.n	8002f1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e03c      	b.n	8002f96 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a1e      	ldr	r2, [pc, #120]	; (8002fa4 <HAL_TIM_Base_Start+0xa0>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d018      	beq.n	8002f60 <HAL_TIM_Base_Start+0x5c>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f36:	d013      	beq.n	8002f60 <HAL_TIM_Base_Start+0x5c>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a1a      	ldr	r2, [pc, #104]	; (8002fa8 <HAL_TIM_Base_Start+0xa4>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d00e      	beq.n	8002f60 <HAL_TIM_Base_Start+0x5c>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a19      	ldr	r2, [pc, #100]	; (8002fac <HAL_TIM_Base_Start+0xa8>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d009      	beq.n	8002f60 <HAL_TIM_Base_Start+0x5c>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a17      	ldr	r2, [pc, #92]	; (8002fb0 <HAL_TIM_Base_Start+0xac>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d004      	beq.n	8002f60 <HAL_TIM_Base_Start+0x5c>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a16      	ldr	r2, [pc, #88]	; (8002fb4 <HAL_TIM_Base_Start+0xb0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d111      	bne.n	8002f84 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b06      	cmp	r3, #6
 8002f70:	d010      	beq.n	8002f94 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f042 0201 	orr.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f82:	e007      	b.n	8002f94 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0201 	orr.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40000400 	.word	0x40000400
 8002fac:	40000800 	.word	0x40000800
 8002fb0:	40000c00 	.word	0x40000c00
 8002fb4:	40014000 	.word	0x40014000

08002fb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_TIM_ConfigClockSource+0x1c>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e0b4      	b.n	800313e <HAL_TIM_ConfigClockSource+0x186>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ffa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800300c:	d03e      	beq.n	800308c <HAL_TIM_ConfigClockSource+0xd4>
 800300e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003012:	f200 8087 	bhi.w	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 8003016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800301a:	f000 8086 	beq.w	800312a <HAL_TIM_ConfigClockSource+0x172>
 800301e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003022:	d87f      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 8003024:	2b70      	cmp	r3, #112	; 0x70
 8003026:	d01a      	beq.n	800305e <HAL_TIM_ConfigClockSource+0xa6>
 8003028:	2b70      	cmp	r3, #112	; 0x70
 800302a:	d87b      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 800302c:	2b60      	cmp	r3, #96	; 0x60
 800302e:	d050      	beq.n	80030d2 <HAL_TIM_ConfigClockSource+0x11a>
 8003030:	2b60      	cmp	r3, #96	; 0x60
 8003032:	d877      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 8003034:	2b50      	cmp	r3, #80	; 0x50
 8003036:	d03c      	beq.n	80030b2 <HAL_TIM_ConfigClockSource+0xfa>
 8003038:	2b50      	cmp	r3, #80	; 0x50
 800303a:	d873      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 800303c:	2b40      	cmp	r3, #64	; 0x40
 800303e:	d058      	beq.n	80030f2 <HAL_TIM_ConfigClockSource+0x13a>
 8003040:	2b40      	cmp	r3, #64	; 0x40
 8003042:	d86f      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 8003044:	2b30      	cmp	r3, #48	; 0x30
 8003046:	d064      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0x15a>
 8003048:	2b30      	cmp	r3, #48	; 0x30
 800304a:	d86b      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 800304c:	2b20      	cmp	r3, #32
 800304e:	d060      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0x15a>
 8003050:	2b20      	cmp	r3, #32
 8003052:	d867      	bhi.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
 8003054:	2b00      	cmp	r3, #0
 8003056:	d05c      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0x15a>
 8003058:	2b10      	cmp	r3, #16
 800305a:	d05a      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0x15a>
 800305c:	e062      	b.n	8003124 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6818      	ldr	r0, [r3, #0]
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	6899      	ldr	r1, [r3, #8]
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	f000 f965 	bl	800333c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003080:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	609a      	str	r2, [r3, #8]
      break;
 800308a:	e04f      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	6899      	ldr	r1, [r3, #8]
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	f000 f94e 	bl	800333c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030ae:	609a      	str	r2, [r3, #8]
      break;
 80030b0:	e03c      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6818      	ldr	r0, [r3, #0]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	6859      	ldr	r1, [r3, #4]
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	461a      	mov	r2, r3
 80030c0:	f000 f8c2 	bl	8003248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2150      	movs	r1, #80	; 0x50
 80030ca:	4618      	mov	r0, r3
 80030cc:	f000 f91b 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 80030d0:	e02c      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6818      	ldr	r0, [r3, #0]
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	6859      	ldr	r1, [r3, #4]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	461a      	mov	r2, r3
 80030e0:	f000 f8e1 	bl	80032a6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2160      	movs	r1, #96	; 0x60
 80030ea:	4618      	mov	r0, r3
 80030ec:	f000 f90b 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 80030f0:	e01c      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	6859      	ldr	r1, [r3, #4]
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	461a      	mov	r2, r3
 8003100:	f000 f8a2 	bl	8003248 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2140      	movs	r1, #64	; 0x40
 800310a:	4618      	mov	r0, r3
 800310c:	f000 f8fb 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8003110:	e00c      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4619      	mov	r1, r3
 800311c:	4610      	mov	r0, r2
 800311e:	f000 f8f2 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8003122:	e003      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
      break;
 8003128:	e000      	b.n	800312c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800312a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800313c:	7bfb      	ldrb	r3, [r7, #15]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
	...

08003148 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a34      	ldr	r2, [pc, #208]	; (800322c <TIM_Base_SetConfig+0xe4>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00f      	beq.n	8003180 <TIM_Base_SetConfig+0x38>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003166:	d00b      	beq.n	8003180 <TIM_Base_SetConfig+0x38>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a31      	ldr	r2, [pc, #196]	; (8003230 <TIM_Base_SetConfig+0xe8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d007      	beq.n	8003180 <TIM_Base_SetConfig+0x38>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a30      	ldr	r2, [pc, #192]	; (8003234 <TIM_Base_SetConfig+0xec>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d003      	beq.n	8003180 <TIM_Base_SetConfig+0x38>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a2f      	ldr	r2, [pc, #188]	; (8003238 <TIM_Base_SetConfig+0xf0>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d108      	bne.n	8003192 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a25      	ldr	r2, [pc, #148]	; (800322c <TIM_Base_SetConfig+0xe4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d01b      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031a0:	d017      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a22      	ldr	r2, [pc, #136]	; (8003230 <TIM_Base_SetConfig+0xe8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d013      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a21      	ldr	r2, [pc, #132]	; (8003234 <TIM_Base_SetConfig+0xec>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00f      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a20      	ldr	r2, [pc, #128]	; (8003238 <TIM_Base_SetConfig+0xf0>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a1f      	ldr	r2, [pc, #124]	; (800323c <TIM_Base_SetConfig+0xf4>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d007      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a1e      	ldr	r2, [pc, #120]	; (8003240 <TIM_Base_SetConfig+0xf8>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d003      	beq.n	80031d2 <TIM_Base_SetConfig+0x8a>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a1d      	ldr	r2, [pc, #116]	; (8003244 <TIM_Base_SetConfig+0xfc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d108      	bne.n	80031e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a08      	ldr	r2, [pc, #32]	; (800322c <TIM_Base_SetConfig+0xe4>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d103      	bne.n	8003218 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	691a      	ldr	r2, [r3, #16]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	615a      	str	r2, [r3, #20]
}
 800321e:	bf00      	nop
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	40010000 	.word	0x40010000
 8003230:	40000400 	.word	0x40000400
 8003234:	40000800 	.word	0x40000800
 8003238:	40000c00 	.word	0x40000c00
 800323c:	40014000 	.word	0x40014000
 8003240:	40014400 	.word	0x40014400
 8003244:	40014800 	.word	0x40014800

08003248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	f023 0201 	bic.w	r2, r3, #1
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	f023 030a 	bic.w	r3, r3, #10
 8003284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	4313      	orrs	r3, r2
 800328c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	621a      	str	r2, [r3, #32]
}
 800329a:	bf00      	nop
 800329c:	371c      	adds	r7, #28
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b087      	sub	sp, #28
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f023 0210 	bic.w	r2, r3, #16
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	031b      	lsls	r3, r3, #12
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	621a      	str	r2, [r3, #32]
}
 80032fa:	bf00      	nop
 80032fc:	371c      	adds	r7, #28
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003306:	b480      	push	{r7}
 8003308:	b085      	sub	sp, #20
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
 800330e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800331c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4313      	orrs	r3, r2
 8003324:	f043 0307 	orr.w	r3, r3, #7
 8003328:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	609a      	str	r2, [r3, #8]
}
 8003330:	bf00      	nop
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003356:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	021a      	lsls	r2, r3, #8
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	431a      	orrs	r2, r3
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4313      	orrs	r3, r2
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	609a      	str	r2, [r3, #8]
}
 8003370:	bf00      	nop
 8003372:	371c      	adds	r7, #28
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003390:	2302      	movs	r3, #2
 8003392:	e050      	b.n	8003436 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2202      	movs	r2, #2
 80033a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a1c      	ldr	r2, [pc, #112]	; (8003444 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d018      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e0:	d013      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a18      	ldr	r2, [pc, #96]	; (8003448 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d00e      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a16      	ldr	r2, [pc, #88]	; (800344c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d009      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a15      	ldr	r2, [pc, #84]	; (8003450 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d004      	beq.n	800340a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a13      	ldr	r2, [pc, #76]	; (8003454 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d10c      	bne.n	8003424 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003410:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	4313      	orrs	r3, r2
 800341a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68ba      	ldr	r2, [r7, #8]
 8003422:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3714      	adds	r7, #20
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	40010000 	.word	0x40010000
 8003448:	40000400 	.word	0x40000400
 800344c:	40000800 	.word	0x40000800
 8003450:	40000c00 	.word	0x40000c00
 8003454:	40014000 	.word	0x40014000

08003458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d101      	bne.n	800346a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e03f      	b.n	80034ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d106      	bne.n	8003484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f7fd fd34 	bl	8000eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2224      	movs	r2, #36	; 0x24
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800349a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 f9f5 	bl	800388c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695a      	ldr	r2, [r3, #20]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2220      	movs	r2, #32
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b08c      	sub	sp, #48	; 0x30
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	4613      	mov	r3, r2
 8003500:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b20      	cmp	r3, #32
 800350c:	d165      	bne.n	80035da <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d002      	beq.n	800351a <HAL_UART_Transmit_DMA+0x26>
 8003514:	88fb      	ldrh	r3, [r7, #6]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e05e      	b.n	80035dc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_UART_Transmit_DMA+0x38>
 8003528:	2302      	movs	r3, #2
 800352a:	e057      	b.n	80035dc <HAL_UART_Transmit_DMA+0xe8>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	88fa      	ldrh	r2, [r7, #6]
 800353e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	88fa      	ldrh	r2, [r7, #6]
 8003544:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2221      	movs	r2, #33	; 0x21
 8003550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003558:	4a22      	ldr	r2, [pc, #136]	; (80035e4 <HAL_UART_Transmit_DMA+0xf0>)
 800355a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003560:	4a21      	ldr	r2, [pc, #132]	; (80035e8 <HAL_UART_Transmit_DMA+0xf4>)
 8003562:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003568:	4a20      	ldr	r2, [pc, #128]	; (80035ec <HAL_UART_Transmit_DMA+0xf8>)
 800356a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003570:	2200      	movs	r2, #0
 8003572:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003574:	f107 0308 	add.w	r3, r7, #8
 8003578:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	6819      	ldr	r1, [r3, #0]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	3304      	adds	r3, #4
 8003588:	461a      	mov	r2, r3
 800358a:	88fb      	ldrh	r3, [r7, #6]
 800358c:	f7fe fb72 	bl	8001c74 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003598:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	3314      	adds	r3, #20
 80035a8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	e853 3f00 	ldrex	r3, [r3]
 80035b0:	617b      	str	r3, [r7, #20]
   return(result);
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	3314      	adds	r3, #20
 80035c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80035c2:	627a      	str	r2, [r7, #36]	; 0x24
 80035c4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c6:	6a39      	ldr	r1, [r7, #32]
 80035c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035ca:	e841 2300 	strex	r3, r2, [r1]
 80035ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1e5      	bne.n	80035a2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e000      	b.n	80035dc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80035da:	2302      	movs	r3, #2
  }
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3730      	adds	r7, #48	; 0x30
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	0800362d 	.word	0x0800362d
 80035e8:	080036c7 	.word	0x080036c7
 80035ec:	080036e3 	.word	0x080036e3

080035f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b090      	sub	sp, #64	; 0x40
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003638:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003644:	2b00      	cmp	r3, #0
 8003646:	d137      	bne.n	80036b8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8003648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800364a:	2200      	movs	r2, #0
 800364c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800364e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	3314      	adds	r3, #20
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003658:	e853 3f00 	ldrex	r3, [r3]
 800365c:	623b      	str	r3, [r7, #32]
   return(result);
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003664:	63bb      	str	r3, [r7, #56]	; 0x38
 8003666:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	3314      	adds	r3, #20
 800366c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800366e:	633a      	str	r2, [r7, #48]	; 0x30
 8003670:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003672:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003674:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003676:	e841 2300 	strex	r3, r2, [r1]
 800367a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800367c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1e5      	bne.n	800364e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	330c      	adds	r3, #12
 8003688:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	e853 3f00 	ldrex	r3, [r3]
 8003690:	60fb      	str	r3, [r7, #12]
   return(result);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003698:	637b      	str	r3, [r7, #52]	; 0x34
 800369a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	330c      	adds	r3, #12
 80036a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036a2:	61fa      	str	r2, [r7, #28]
 80036a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a6:	69b9      	ldr	r1, [r7, #24]
 80036a8:	69fa      	ldr	r2, [r7, #28]
 80036aa:	e841 2300 	strex	r3, r2, [r1]
 80036ae:	617b      	str	r3, [r7, #20]
   return(result);
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e5      	bne.n	8003682 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80036b6:	e002      	b.n	80036be <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80036b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80036ba:	f7ff ff99 	bl	80035f0 <HAL_UART_TxCpltCallback>
}
 80036be:	bf00      	nop
 80036c0:	3740      	adds	r7, #64	; 0x40
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f7ff ff95 	bl	8003604 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036da:	bf00      	nop
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b084      	sub	sp, #16
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036fe:	2b80      	cmp	r3, #128	; 0x80
 8003700:	bf0c      	ite	eq
 8003702:	2301      	moveq	r3, #1
 8003704:	2300      	movne	r3, #0
 8003706:	b2db      	uxtb	r3, r3
 8003708:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b21      	cmp	r3, #33	; 0x21
 8003714:	d108      	bne.n	8003728 <UART_DMAError+0x46>
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	2200      	movs	r2, #0
 8003720:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003722:	68b8      	ldr	r0, [r7, #8]
 8003724:	f000 f827 	bl	8003776 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003732:	2b40      	cmp	r3, #64	; 0x40
 8003734:	bf0c      	ite	eq
 8003736:	2301      	moveq	r3, #1
 8003738:	2300      	movne	r3, #0
 800373a:	b2db      	uxtb	r3, r3
 800373c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b22      	cmp	r3, #34	; 0x22
 8003748:	d108      	bne.n	800375c <UART_DMAError+0x7a>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	2200      	movs	r2, #0
 8003754:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003756:	68b8      	ldr	r0, [r7, #8]
 8003758:	f000 f835 	bl	80037c6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003760:	f043 0210 	orr.w	r2, r3, #16
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003768:	68b8      	ldr	r0, [r7, #8]
 800376a:	f7ff ff55 	bl	8003618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003776:	b480      	push	{r7}
 8003778:	b089      	sub	sp, #36	; 0x24
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	330c      	adds	r3, #12
 8003784:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	e853 3f00 	ldrex	r3, [r3]
 800378c:	60bb      	str	r3, [r7, #8]
   return(result);
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003794:	61fb      	str	r3, [r7, #28]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	330c      	adds	r3, #12
 800379c:	69fa      	ldr	r2, [r7, #28]
 800379e:	61ba      	str	r2, [r7, #24]
 80037a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037a2:	6979      	ldr	r1, [r7, #20]
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	e841 2300 	strex	r3, r2, [r1]
 80037aa:	613b      	str	r3, [r7, #16]
   return(result);
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1e5      	bne.n	800377e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2220      	movs	r2, #32
 80037b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80037ba:	bf00      	nop
 80037bc:	3724      	adds	r7, #36	; 0x24
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b095      	sub	sp, #84	; 0x54
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	330c      	adds	r3, #12
 80037d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037d8:	e853 3f00 	ldrex	r3, [r3]
 80037dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80037de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	330c      	adds	r3, #12
 80037ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037ee:	643a      	str	r2, [r7, #64]	; 0x40
 80037f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80037f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80037fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1e5      	bne.n	80037ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3314      	adds	r3, #20
 8003808:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	e853 3f00 	ldrex	r3, [r3]
 8003810:	61fb      	str	r3, [r7, #28]
   return(result);
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	f023 0301 	bic.w	r3, r3, #1
 8003818:	64bb      	str	r3, [r7, #72]	; 0x48
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	3314      	adds	r3, #20
 8003820:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003822:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003824:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003826:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003828:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800382a:	e841 2300 	strex	r3, r2, [r1]
 800382e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1e5      	bne.n	8003802 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	2b01      	cmp	r3, #1
 800383c:	d119      	bne.n	8003872 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	330c      	adds	r3, #12
 8003844:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	e853 3f00 	ldrex	r3, [r3]
 800384c:	60bb      	str	r3, [r7, #8]
   return(result);
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	f023 0310 	bic.w	r3, r3, #16
 8003854:	647b      	str	r3, [r7, #68]	; 0x44
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	330c      	adds	r3, #12
 800385c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800385e:	61ba      	str	r2, [r7, #24]
 8003860:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003862:	6979      	ldr	r1, [r7, #20]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	e841 2300 	strex	r3, r2, [r1]
 800386a:	613b      	str	r3, [r7, #16]
   return(result);
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1e5      	bne.n	800383e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2220      	movs	r2, #32
 8003876:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003880:	bf00      	nop
 8003882:	3754      	adds	r7, #84	; 0x54
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800388c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003890:	b0c0      	sub	sp, #256	; 0x100
 8003892:	af00      	add	r7, sp, #0
 8003894:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	691b      	ldr	r3, [r3, #16]
 80038a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038a8:	68d9      	ldr	r1, [r3, #12]
 80038aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ae:	681a      	ldr	r2, [r3, #0]
 80038b0:	ea40 0301 	orr.w	r3, r0, r1
 80038b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	431a      	orrs	r2, r3
 80038c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c8:	695b      	ldr	r3, [r3, #20]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80038e4:	f021 010c 	bic.w	r1, r1, #12
 80038e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80038f2:	430b      	orrs	r3, r1
 80038f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003906:	6999      	ldr	r1, [r3, #24]
 8003908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	ea40 0301 	orr.w	r3, r0, r1
 8003912:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	4b8f      	ldr	r3, [pc, #572]	; (8003b58 <UART_SetConfig+0x2cc>)
 800391c:	429a      	cmp	r2, r3
 800391e:	d005      	beq.n	800392c <UART_SetConfig+0xa0>
 8003920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4b8d      	ldr	r3, [pc, #564]	; (8003b5c <UART_SetConfig+0x2d0>)
 8003928:	429a      	cmp	r2, r3
 800392a:	d104      	bne.n	8003936 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800392c:	f7ff fa86 	bl	8002e3c <HAL_RCC_GetPCLK2Freq>
 8003930:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003934:	e003      	b.n	800393e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003936:	f7ff fa6d 	bl	8002e14 <HAL_RCC_GetPCLK1Freq>
 800393a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800393e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003942:	69db      	ldr	r3, [r3, #28]
 8003944:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003948:	f040 810c 	bne.w	8003b64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800394c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003950:	2200      	movs	r2, #0
 8003952:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003956:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800395a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800395e:	4622      	mov	r2, r4
 8003960:	462b      	mov	r3, r5
 8003962:	1891      	adds	r1, r2, r2
 8003964:	65b9      	str	r1, [r7, #88]	; 0x58
 8003966:	415b      	adcs	r3, r3
 8003968:	65fb      	str	r3, [r7, #92]	; 0x5c
 800396a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800396e:	4621      	mov	r1, r4
 8003970:	eb12 0801 	adds.w	r8, r2, r1
 8003974:	4629      	mov	r1, r5
 8003976:	eb43 0901 	adc.w	r9, r3, r1
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	f04f 0300 	mov.w	r3, #0
 8003982:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003986:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800398a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800398e:	4690      	mov	r8, r2
 8003990:	4699      	mov	r9, r3
 8003992:	4623      	mov	r3, r4
 8003994:	eb18 0303 	adds.w	r3, r8, r3
 8003998:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800399c:	462b      	mov	r3, r5
 800399e:	eb49 0303 	adc.w	r3, r9, r3
 80039a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80039a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80039b2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80039b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80039ba:	460b      	mov	r3, r1
 80039bc:	18db      	adds	r3, r3, r3
 80039be:	653b      	str	r3, [r7, #80]	; 0x50
 80039c0:	4613      	mov	r3, r2
 80039c2:	eb42 0303 	adc.w	r3, r2, r3
 80039c6:	657b      	str	r3, [r7, #84]	; 0x54
 80039c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80039d0:	f7fc fc62 	bl	8000298 <__aeabi_uldivmod>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	4b61      	ldr	r3, [pc, #388]	; (8003b60 <UART_SetConfig+0x2d4>)
 80039da:	fba3 2302 	umull	r2, r3, r3, r2
 80039de:	095b      	lsrs	r3, r3, #5
 80039e0:	011c      	lsls	r4, r3, #4
 80039e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039e6:	2200      	movs	r2, #0
 80039e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039ec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80039f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80039f4:	4642      	mov	r2, r8
 80039f6:	464b      	mov	r3, r9
 80039f8:	1891      	adds	r1, r2, r2
 80039fa:	64b9      	str	r1, [r7, #72]	; 0x48
 80039fc:	415b      	adcs	r3, r3
 80039fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003a04:	4641      	mov	r1, r8
 8003a06:	eb12 0a01 	adds.w	sl, r2, r1
 8003a0a:	4649      	mov	r1, r9
 8003a0c:	eb43 0b01 	adc.w	fp, r3, r1
 8003a10:	f04f 0200 	mov.w	r2, #0
 8003a14:	f04f 0300 	mov.w	r3, #0
 8003a18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a24:	4692      	mov	sl, r2
 8003a26:	469b      	mov	fp, r3
 8003a28:	4643      	mov	r3, r8
 8003a2a:	eb1a 0303 	adds.w	r3, sl, r3
 8003a2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a32:	464b      	mov	r3, r9
 8003a34:	eb4b 0303 	adc.w	r3, fp, r3
 8003a38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003a50:	460b      	mov	r3, r1
 8003a52:	18db      	adds	r3, r3, r3
 8003a54:	643b      	str	r3, [r7, #64]	; 0x40
 8003a56:	4613      	mov	r3, r2
 8003a58:	eb42 0303 	adc.w	r3, r2, r3
 8003a5c:	647b      	str	r3, [r7, #68]	; 0x44
 8003a5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003a66:	f7fc fc17 	bl	8000298 <__aeabi_uldivmod>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	460b      	mov	r3, r1
 8003a6e:	4611      	mov	r1, r2
 8003a70:	4b3b      	ldr	r3, [pc, #236]	; (8003b60 <UART_SetConfig+0x2d4>)
 8003a72:	fba3 2301 	umull	r2, r3, r3, r1
 8003a76:	095b      	lsrs	r3, r3, #5
 8003a78:	2264      	movs	r2, #100	; 0x64
 8003a7a:	fb02 f303 	mul.w	r3, r2, r3
 8003a7e:	1acb      	subs	r3, r1, r3
 8003a80:	00db      	lsls	r3, r3, #3
 8003a82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a86:	4b36      	ldr	r3, [pc, #216]	; (8003b60 <UART_SetConfig+0x2d4>)
 8003a88:	fba3 2302 	umull	r2, r3, r3, r2
 8003a8c:	095b      	lsrs	r3, r3, #5
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a94:	441c      	add	r4, r3
 8003a96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003aa0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003aa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003aa8:	4642      	mov	r2, r8
 8003aaa:	464b      	mov	r3, r9
 8003aac:	1891      	adds	r1, r2, r2
 8003aae:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ab0:	415b      	adcs	r3, r3
 8003ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ab4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003ab8:	4641      	mov	r1, r8
 8003aba:	1851      	adds	r1, r2, r1
 8003abc:	6339      	str	r1, [r7, #48]	; 0x30
 8003abe:	4649      	mov	r1, r9
 8003ac0:	414b      	adcs	r3, r1
 8003ac2:	637b      	str	r3, [r7, #52]	; 0x34
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	f04f 0300 	mov.w	r3, #0
 8003acc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ad0:	4659      	mov	r1, fp
 8003ad2:	00cb      	lsls	r3, r1, #3
 8003ad4:	4651      	mov	r1, sl
 8003ad6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ada:	4651      	mov	r1, sl
 8003adc:	00ca      	lsls	r2, r1, #3
 8003ade:	4610      	mov	r0, r2
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	4642      	mov	r2, r8
 8003ae6:	189b      	adds	r3, r3, r2
 8003ae8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003aec:	464b      	mov	r3, r9
 8003aee:	460a      	mov	r2, r1
 8003af0:	eb42 0303 	adc.w	r3, r2, r3
 8003af4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003b04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003b08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	18db      	adds	r3, r3, r3
 8003b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b12:	4613      	mov	r3, r2
 8003b14:	eb42 0303 	adc.w	r3, r2, r3
 8003b18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003b22:	f7fc fbb9 	bl	8000298 <__aeabi_uldivmod>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	; (8003b60 <UART_SetConfig+0x2d4>)
 8003b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8003b30:	095b      	lsrs	r3, r3, #5
 8003b32:	2164      	movs	r1, #100	; 0x64
 8003b34:	fb01 f303 	mul.w	r3, r1, r3
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	3332      	adds	r3, #50	; 0x32
 8003b3e:	4a08      	ldr	r2, [pc, #32]	; (8003b60 <UART_SetConfig+0x2d4>)
 8003b40:	fba2 2303 	umull	r2, r3, r2, r3
 8003b44:	095b      	lsrs	r3, r3, #5
 8003b46:	f003 0207 	and.w	r2, r3, #7
 8003b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4422      	add	r2, r4
 8003b52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b54:	e105      	b.n	8003d62 <UART_SetConfig+0x4d6>
 8003b56:	bf00      	nop
 8003b58:	40011000 	.word	0x40011000
 8003b5c:	40011400 	.word	0x40011400
 8003b60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003b72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003b76:	4642      	mov	r2, r8
 8003b78:	464b      	mov	r3, r9
 8003b7a:	1891      	adds	r1, r2, r2
 8003b7c:	6239      	str	r1, [r7, #32]
 8003b7e:	415b      	adcs	r3, r3
 8003b80:	627b      	str	r3, [r7, #36]	; 0x24
 8003b82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b86:	4641      	mov	r1, r8
 8003b88:	1854      	adds	r4, r2, r1
 8003b8a:	4649      	mov	r1, r9
 8003b8c:	eb43 0501 	adc.w	r5, r3, r1
 8003b90:	f04f 0200 	mov.w	r2, #0
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	00eb      	lsls	r3, r5, #3
 8003b9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b9e:	00e2      	lsls	r2, r4, #3
 8003ba0:	4614      	mov	r4, r2
 8003ba2:	461d      	mov	r5, r3
 8003ba4:	4643      	mov	r3, r8
 8003ba6:	18e3      	adds	r3, r4, r3
 8003ba8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003bac:	464b      	mov	r3, r9
 8003bae:	eb45 0303 	adc.w	r3, r5, r3
 8003bb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	f04f 0300 	mov.w	r3, #0
 8003bce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003bd2:	4629      	mov	r1, r5
 8003bd4:	008b      	lsls	r3, r1, #2
 8003bd6:	4621      	mov	r1, r4
 8003bd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bdc:	4621      	mov	r1, r4
 8003bde:	008a      	lsls	r2, r1, #2
 8003be0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003be4:	f7fc fb58 	bl	8000298 <__aeabi_uldivmod>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4b60      	ldr	r3, [pc, #384]	; (8003d70 <UART_SetConfig+0x4e4>)
 8003bee:	fba3 2302 	umull	r2, r3, r3, r2
 8003bf2:	095b      	lsrs	r3, r3, #5
 8003bf4:	011c      	lsls	r4, r3, #4
 8003bf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003c08:	4642      	mov	r2, r8
 8003c0a:	464b      	mov	r3, r9
 8003c0c:	1891      	adds	r1, r2, r2
 8003c0e:	61b9      	str	r1, [r7, #24]
 8003c10:	415b      	adcs	r3, r3
 8003c12:	61fb      	str	r3, [r7, #28]
 8003c14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c18:	4641      	mov	r1, r8
 8003c1a:	1851      	adds	r1, r2, r1
 8003c1c:	6139      	str	r1, [r7, #16]
 8003c1e:	4649      	mov	r1, r9
 8003c20:	414b      	adcs	r3, r1
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c30:	4659      	mov	r1, fp
 8003c32:	00cb      	lsls	r3, r1, #3
 8003c34:	4651      	mov	r1, sl
 8003c36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c3a:	4651      	mov	r1, sl
 8003c3c:	00ca      	lsls	r2, r1, #3
 8003c3e:	4610      	mov	r0, r2
 8003c40:	4619      	mov	r1, r3
 8003c42:	4603      	mov	r3, r0
 8003c44:	4642      	mov	r2, r8
 8003c46:	189b      	adds	r3, r3, r2
 8003c48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c4c:	464b      	mov	r3, r9
 8003c4e:	460a      	mov	r2, r1
 8003c50:	eb42 0303 	adc.w	r3, r2, r3
 8003c54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c62:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	f04f 0300 	mov.w	r3, #0
 8003c6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003c70:	4649      	mov	r1, r9
 8003c72:	008b      	lsls	r3, r1, #2
 8003c74:	4641      	mov	r1, r8
 8003c76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c7a:	4641      	mov	r1, r8
 8003c7c:	008a      	lsls	r2, r1, #2
 8003c7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003c82:	f7fc fb09 	bl	8000298 <__aeabi_uldivmod>
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	4b39      	ldr	r3, [pc, #228]	; (8003d70 <UART_SetConfig+0x4e4>)
 8003c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c90:	095b      	lsrs	r3, r3, #5
 8003c92:	2164      	movs	r1, #100	; 0x64
 8003c94:	fb01 f303 	mul.w	r3, r1, r3
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	3332      	adds	r3, #50	; 0x32
 8003c9e:	4a34      	ldr	r2, [pc, #208]	; (8003d70 <UART_SetConfig+0x4e4>)
 8003ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca4:	095b      	lsrs	r3, r3, #5
 8003ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003caa:	441c      	add	r4, r3
 8003cac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	673b      	str	r3, [r7, #112]	; 0x70
 8003cb4:	677a      	str	r2, [r7, #116]	; 0x74
 8003cb6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003cba:	4642      	mov	r2, r8
 8003cbc:	464b      	mov	r3, r9
 8003cbe:	1891      	adds	r1, r2, r2
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	415b      	adcs	r3, r3
 8003cc4:	60fb      	str	r3, [r7, #12]
 8003cc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cca:	4641      	mov	r1, r8
 8003ccc:	1851      	adds	r1, r2, r1
 8003cce:	6039      	str	r1, [r7, #0]
 8003cd0:	4649      	mov	r1, r9
 8003cd2:	414b      	adcs	r3, r1
 8003cd4:	607b      	str	r3, [r7, #4]
 8003cd6:	f04f 0200 	mov.w	r2, #0
 8003cda:	f04f 0300 	mov.w	r3, #0
 8003cde:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ce2:	4659      	mov	r1, fp
 8003ce4:	00cb      	lsls	r3, r1, #3
 8003ce6:	4651      	mov	r1, sl
 8003ce8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cec:	4651      	mov	r1, sl
 8003cee:	00ca      	lsls	r2, r1, #3
 8003cf0:	4610      	mov	r0, r2
 8003cf2:	4619      	mov	r1, r3
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	4642      	mov	r2, r8
 8003cf8:	189b      	adds	r3, r3, r2
 8003cfa:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cfc:	464b      	mov	r3, r9
 8003cfe:	460a      	mov	r2, r1
 8003d00:	eb42 0303 	adc.w	r3, r2, r3
 8003d04:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	663b      	str	r3, [r7, #96]	; 0x60
 8003d10:	667a      	str	r2, [r7, #100]	; 0x64
 8003d12:	f04f 0200 	mov.w	r2, #0
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003d1e:	4649      	mov	r1, r9
 8003d20:	008b      	lsls	r3, r1, #2
 8003d22:	4641      	mov	r1, r8
 8003d24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d28:	4641      	mov	r1, r8
 8003d2a:	008a      	lsls	r2, r1, #2
 8003d2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003d30:	f7fc fab2 	bl	8000298 <__aeabi_uldivmod>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4b0d      	ldr	r3, [pc, #52]	; (8003d70 <UART_SetConfig+0x4e4>)
 8003d3a:	fba3 1302 	umull	r1, r3, r3, r2
 8003d3e:	095b      	lsrs	r3, r3, #5
 8003d40:	2164      	movs	r1, #100	; 0x64
 8003d42:	fb01 f303 	mul.w	r3, r1, r3
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	3332      	adds	r3, #50	; 0x32
 8003d4c:	4a08      	ldr	r2, [pc, #32]	; (8003d70 <UART_SetConfig+0x4e4>)
 8003d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d52:	095b      	lsrs	r3, r3, #5
 8003d54:	f003 020f 	and.w	r2, r3, #15
 8003d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4422      	add	r2, r4
 8003d60:	609a      	str	r2, [r3, #8]
}
 8003d62:	bf00      	nop
 8003d64:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6e:	bf00      	nop
 8003d70:	51eb851f 	.word	0x51eb851f

08003d74 <arm_rfft_fast_init_f32>:
 8003d74:	084b      	lsrs	r3, r1, #1
 8003d76:	2b80      	cmp	r3, #128	; 0x80
 8003d78:	b410      	push	{r4}
 8003d7a:	8201      	strh	r1, [r0, #16]
 8003d7c:	8003      	strh	r3, [r0, #0]
 8003d7e:	d047      	beq.n	8003e10 <arm_rfft_fast_init_f32+0x9c>
 8003d80:	d917      	bls.n	8003db2 <arm_rfft_fast_init_f32+0x3e>
 8003d82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d86:	d03d      	beq.n	8003e04 <arm_rfft_fast_init_f32+0x90>
 8003d88:	d929      	bls.n	8003dde <arm_rfft_fast_init_f32+0x6a>
 8003d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d8e:	d020      	beq.n	8003dd2 <arm_rfft_fast_init_f32+0x5e>
 8003d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d94:	d113      	bne.n	8003dbe <arm_rfft_fast_init_f32+0x4a>
 8003d96:	4921      	ldr	r1, [pc, #132]	; (8003e1c <arm_rfft_fast_init_f32+0xa8>)
 8003d98:	4a21      	ldr	r2, [pc, #132]	; (8003e20 <arm_rfft_fast_init_f32+0xac>)
 8003d9a:	4b22      	ldr	r3, [pc, #136]	; (8003e24 <arm_rfft_fast_init_f32+0xb0>)
 8003d9c:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8003da0:	8184      	strh	r4, [r0, #12]
 8003da2:	6081      	str	r1, [r0, #8]
 8003da4:	6042      	str	r2, [r0, #4]
 8003da6:	6143      	str	r3, [r0, #20]
 8003da8:	2000      	movs	r0, #0
 8003daa:	b240      	sxtb	r0, r0
 8003dac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	2b20      	cmp	r3, #32
 8003db4:	d01c      	beq.n	8003df0 <arm_rfft_fast_init_f32+0x7c>
 8003db6:	2b40      	cmp	r3, #64	; 0x40
 8003db8:	d006      	beq.n	8003dc8 <arm_rfft_fast_init_f32+0x54>
 8003dba:	2b10      	cmp	r3, #16
 8003dbc:	d01d      	beq.n	8003dfa <arm_rfft_fast_init_f32+0x86>
 8003dbe:	20ff      	movs	r0, #255	; 0xff
 8003dc0:	b240      	sxtb	r0, r0
 8003dc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003dc6:	4770      	bx	lr
 8003dc8:	2438      	movs	r4, #56	; 0x38
 8003dca:	4917      	ldr	r1, [pc, #92]	; (8003e28 <arm_rfft_fast_init_f32+0xb4>)
 8003dcc:	4a17      	ldr	r2, [pc, #92]	; (8003e2c <arm_rfft_fast_init_f32+0xb8>)
 8003dce:	4b18      	ldr	r3, [pc, #96]	; (8003e30 <arm_rfft_fast_init_f32+0xbc>)
 8003dd0:	e7e6      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003dd2:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8003dd6:	4917      	ldr	r1, [pc, #92]	; (8003e34 <arm_rfft_fast_init_f32+0xc0>)
 8003dd8:	4a17      	ldr	r2, [pc, #92]	; (8003e38 <arm_rfft_fast_init_f32+0xc4>)
 8003dda:	4b18      	ldr	r3, [pc, #96]	; (8003e3c <arm_rfft_fast_init_f32+0xc8>)
 8003ddc:	e7e0      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003dde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003de2:	d1ec      	bne.n	8003dbe <arm_rfft_fast_init_f32+0x4a>
 8003de4:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8003de8:	4915      	ldr	r1, [pc, #84]	; (8003e40 <arm_rfft_fast_init_f32+0xcc>)
 8003dea:	4a16      	ldr	r2, [pc, #88]	; (8003e44 <arm_rfft_fast_init_f32+0xd0>)
 8003dec:	4b16      	ldr	r3, [pc, #88]	; (8003e48 <arm_rfft_fast_init_f32+0xd4>)
 8003dee:	e7d7      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003df0:	2430      	movs	r4, #48	; 0x30
 8003df2:	4916      	ldr	r1, [pc, #88]	; (8003e4c <arm_rfft_fast_init_f32+0xd8>)
 8003df4:	4a16      	ldr	r2, [pc, #88]	; (8003e50 <arm_rfft_fast_init_f32+0xdc>)
 8003df6:	4b17      	ldr	r3, [pc, #92]	; (8003e54 <arm_rfft_fast_init_f32+0xe0>)
 8003df8:	e7d2      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003dfa:	2414      	movs	r4, #20
 8003dfc:	4916      	ldr	r1, [pc, #88]	; (8003e58 <arm_rfft_fast_init_f32+0xe4>)
 8003dfe:	4a17      	ldr	r2, [pc, #92]	; (8003e5c <arm_rfft_fast_init_f32+0xe8>)
 8003e00:	4b17      	ldr	r3, [pc, #92]	; (8003e60 <arm_rfft_fast_init_f32+0xec>)
 8003e02:	e7cd      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003e04:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8003e08:	4916      	ldr	r1, [pc, #88]	; (8003e64 <arm_rfft_fast_init_f32+0xf0>)
 8003e0a:	4a17      	ldr	r2, [pc, #92]	; (8003e68 <arm_rfft_fast_init_f32+0xf4>)
 8003e0c:	4b17      	ldr	r3, [pc, #92]	; (8003e6c <arm_rfft_fast_init_f32+0xf8>)
 8003e0e:	e7c7      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003e10:	24d0      	movs	r4, #208	; 0xd0
 8003e12:	4917      	ldr	r1, [pc, #92]	; (8003e70 <arm_rfft_fast_init_f32+0xfc>)
 8003e14:	4a17      	ldr	r2, [pc, #92]	; (8003e74 <arm_rfft_fast_init_f32+0x100>)
 8003e16:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <arm_rfft_fast_init_f32+0x104>)
 8003e18:	e7c2      	b.n	8003da0 <arm_rfft_fast_init_f32+0x2c>
 8003e1a:	bf00      	nop
 8003e1c:	08013efc 	.word	0x08013efc
 8003e20:	080050f4 	.word	0x080050f4
 8003e24:	0800b264 	.word	0x0800b264
 8003e28:	080091f4 	.word	0x080091f4
 8003e2c:	08015cbc 	.word	0x08015cbc
 8003e30:	080181ac 	.word	0x080181ac
 8003e34:	08011be4 	.word	0x08011be4
 8003e38:	0800fae4 	.word	0x0800fae4
 8003e3c:	08009264 	.word	0x08009264
 8003e40:	08017e3c 	.word	0x08017e3c
 8003e44:	0800f264 	.word	0x0800f264
 8003e48:	08015ebc 	.word	0x08015ebc
 8003e4c:	08012a9c 	.word	0x08012a9c
 8003e50:	08011ae4 	.word	0x08011ae4
 8003e54:	080090f4 	.word	0x080090f4
 8003e58:	080129f4 	.word	0x080129f4
 8003e5c:	0800fa64 	.word	0x0800fa64
 8003e60:	08012a1c 	.word	0x08012a1c
 8003e64:	080166bc 	.word	0x080166bc
 8003e68:	08012efc 	.word	0x08012efc
 8003e6c:	08016a3c 	.word	0x08016a3c
 8003e70:	080183ac 	.word	0x080183ac
 8003e74:	08012afc 	.word	0x08012afc
 8003e78:	08017a3c 	.word	0x08017a3c

08003e7c <arm_rfft_fast_f32>:
 8003e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e80:	8a06      	ldrh	r6, [r0, #16]
 8003e82:	0876      	lsrs	r6, r6, #1
 8003e84:	4607      	mov	r7, r0
 8003e86:	4615      	mov	r5, r2
 8003e88:	8006      	strh	r6, [r0, #0]
 8003e8a:	460c      	mov	r4, r1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d15c      	bne.n	8003f4a <arm_rfft_fast_f32+0xce>
 8003e90:	461a      	mov	r2, r3
 8003e92:	2301      	movs	r3, #1
 8003e94:	f000 fbe6 	bl	8004664 <arm_cfft_f32>
 8003e98:	edd4 7a00 	vldr	s15, [r4]
 8003e9c:	ed94 7a01 	vldr	s14, [r4, #4]
 8003ea0:	883e      	ldrh	r6, [r7, #0]
 8003ea2:	6978      	ldr	r0, [r7, #20]
 8003ea4:	ee37 7a07 	vadd.f32	s14, s14, s14
 8003ea8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003eac:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8003eb0:	ee77 6a87 	vadd.f32	s13, s15, s14
 8003eb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003eb8:	3e01      	subs	r6, #1
 8003eba:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8003ebe:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003ec2:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8003ec6:	ed85 7a00 	vstr	s14, [r5]
 8003eca:	edc5 7a01 	vstr	s15, [r5, #4]
 8003ece:	3010      	adds	r0, #16
 8003ed0:	f105 0210 	add.w	r2, r5, #16
 8003ed4:	3b08      	subs	r3, #8
 8003ed6:	f104 0110 	add.w	r1, r4, #16
 8003eda:	ed51 4a02 	vldr	s9, [r1, #-8]
 8003ede:	ed93 5a02 	vldr	s10, [r3, #8]
 8003ee2:	ed11 7a01 	vldr	s14, [r1, #-4]
 8003ee6:	ed10 6a02 	vldr	s12, [r0, #-8]
 8003eea:	edd3 5a03 	vldr	s11, [r3, #12]
 8003eee:	ed50 6a01 	vldr	s13, [r0, #-4]
 8003ef2:	ee75 7a64 	vsub.f32	s15, s10, s9
 8003ef6:	ee35 4a87 	vadd.f32	s8, s11, s14
 8003efa:	ee35 5a24 	vadd.f32	s10, s10, s9
 8003efe:	ee77 5a65 	vsub.f32	s11, s14, s11
 8003f02:	ee66 4a27 	vmul.f32	s9, s12, s15
 8003f06:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8003f0a:	ee34 5a85 	vadd.f32	s10, s9, s10
 8003f0e:	ee26 6a04 	vmul.f32	s12, s12, s8
 8003f12:	ee66 6a84 	vmul.f32	s13, s13, s8
 8003f16:	ee77 7a25 	vadd.f32	s15, s14, s11
 8003f1a:	ee76 6a85 	vadd.f32	s13, s13, s10
 8003f1e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003f22:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8003f26:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003f2a:	3e01      	subs	r6, #1
 8003f2c:	ed42 6a02 	vstr	s13, [r2, #-8]
 8003f30:	ed42 7a01 	vstr	s15, [r2, #-4]
 8003f34:	f1a3 0308 	sub.w	r3, r3, #8
 8003f38:	f101 0108 	add.w	r1, r1, #8
 8003f3c:	f100 0008 	add.w	r0, r0, #8
 8003f40:	f102 0208 	add.w	r2, r2, #8
 8003f44:	d1c9      	bne.n	8003eda <arm_rfft_fast_f32+0x5e>
 8003f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f4a:	edd1 7a00 	vldr	s15, [r1]
 8003f4e:	edd1 6a01 	vldr	s13, [r1, #4]
 8003f52:	6941      	ldr	r1, [r0, #20]
 8003f54:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8003f58:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003f5c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8003f60:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003f64:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003f68:	3e01      	subs	r6, #1
 8003f6a:	ed82 7a00 	vstr	s14, [r2]
 8003f6e:	edc2 7a01 	vstr	s15, [r2, #4]
 8003f72:	00f0      	lsls	r0, r6, #3
 8003f74:	b3ee      	cbz	r6, 8003ff2 <arm_rfft_fast_f32+0x176>
 8003f76:	3808      	subs	r0, #8
 8003f78:	f101 0e10 	add.w	lr, r1, #16
 8003f7c:	4420      	add	r0, r4
 8003f7e:	f104 0110 	add.w	r1, r4, #16
 8003f82:	f102 0c10 	add.w	ip, r2, #16
 8003f86:	ed90 7a02 	vldr	s14, [r0, #8]
 8003f8a:	ed51 6a02 	vldr	s13, [r1, #-8]
 8003f8e:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8003f92:	ed90 4a03 	vldr	s8, [r0, #12]
 8003f96:	ed11 5a01 	vldr	s10, [r1, #-4]
 8003f9a:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8003f9e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8003fa2:	ee74 4a05 	vadd.f32	s9, s8, s10
 8003fa6:	ee26 3a27 	vmul.f32	s6, s12, s15
 8003faa:	ee77 6a26 	vadd.f32	s13, s14, s13
 8003fae:	ee35 5a44 	vsub.f32	s10, s10, s8
 8003fb2:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8003fb6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8003fba:	ee77 7a05 	vadd.f32	s15, s14, s10
 8003fbe:	ee26 6a24 	vmul.f32	s12, s12, s9
 8003fc2:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8003fc6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8003fca:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8003fce:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8003fd2:	ee27 7a23 	vmul.f32	s14, s14, s7
 8003fd6:	3e01      	subs	r6, #1
 8003fd8:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8003fdc:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8003fe0:	f1a0 0008 	sub.w	r0, r0, #8
 8003fe4:	f101 0108 	add.w	r1, r1, #8
 8003fe8:	f10e 0e08 	add.w	lr, lr, #8
 8003fec:	f10c 0c08 	add.w	ip, ip, #8
 8003ff0:	d1c9      	bne.n	8003f86 <arm_rfft_fast_f32+0x10a>
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	4629      	mov	r1, r5
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f000 bb31 	b.w	8004664 <arm_cfft_f32>
 8004002:	bf00      	nop

08004004 <arm_cfft_radix8by2_f32>:
 8004004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004008:	ed2d 8b08 	vpush	{d8-d11}
 800400c:	f8b0 e000 	ldrh.w	lr, [r0]
 8004010:	6842      	ldr	r2, [r0, #4]
 8004012:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8004016:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800401a:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800401e:	4607      	mov	r7, r0
 8004020:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8004024:	f000 80af 	beq.w	8004186 <arm_cfft_radix8by2_f32+0x182>
 8004028:	3310      	adds	r3, #16
 800402a:	18ce      	adds	r6, r1, r3
 800402c:	3210      	adds	r2, #16
 800402e:	4443      	add	r3, r8
 8004030:	f101 0510 	add.w	r5, r1, #16
 8004034:	f108 0410 	add.w	r4, r8, #16
 8004038:	ed54 1a04 	vldr	s3, [r4, #-16]
 800403c:	ed13 4a04 	vldr	s8, [r3, #-16]
 8004040:	ed53 3a03 	vldr	s7, [r3, #-12]
 8004044:	ed53 5a02 	vldr	s11, [r3, #-8]
 8004048:	ed13 5a01 	vldr	s10, [r3, #-4]
 800404c:	ed54 6a03 	vldr	s13, [r4, #-12]
 8004050:	ed14 0a02 	vldr	s0, [r4, #-8]
 8004054:	ed16 2a04 	vldr	s4, [r6, #-16]
 8004058:	ed56 2a03 	vldr	s5, [r6, #-12]
 800405c:	ed15 6a03 	vldr	s12, [r5, #-12]
 8004060:	ed15 7a01 	vldr	s14, [r5, #-4]
 8004064:	ed15 3a04 	vldr	s6, [r5, #-16]
 8004068:	ed54 7a01 	vldr	s15, [r4, #-4]
 800406c:	ed56 0a02 	vldr	s1, [r6, #-8]
 8004070:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004074:	ed55 4a02 	vldr	s9, [r5, #-8]
 8004078:	ee73 ba21 	vadd.f32	s23, s6, s3
 800407c:	ee36 ba26 	vadd.f32	s22, s12, s13
 8004080:	ee37 aa27 	vadd.f32	s20, s14, s15
 8004084:	ee72 9a04 	vadd.f32	s19, s4, s8
 8004088:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800408c:	ee31 8a05 	vadd.f32	s16, s2, s10
 8004090:	ee74 aa80 	vadd.f32	s21, s9, s0
 8004094:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8004098:	ed45 ba04 	vstr	s23, [r5, #-16]
 800409c:	ed05 ba03 	vstr	s22, [r5, #-12]
 80040a0:	ed45 aa02 	vstr	s21, [r5, #-8]
 80040a4:	ed05 aa01 	vstr	s20, [r5, #-4]
 80040a8:	ed06 8a01 	vstr	s16, [r6, #-4]
 80040ac:	ed46 9a04 	vstr	s19, [r6, #-16]
 80040b0:	ed06 9a03 	vstr	s18, [r6, #-12]
 80040b4:	ed46 8a02 	vstr	s17, [r6, #-8]
 80040b8:	ee76 6a66 	vsub.f32	s13, s12, s13
 80040bc:	ee73 3ae2 	vsub.f32	s7, s7, s5
 80040c0:	ed12 6a03 	vldr	s12, [r2, #-12]
 80040c4:	ed52 2a04 	vldr	s5, [r2, #-16]
 80040c8:	ee33 3a61 	vsub.f32	s6, s6, s3
 80040cc:	ee34 4a42 	vsub.f32	s8, s8, s4
 80040d0:	ee26 8a86 	vmul.f32	s16, s13, s12
 80040d4:	ee24 2a06 	vmul.f32	s4, s8, s12
 80040d8:	ee63 1a22 	vmul.f32	s3, s6, s5
 80040dc:	ee24 4a22 	vmul.f32	s8, s8, s5
 80040e0:	ee23 3a06 	vmul.f32	s6, s6, s12
 80040e4:	ee66 6aa2 	vmul.f32	s13, s13, s5
 80040e8:	ee23 6a86 	vmul.f32	s12, s7, s12
 80040ec:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80040f0:	ee36 6a04 	vadd.f32	s12, s12, s8
 80040f4:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80040f8:	ee72 3a63 	vsub.f32	s7, s4, s7
 80040fc:	ee71 2a88 	vadd.f32	s5, s3, s16
 8004100:	ed44 6a03 	vstr	s13, [r4, #-12]
 8004104:	ed44 2a04 	vstr	s5, [r4, #-16]
 8004108:	ed43 3a04 	vstr	s7, [r3, #-16]
 800410c:	ed03 6a03 	vstr	s12, [r3, #-12]
 8004110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004114:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8004118:	ed12 7a01 	vldr	s14, [r2, #-4]
 800411c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8004120:	ee35 6a41 	vsub.f32	s12, s10, s2
 8004124:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004128:	ee67 3a87 	vmul.f32	s7, s15, s14
 800412c:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004130:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8004134:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004138:	ee64 4a87 	vmul.f32	s9, s9, s14
 800413c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004140:	ee26 7a07 	vmul.f32	s14, s12, s14
 8004144:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004148:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800414c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004150:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004154:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004158:	f1be 0e01 	subs.w	lr, lr, #1
 800415c:	ed44 5a02 	vstr	s11, [r4, #-8]
 8004160:	f105 0510 	add.w	r5, r5, #16
 8004164:	ed44 7a01 	vstr	s15, [r4, #-4]
 8004168:	f106 0610 	add.w	r6, r6, #16
 800416c:	ed03 6a02 	vstr	s12, [r3, #-8]
 8004170:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004174:	f102 0210 	add.w	r2, r2, #16
 8004178:	f104 0410 	add.w	r4, r4, #16
 800417c:	f103 0310 	add.w	r3, r3, #16
 8004180:	f47f af5a 	bne.w	8004038 <arm_cfft_radix8by2_f32+0x34>
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	fa1f f48c 	uxth.w	r4, ip
 800418a:	4608      	mov	r0, r1
 800418c:	2302      	movs	r3, #2
 800418e:	4621      	mov	r1, r4
 8004190:	f000 fae2 	bl	8004758 <arm_radix8_butterfly_f32>
 8004194:	ecbd 8b08 	vpop	{d8-d11}
 8004198:	4640      	mov	r0, r8
 800419a:	4621      	mov	r1, r4
 800419c:	687a      	ldr	r2, [r7, #4]
 800419e:	2302      	movs	r3, #2
 80041a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041a4:	f000 bad8 	b.w	8004758 <arm_radix8_butterfly_f32>

080041a8 <arm_cfft_radix8by4_f32>:
 80041a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ac:	ed2d 8b0a 	vpush	{d8-d12}
 80041b0:	8802      	ldrh	r2, [r0, #0]
 80041b2:	ed91 6a00 	vldr	s12, [r1]
 80041b6:	b08f      	sub	sp, #60	; 0x3c
 80041b8:	460f      	mov	r7, r1
 80041ba:	0852      	lsrs	r2, r2, #1
 80041bc:	0093      	lsls	r3, r2, #2
 80041be:	900c      	str	r0, [sp, #48]	; 0x30
 80041c0:	9103      	str	r1, [sp, #12]
 80041c2:	6841      	ldr	r1, [r0, #4]
 80041c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80041c8:	4638      	mov	r0, r7
 80041ca:	4418      	add	r0, r3
 80041cc:	4606      	mov	r6, r0
 80041ce:	9009      	str	r0, [sp, #36]	; 0x24
 80041d0:	4418      	add	r0, r3
 80041d2:	edd0 6a00 	vldr	s13, [r0]
 80041d6:	edd6 3a00 	vldr	s7, [r6]
 80041da:	edd6 2a01 	vldr	s5, [r6, #4]
 80041de:	edd0 7a01 	vldr	s15, [r0, #4]
 80041e2:	900a      	str	r0, [sp, #40]	; 0x28
 80041e4:	ee76 5a26 	vadd.f32	s11, s12, s13
 80041e8:	4604      	mov	r4, r0
 80041ea:	4625      	mov	r5, r4
 80041ec:	441c      	add	r4, r3
 80041ee:	ed94 4a00 	vldr	s8, [r4]
 80041f2:	ed94 5a01 	vldr	s10, [r4, #4]
 80041f6:	9401      	str	r4, [sp, #4]
 80041f8:	ee75 4aa3 	vadd.f32	s9, s11, s7
 80041fc:	4630      	mov	r0, r6
 80041fe:	ee74 4a24 	vadd.f32	s9, s8, s9
 8004202:	463e      	mov	r6, r7
 8004204:	ee14 ea90 	vmov	lr, s9
 8004208:	ee76 6a66 	vsub.f32	s13, s12, s13
 800420c:	f846 eb08 	str.w	lr, [r6], #8
 8004210:	ee37 6a27 	vadd.f32	s12, s14, s15
 8004214:	edd0 4a01 	vldr	s9, [r0, #4]
 8004218:	9604      	str	r6, [sp, #16]
 800421a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800421e:	9e01      	ldr	r6, [sp, #4]
 8004220:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8004224:	ed96 2a01 	vldr	s4, [r6, #4]
 8004228:	ee36 7a24 	vadd.f32	s14, s12, s9
 800422c:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8004230:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8004234:	ee36 6a62 	vsub.f32	s12, s12, s5
 8004238:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800423c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004240:	ee73 3a45 	vsub.f32	s7, s6, s10
 8004244:	4604      	mov	r4, r0
 8004246:	ee36 6a45 	vsub.f32	s12, s12, s10
 800424a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800424e:	46a3      	mov	fp, r4
 8004250:	ee37 7a02 	vadd.f32	s14, s14, s4
 8004254:	ee34 5a84 	vadd.f32	s10, s9, s8
 8004258:	ee13 8a90 	vmov	r8, s7
 800425c:	46a4      	mov	ip, r4
 800425e:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8004262:	ed87 7a01 	vstr	s14, [r7, #4]
 8004266:	f84b 8b08 	str.w	r8, [fp], #8
 800426a:	f1ac 0704 	sub.w	r7, ip, #4
 800426e:	ed8c 5a01 	vstr	s10, [ip, #4]
 8004272:	f101 0c08 	add.w	ip, r1, #8
 8004276:	462c      	mov	r4, r5
 8004278:	f8cd c014 	str.w	ip, [sp, #20]
 800427c:	ee15 ca90 	vmov	ip, s11
 8004280:	f844 cb08 	str.w	ip, [r4], #8
 8004284:	9407      	str	r4, [sp, #28]
 8004286:	f101 0410 	add.w	r4, r1, #16
 800428a:	ed85 6a01 	vstr	s12, [r5, #4]
 800428e:	0852      	lsrs	r2, r2, #1
 8004290:	9402      	str	r4, [sp, #8]
 8004292:	462c      	mov	r4, r5
 8004294:	f101 0518 	add.w	r5, r1, #24
 8004298:	920b      	str	r2, [sp, #44]	; 0x2c
 800429a:	46b2      	mov	sl, r6
 800429c:	9506      	str	r5, [sp, #24]
 800429e:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80042a2:	3a02      	subs	r2, #2
 80042a4:	ee16 5a90 	vmov	r5, s13
 80042a8:	46b6      	mov	lr, r6
 80042aa:	4630      	mov	r0, r6
 80042ac:	0852      	lsrs	r2, r2, #1
 80042ae:	f84a 5b08 	str.w	r5, [sl], #8
 80042b2:	f1a0 0604 	sub.w	r6, r0, #4
 80042b6:	edce 7a01 	vstr	s15, [lr, #4]
 80042ba:	9208      	str	r2, [sp, #32]
 80042bc:	f000 8130 	beq.w	8004520 <arm_cfft_radix8by4_f32+0x378>
 80042c0:	4691      	mov	r9, r2
 80042c2:	9a03      	ldr	r2, [sp, #12]
 80042c4:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80042c8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80042cc:	3b08      	subs	r3, #8
 80042ce:	f102 0510 	add.w	r5, r2, #16
 80042d2:	f101 0c20 	add.w	ip, r1, #32
 80042d6:	f1a4 020c 	sub.w	r2, r4, #12
 80042da:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 80042de:	4433      	add	r3, r6
 80042e0:	3410      	adds	r4, #16
 80042e2:	4650      	mov	r0, sl
 80042e4:	4659      	mov	r1, fp
 80042e6:	ed55 3a02 	vldr	s7, [r5, #-8]
 80042ea:	ed14 5a02 	vldr	s10, [r4, #-8]
 80042ee:	ed91 7a00 	vldr	s14, [r1]
 80042f2:	edd0 7a00 	vldr	s15, [r0]
 80042f6:	ed15 4a01 	vldr	s8, [r5, #-4]
 80042fa:	ed54 5a01 	vldr	s11, [r4, #-4]
 80042fe:	edd0 6a01 	vldr	s13, [r0, #4]
 8004302:	ed91 6a01 	vldr	s12, [r1, #4]
 8004306:	ee33 8a85 	vadd.f32	s16, s7, s10
 800430a:	ee34 0a25 	vadd.f32	s0, s8, s11
 800430e:	ee78 4a07 	vadd.f32	s9, s16, s14
 8004312:	ee74 5a65 	vsub.f32	s11, s8, s11
 8004316:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800431a:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800431e:	ed45 4a02 	vstr	s9, [r5, #-8]
 8004322:	edd1 4a01 	vldr	s9, [r1, #4]
 8004326:	ed90 4a01 	vldr	s8, [r0, #4]
 800432a:	ee70 4a24 	vadd.f32	s9, s0, s9
 800432e:	ee76 aa05 	vadd.f32	s21, s12, s10
 8004332:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004336:	ee35 aac7 	vsub.f32	s20, s11, s14
 800433a:	ed45 4a01 	vstr	s9, [r5, #-4]
 800433e:	edd6 1a00 	vldr	s3, [r6]
 8004342:	edd7 0a00 	vldr	s1, [r7]
 8004346:	ed92 4a02 	vldr	s8, [r2, #8]
 800434a:	edd3 3a02 	vldr	s7, [r3, #8]
 800434e:	ed93 2a01 	vldr	s4, [r3, #4]
 8004352:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004356:	edd2 2a01 	vldr	s5, [r2, #4]
 800435a:	ed57 9a01 	vldr	s19, [r7, #-4]
 800435e:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8004362:	ee39 3a81 	vadd.f32	s6, s19, s2
 8004366:	ee74 8a84 	vadd.f32	s17, s9, s8
 800436a:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800436e:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8004372:	ee7a aae6 	vsub.f32	s21, s21, s13
 8004376:	ee18 aa90 	vmov	sl, s17
 800437a:	f847 a908 	str.w	sl, [r7], #-8
 800437e:	edd2 8a01 	vldr	s17, [r2, #4]
 8004382:	ed93 9a01 	vldr	s18, [r3, #4]
 8004386:	ee73 8a28 	vadd.f32	s17, s6, s17
 800438a:	ee3a aa27 	vadd.f32	s20, s20, s15
 800438e:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004392:	ee74 0a63 	vsub.f32	s1, s8, s7
 8004396:	edc7 8a01 	vstr	s17, [r7, #4]
 800439a:	ed18 ba02 	vldr	s22, [r8, #-8]
 800439e:	ed58 8a01 	vldr	s17, [r8, #-4]
 80043a2:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80043a6:	ee6a ba28 	vmul.f32	s23, s20, s17
 80043aa:	ee2a ca8b 	vmul.f32	s24, s21, s22
 80043ae:	ee71 9ae2 	vsub.f32	s19, s3, s5
 80043b2:	ee30 9a81 	vadd.f32	s18, s1, s2
 80043b6:	ee79 9a82 	vadd.f32	s19, s19, s4
 80043ba:	ee3c ca2b 	vadd.f32	s24, s24, s23
 80043be:	ee6a aaa8 	vmul.f32	s21, s21, s17
 80043c2:	ee69 baa8 	vmul.f32	s23, s19, s17
 80043c6:	ee2a aa0b 	vmul.f32	s20, s20, s22
 80043ca:	ee69 9a8b 	vmul.f32	s19, s19, s22
 80043ce:	ee69 8a28 	vmul.f32	s17, s18, s17
 80043d2:	ee29 ba0b 	vmul.f32	s22, s18, s22
 80043d6:	ee1c aa10 	vmov	sl, s24
 80043da:	ee78 8aa9 	vadd.f32	s17, s17, s19
 80043de:	f841 ab08 	str.w	sl, [r1], #8
 80043e2:	ee3a aa6a 	vsub.f32	s20, s20, s21
 80043e6:	ee3b bacb 	vsub.f32	s22, s23, s22
 80043ea:	ee34 4ac4 	vsub.f32	s8, s9, s8
 80043ee:	ee33 3a62 	vsub.f32	s6, s6, s5
 80043f2:	ed01 aa01 	vstr	s20, [r1, #-4]
 80043f6:	edc2 8a01 	vstr	s17, [r2, #4]
 80043fa:	ed82 ba02 	vstr	s22, [r2, #8]
 80043fe:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8004402:	ee74 3a63 	vsub.f32	s7, s8, s7
 8004406:	ee38 8a47 	vsub.f32	s16, s16, s14
 800440a:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800440e:	ee30 0a46 	vsub.f32	s0, s0, s12
 8004412:	ee33 3a42 	vsub.f32	s6, s6, s4
 8004416:	ee38 8a67 	vsub.f32	s16, s16, s15
 800441a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800441e:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8004422:	ee63 8a04 	vmul.f32	s17, s6, s8
 8004426:	ee28 aa24 	vmul.f32	s20, s16, s9
 800442a:	ee60 9a04 	vmul.f32	s19, s0, s8
 800442e:	ee28 8a04 	vmul.f32	s16, s16, s8
 8004432:	ee20 0a24 	vmul.f32	s0, s0, s9
 8004436:	ee63 3a84 	vmul.f32	s7, s7, s8
 800443a:	ee39 4a68 	vsub.f32	s8, s18, s17
 800443e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8004442:	ee14 aa10 	vmov	sl, s8
 8004446:	ee30 0a48 	vsub.f32	s0, s0, s16
 800444a:	ee63 4a24 	vmul.f32	s9, s6, s9
 800444e:	ed44 9a02 	vstr	s19, [r4, #-8]
 8004452:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8004456:	ed04 0a01 	vstr	s0, [r4, #-4]
 800445a:	f846 a908 	str.w	sl, [r6], #-8
 800445e:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004462:	ee35 7a87 	vadd.f32	s14, s11, s14
 8004466:	edc6 3a01 	vstr	s7, [r6, #4]
 800446a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800446e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004472:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 8004476:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800447a:	ee67 5a86 	vmul.f32	s11, s15, s12
 800447e:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004482:	ee72 2a62 	vsub.f32	s5, s4, s5
 8004486:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800448a:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800448e:	ee75 5a25 	vadd.f32	s11, s10, s11
 8004492:	ee62 0a86 	vmul.f32	s1, s5, s12
 8004496:	ee66 6a86 	vmul.f32	s13, s13, s12
 800449a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800449e:	ee21 6a06 	vmul.f32	s12, s2, s12
 80044a2:	ee62 2a87 	vmul.f32	s5, s5, s14
 80044a6:	ee21 1a07 	vmul.f32	s2, s2, s14
 80044aa:	ee15 aa90 	vmov	sl, s11
 80044ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80044b2:	f840 ab08 	str.w	sl, [r0], #8
 80044b6:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80044ba:	ee76 2a22 	vadd.f32	s5, s12, s5
 80044be:	f1b9 0901 	subs.w	r9, r9, #1
 80044c2:	ed40 7a01 	vstr	s15, [r0, #-4]
 80044c6:	f105 0508 	add.w	r5, r5, #8
 80044ca:	ed83 1a02 	vstr	s2, [r3, #8]
 80044ce:	edc3 2a01 	vstr	s5, [r3, #4]
 80044d2:	f108 0808 	add.w	r8, r8, #8
 80044d6:	f1a2 0208 	sub.w	r2, r2, #8
 80044da:	f10c 0c10 	add.w	ip, ip, #16
 80044de:	f104 0408 	add.w	r4, r4, #8
 80044e2:	f10e 0e18 	add.w	lr, lr, #24
 80044e6:	f1a3 0308 	sub.w	r3, r3, #8
 80044ea:	f47f aefc 	bne.w	80042e6 <arm_cfft_radix8by4_f32+0x13e>
 80044ee:	9908      	ldr	r1, [sp, #32]
 80044f0:	9802      	ldr	r0, [sp, #8]
 80044f2:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 80044f6:	00cb      	lsls	r3, r1, #3
 80044f8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80044fc:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8004500:	9102      	str	r1, [sp, #8]
 8004502:	9904      	ldr	r1, [sp, #16]
 8004504:	4419      	add	r1, r3
 8004506:	9104      	str	r1, [sp, #16]
 8004508:	9905      	ldr	r1, [sp, #20]
 800450a:	4419      	add	r1, r3
 800450c:	9105      	str	r1, [sp, #20]
 800450e:	9907      	ldr	r1, [sp, #28]
 8004510:	449b      	add	fp, r3
 8004512:	4419      	add	r1, r3
 8004514:	449a      	add	sl, r3
 8004516:	9b06      	ldr	r3, [sp, #24]
 8004518:	9107      	str	r1, [sp, #28]
 800451a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800451e:	9306      	str	r3, [sp, #24]
 8004520:	9a04      	ldr	r2, [sp, #16]
 8004522:	9807      	ldr	r0, [sp, #28]
 8004524:	edd2 3a00 	vldr	s7, [r2]
 8004528:	ed90 4a00 	vldr	s8, [r0]
 800452c:	eddb 7a00 	vldr	s15, [fp]
 8004530:	ed9a 3a00 	vldr	s6, [sl]
 8004534:	edd2 4a01 	vldr	s9, [r2, #4]
 8004538:	ed90 7a01 	vldr	s14, [r0, #4]
 800453c:	ed9b 2a01 	vldr	s4, [fp, #4]
 8004540:	edda 5a01 	vldr	s11, [sl, #4]
 8004544:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8004548:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800454a:	ee73 6a84 	vadd.f32	s13, s7, s8
 800454e:	ee34 6a87 	vadd.f32	s12, s9, s14
 8004552:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8004556:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800455a:	ee33 5a05 	vadd.f32	s10, s6, s10
 800455e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8004562:	ed82 5a00 	vstr	s10, [r2]
 8004566:	ed9b 5a01 	vldr	s10, [fp, #4]
 800456a:	edda 4a01 	vldr	s9, [sl, #4]
 800456e:	ee36 5a05 	vadd.f32	s10, s12, s10
 8004572:	ee72 3a04 	vadd.f32	s7, s4, s8
 8004576:	ee35 5a24 	vadd.f32	s10, s10, s9
 800457a:	ee77 4a67 	vsub.f32	s9, s14, s15
 800457e:	ed82 5a01 	vstr	s10, [r2, #4]
 8004582:	9a05      	ldr	r2, [sp, #20]
 8004584:	ee34 5a83 	vadd.f32	s10, s9, s6
 8004588:	edd2 1a00 	vldr	s3, [r2]
 800458c:	edd2 2a01 	vldr	s5, [r2, #4]
 8004590:	9a02      	ldr	r2, [sp, #8]
 8004592:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8004596:	ee36 6a42 	vsub.f32	s12, s12, s4
 800459a:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800459e:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80045a2:	ee65 2a22 	vmul.f32	s5, s10, s5
 80045a6:	ee25 5a21 	vmul.f32	s10, s10, s3
 80045aa:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80045ae:	ee35 5a63 	vsub.f32	s10, s10, s7
 80045b2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80045b6:	edcb 2a00 	vstr	s5, [fp]
 80045ba:	ed8b 5a01 	vstr	s10, [fp, #4]
 80045be:	edd2 3a01 	vldr	s7, [r2, #4]
 80045c2:	ed92 5a00 	vldr	s10, [r2]
 80045c6:	9a06      	ldr	r2, [sp, #24]
 80045c8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80045cc:	ee36 6a65 	vsub.f32	s12, s12, s11
 80045d0:	ee66 4a85 	vmul.f32	s9, s13, s10
 80045d4:	ee26 5a05 	vmul.f32	s10, s12, s10
 80045d8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80045dc:	ee26 6a23 	vmul.f32	s12, s12, s7
 80045e0:	ee75 6a66 	vsub.f32	s13, s10, s13
 80045e4:	ee34 6a86 	vadd.f32	s12, s9, s12
 80045e8:	ee34 4a42 	vsub.f32	s8, s8, s4
 80045ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80045f0:	edc0 6a01 	vstr	s13, [r0, #4]
 80045f4:	ed80 6a00 	vstr	s12, [r0]
 80045f8:	ed92 6a01 	vldr	s12, [r2, #4]
 80045fc:	9803      	ldr	r0, [sp, #12]
 80045fe:	ee77 7a43 	vsub.f32	s15, s14, s6
 8004602:	ee75 5a84 	vadd.f32	s11, s11, s8
 8004606:	ed92 7a00 	vldr	s14, [r2]
 800460a:	ee65 6a87 	vmul.f32	s13, s11, s14
 800460e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004612:	ee65 5a86 	vmul.f32	s11, s11, s12
 8004616:	ee67 7a86 	vmul.f32	s15, s15, s12
 800461a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800461e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004622:	edca 5a01 	vstr	s11, [sl, #4]
 8004626:	edca 7a00 	vstr	s15, [sl]
 800462a:	6872      	ldr	r2, [r6, #4]
 800462c:	4621      	mov	r1, r4
 800462e:	2304      	movs	r3, #4
 8004630:	f000 f892 	bl	8004758 <arm_radix8_butterfly_f32>
 8004634:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004636:	6872      	ldr	r2, [r6, #4]
 8004638:	4621      	mov	r1, r4
 800463a:	2304      	movs	r3, #4
 800463c:	f000 f88c 	bl	8004758 <arm_radix8_butterfly_f32>
 8004640:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004642:	6872      	ldr	r2, [r6, #4]
 8004644:	4621      	mov	r1, r4
 8004646:	2304      	movs	r3, #4
 8004648:	f000 f886 	bl	8004758 <arm_radix8_butterfly_f32>
 800464c:	9801      	ldr	r0, [sp, #4]
 800464e:	6872      	ldr	r2, [r6, #4]
 8004650:	4621      	mov	r1, r4
 8004652:	2304      	movs	r3, #4
 8004654:	b00f      	add	sp, #60	; 0x3c
 8004656:	ecbd 8b0a 	vpop	{d8-d12}
 800465a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800465e:	f000 b87b 	b.w	8004758 <arm_radix8_butterfly_f32>
 8004662:	bf00      	nop

08004664 <arm_cfft_f32>:
 8004664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004668:	2a01      	cmp	r2, #1
 800466a:	4606      	mov	r6, r0
 800466c:	4617      	mov	r7, r2
 800466e:	460c      	mov	r4, r1
 8004670:	4698      	mov	r8, r3
 8004672:	8805      	ldrh	r5, [r0, #0]
 8004674:	d054      	beq.n	8004720 <arm_cfft_f32+0xbc>
 8004676:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800467a:	d04c      	beq.n	8004716 <arm_cfft_f32+0xb2>
 800467c:	d916      	bls.n	80046ac <arm_cfft_f32+0x48>
 800467e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8004682:	d01a      	beq.n	80046ba <arm_cfft_f32+0x56>
 8004684:	d95c      	bls.n	8004740 <arm_cfft_f32+0xdc>
 8004686:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800468a:	d044      	beq.n	8004716 <arm_cfft_f32+0xb2>
 800468c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8004690:	d105      	bne.n	800469e <arm_cfft_f32+0x3a>
 8004692:	4620      	mov	r0, r4
 8004694:	4629      	mov	r1, r5
 8004696:	6872      	ldr	r2, [r6, #4]
 8004698:	2301      	movs	r3, #1
 800469a:	f000 f85d 	bl	8004758 <arm_radix8_butterfly_f32>
 800469e:	f1b8 0f00 	cmp.w	r8, #0
 80046a2:	d111      	bne.n	80046c8 <arm_cfft_f32+0x64>
 80046a4:	2f01      	cmp	r7, #1
 80046a6:	d016      	beq.n	80046d6 <arm_cfft_f32+0x72>
 80046a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046ac:	2d20      	cmp	r5, #32
 80046ae:	d032      	beq.n	8004716 <arm_cfft_f32+0xb2>
 80046b0:	d94a      	bls.n	8004748 <arm_cfft_f32+0xe4>
 80046b2:	2d40      	cmp	r5, #64	; 0x40
 80046b4:	d0ed      	beq.n	8004692 <arm_cfft_f32+0x2e>
 80046b6:	2d80      	cmp	r5, #128	; 0x80
 80046b8:	d1f1      	bne.n	800469e <arm_cfft_f32+0x3a>
 80046ba:	4630      	mov	r0, r6
 80046bc:	4621      	mov	r1, r4
 80046be:	f7ff fca1 	bl	8004004 <arm_cfft_radix8by2_f32>
 80046c2:	f1b8 0f00 	cmp.w	r8, #0
 80046c6:	d0ed      	beq.n	80046a4 <arm_cfft_f32+0x40>
 80046c8:	4620      	mov	r0, r4
 80046ca:	89b1      	ldrh	r1, [r6, #12]
 80046cc:	68b2      	ldr	r2, [r6, #8]
 80046ce:	f7fb fd83 	bl	80001d8 <arm_bitreversal_32>
 80046d2:	2f01      	cmp	r7, #1
 80046d4:	d1e8      	bne.n	80046a8 <arm_cfft_f32+0x44>
 80046d6:	ee07 5a90 	vmov	s15, r5
 80046da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046de:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80046e2:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80046e6:	2d00      	cmp	r5, #0
 80046e8:	d0de      	beq.n	80046a8 <arm_cfft_f32+0x44>
 80046ea:	f104 0108 	add.w	r1, r4, #8
 80046ee:	2300      	movs	r3, #0
 80046f0:	3301      	adds	r3, #1
 80046f2:	429d      	cmp	r5, r3
 80046f4:	f101 0108 	add.w	r1, r1, #8
 80046f8:	ed11 7a04 	vldr	s14, [r1, #-16]
 80046fc:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004700:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004704:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004708:	ed01 7a04 	vstr	s14, [r1, #-16]
 800470c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8004710:	d1ee      	bne.n	80046f0 <arm_cfft_f32+0x8c>
 8004712:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004716:	4630      	mov	r0, r6
 8004718:	4621      	mov	r1, r4
 800471a:	f7ff fd45 	bl	80041a8 <arm_cfft_radix8by4_f32>
 800471e:	e7be      	b.n	800469e <arm_cfft_f32+0x3a>
 8004720:	b1ad      	cbz	r5, 800474e <arm_cfft_f32+0xea>
 8004722:	f101 030c 	add.w	r3, r1, #12
 8004726:	2200      	movs	r2, #0
 8004728:	ed53 7a02 	vldr	s15, [r3, #-8]
 800472c:	3201      	adds	r2, #1
 800472e:	eef1 7a67 	vneg.f32	s15, s15
 8004732:	4295      	cmp	r5, r2
 8004734:	ed43 7a02 	vstr	s15, [r3, #-8]
 8004738:	f103 0308 	add.w	r3, r3, #8
 800473c:	d1f4      	bne.n	8004728 <arm_cfft_f32+0xc4>
 800473e:	e79a      	b.n	8004676 <arm_cfft_f32+0x12>
 8004740:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8004744:	d0a5      	beq.n	8004692 <arm_cfft_f32+0x2e>
 8004746:	e7aa      	b.n	800469e <arm_cfft_f32+0x3a>
 8004748:	2d10      	cmp	r5, #16
 800474a:	d0b6      	beq.n	80046ba <arm_cfft_f32+0x56>
 800474c:	e7a7      	b.n	800469e <arm_cfft_f32+0x3a>
 800474e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004752:	d894      	bhi.n	800467e <arm_cfft_f32+0x1a>
 8004754:	e7aa      	b.n	80046ac <arm_cfft_f32+0x48>
 8004756:	bf00      	nop

08004758 <arm_radix8_butterfly_f32>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	ed2d 8b10 	vpush	{d8-d15}
 8004760:	b09d      	sub	sp, #116	; 0x74
 8004762:	461c      	mov	r4, r3
 8004764:	ed9f bac8 	vldr	s22, [pc, #800]	; 8004a88 <arm_radix8_butterfly_f32+0x330>
 8004768:	921a      	str	r2, [sp, #104]	; 0x68
 800476a:	1d03      	adds	r3, r0, #4
 800476c:	4682      	mov	sl, r0
 800476e:	4689      	mov	r9, r1
 8004770:	468b      	mov	fp, r1
 8004772:	931b      	str	r3, [sp, #108]	; 0x6c
 8004774:	9400      	str	r4, [sp, #0]
 8004776:	469e      	mov	lr, r3
 8004778:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800477c:	005a      	lsls	r2, r3, #1
 800477e:	18d6      	adds	r6, r2, r3
 8004780:	18f5      	adds	r5, r6, r3
 8004782:	9203      	str	r2, [sp, #12]
 8004784:	195a      	adds	r2, r3, r5
 8004786:	18d0      	adds	r0, r2, r3
 8004788:	00df      	lsls	r7, r3, #3
 800478a:	1819      	adds	r1, r3, r0
 800478c:	463c      	mov	r4, r7
 800478e:	9701      	str	r7, [sp, #4]
 8004790:	4457      	add	r7, sl
 8004792:	930c      	str	r3, [sp, #48]	; 0x30
 8004794:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8004798:	011b      	lsls	r3, r3, #4
 800479a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800479e:	eb07 0c04 	add.w	ip, r7, r4
 80047a2:	9c00      	ldr	r4, [sp, #0]
 80047a4:	9302      	str	r3, [sp, #8]
 80047a6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 80047aa:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 80047ae:	3204      	adds	r2, #4
 80047b0:	3104      	adds	r1, #4
 80047b2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 80047b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80047ba:	f04f 0800 	mov.w	r8, #0
 80047be:	eddc 7a00 	vldr	s15, [ip]
 80047c2:	edd7 6a00 	vldr	s13, [r7]
 80047c6:	edd6 3a00 	vldr	s7, [r6]
 80047ca:	ed5e aa01 	vldr	s21, [lr, #-4]
 80047ce:	edd5 4a00 	vldr	s9, [r5]
 80047d2:	ed90 2a00 	vldr	s4, [r0]
 80047d6:	ed12 7a01 	vldr	s14, [r2, #-4]
 80047da:	ed51 0a01 	vldr	s1, [r1, #-4]
 80047de:	ee77 8a82 	vadd.f32	s17, s15, s4
 80047e2:	ee33 4aa0 	vadd.f32	s8, s7, s1
 80047e6:	ee76 1a87 	vadd.f32	s3, s13, s14
 80047ea:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 80047ee:	ee31 6a84 	vadd.f32	s12, s3, s8
 80047f2:	ee33 5a28 	vadd.f32	s10, s6, s17
 80047f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80047fa:	ee75 6a06 	vadd.f32	s13, s10, s12
 80047fe:	ee35 5a46 	vsub.f32	s10, s10, s12
 8004802:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8004806:	ed85 5a00 	vstr	s10, [r5]
 800480a:	ed96 1a01 	vldr	s2, [r6, #4]
 800480e:	edd7 5a01 	vldr	s11, [r7, #4]
 8004812:	ed92 aa00 	vldr	s20, [r2]
 8004816:	ed91 6a00 	vldr	s12, [r1]
 800481a:	ed9e 9a00 	vldr	s18, [lr]
 800481e:	ed95 5a01 	vldr	s10, [r5, #4]
 8004822:	eddc 6a01 	vldr	s13, [ip, #4]
 8004826:	edd0 9a01 	vldr	s19, [r0, #4]
 800482a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800482e:	ee71 2a46 	vsub.f32	s5, s2, s12
 8004832:	ee75 3aca 	vsub.f32	s7, s11, s20
 8004836:	ee37 0a60 	vsub.f32	s0, s14, s1
 800483a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800483e:	ee37 7a20 	vadd.f32	s14, s14, s1
 8004842:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8004846:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800484a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800484e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8004852:	ee39 5a45 	vsub.f32	s10, s18, s10
 8004856:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800485a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800485e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8004862:	ee31 6a06 	vadd.f32	s12, s2, s12
 8004866:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800486a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800486e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8004872:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8004876:	ee33 3a68 	vsub.f32	s6, s6, s17
 800487a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800487e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8004882:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8004886:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800488a:	ee75 6a62 	vsub.f32	s13, s10, s5
 800488e:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8004892:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8004896:	ee33 1a89 	vadd.f32	s2, s7, s18
 800489a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800489e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80048a2:	ee75 4a22 	vadd.f32	s9, s10, s5
 80048a6:	ee32 5a27 	vadd.f32	s10, s4, s15
 80048aa:	ee72 7a67 	vsub.f32	s15, s4, s15
 80048ae:	ee33 8a06 	vadd.f32	s16, s6, s12
 80048b2:	ee75 2a87 	vadd.f32	s5, s11, s14
 80048b6:	ee31 9a28 	vadd.f32	s18, s2, s17
 80048ba:	ee33 6a46 	vsub.f32	s12, s6, s12
 80048be:	ee74 0a61 	vsub.f32	s1, s8, s3
 80048c2:	ee33 2a80 	vadd.f32	s4, s7, s0
 80048c6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 80048ca:	ee34 3ac5 	vsub.f32	s6, s9, s10
 80048ce:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80048d2:	ee31 1a68 	vsub.f32	s2, s2, s17
 80048d6:	ee34 4a21 	vadd.f32	s8, s8, s3
 80048da:	ee73 3ac0 	vsub.f32	s7, s7, s0
 80048de:	ee74 4a85 	vadd.f32	s9, s9, s10
 80048e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80048e6:	44d8      	add	r8, fp
 80048e8:	45c1      	cmp	r9, r8
 80048ea:	ed8e 9a00 	vstr	s18, [lr]
 80048ee:	ed85 1a01 	vstr	s2, [r5, #4]
 80048f2:	449e      	add	lr, r3
 80048f4:	ed8c 8a00 	vstr	s16, [ip]
 80048f8:	441d      	add	r5, r3
 80048fa:	ed80 6a00 	vstr	s12, [r0]
 80048fe:	edcc 0a01 	vstr	s1, [ip, #4]
 8004902:	ed80 4a01 	vstr	s8, [r0, #4]
 8004906:	449c      	add	ip, r3
 8004908:	ed87 2a00 	vstr	s4, [r7]
 800490c:	4418      	add	r0, r3
 800490e:	ed41 3a01 	vstr	s7, [r1, #-4]
 8004912:	ed42 2a01 	vstr	s5, [r2, #-4]
 8004916:	ed86 7a00 	vstr	s14, [r6]
 800491a:	ed87 3a01 	vstr	s6, [r7, #4]
 800491e:	edc1 4a00 	vstr	s9, [r1]
 8004922:	441f      	add	r7, r3
 8004924:	edc2 5a00 	vstr	s11, [r2]
 8004928:	4419      	add	r1, r3
 800492a:	edc6 6a01 	vstr	s13, [r6, #4]
 800492e:	441a      	add	r2, r3
 8004930:	441e      	add	r6, r3
 8004932:	f63f af44 	bhi.w	80047be <arm_radix8_butterfly_f32+0x66>
 8004936:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004938:	2907      	cmp	r1, #7
 800493a:	4620      	mov	r0, r4
 800493c:	f240 81e9 	bls.w	8004d12 <arm_radix8_butterfly_f32+0x5ba>
 8004940:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8004944:	193e      	adds	r6, r7, r4
 8004946:	1935      	adds	r5, r6, r4
 8004948:	9c03      	ldr	r4, [sp, #12]
 800494a:	9000      	str	r0, [sp, #0]
 800494c:	4622      	mov	r2, r4
 800494e:	3201      	adds	r2, #1
 8004950:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8004954:	9900      	ldr	r1, [sp, #0]
 8004956:	1828      	adds	r0, r5, r0
 8004958:	eb00 0e01 	add.w	lr, r0, r1
 800495c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800495e:	440a      	add	r2, r1
 8004960:	eb04 0c01 	add.w	ip, r4, r1
 8004964:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8004968:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800496c:	9a00      	ldr	r2, [sp, #0]
 800496e:	940f      	str	r4, [sp, #60]	; 0x3c
 8004970:	00ed      	lsls	r5, r5, #3
 8004972:	9511      	str	r5, [sp, #68]	; 0x44
 8004974:	00d5      	lsls	r5, r2, #3
 8004976:	950d      	str	r5, [sp, #52]	; 0x34
 8004978:	9d01      	ldr	r5, [sp, #4]
 800497a:	3508      	adds	r5, #8
 800497c:	9516      	str	r5, [sp, #88]	; 0x58
 800497e:	9d02      	ldr	r5, [sp, #8]
 8004980:	3508      	adds	r5, #8
 8004982:	0114      	lsls	r4, r2, #4
 8004984:	9517      	str	r5, [sp, #92]	; 0x5c
 8004986:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004988:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800498a:	940e      	str	r4, [sp, #56]	; 0x38
 800498c:	00c0      	lsls	r0, r0, #3
 800498e:	9010      	str	r0, [sp, #64]	; 0x40
 8004990:	18aa      	adds	r2, r5, r2
 8004992:	9207      	str	r2, [sp, #28]
 8004994:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004996:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8004998:	18aa      	adds	r2, r5, r2
 800499a:	9208      	str	r2, [sp, #32]
 800499c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800499e:	18aa      	adds	r2, r5, r2
 80049a0:	9209      	str	r2, [sp, #36]	; 0x24
 80049a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80049a6:	f10e 0204 	add.w	r2, lr, #4
 80049aa:	920a      	str	r2, [sp, #40]	; 0x28
 80049ac:	00c9      	lsls	r1, r1, #3
 80049ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049b0:	310c      	adds	r1, #12
 80049b2:	00f6      	lsls	r6, r6, #3
 80049b4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 80049b8:	9114      	str	r1, [sp, #80]	; 0x50
 80049ba:	18a9      	adds	r1, r5, r2
 80049bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049be:	9612      	str	r6, [sp, #72]	; 0x48
 80049c0:	00ff      	lsls	r7, r7, #3
 80049c2:	19ae      	adds	r6, r5, r6
 80049c4:	3008      	adds	r0, #8
 80049c6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 80049ca:	9606      	str	r6, [sp, #24]
 80049cc:	9019      	str	r0, [sp, #100]	; 0x64
 80049ce:	18aa      	adds	r2, r5, r2
 80049d0:	0164      	lsls	r4, r4, #5
 80049d2:	19ee      	adds	r6, r5, r7
 80049d4:	f10c 000c 	add.w	r0, ip, #12
 80049d8:	9713      	str	r7, [sp, #76]	; 0x4c
 80049da:	9604      	str	r6, [sp, #16]
 80049dc:	9015      	str	r0, [sp, #84]	; 0x54
 80049de:	9103      	str	r1, [sp, #12]
 80049e0:	9205      	str	r2, [sp, #20]
 80049e2:	f104 0208 	add.w	r2, r4, #8
 80049e6:	9218      	str	r2, [sp, #96]	; 0x60
 80049e8:	f04f 0801 	mov.w	r8, #1
 80049ec:	2200      	movs	r2, #0
 80049ee:	f102 0108 	add.w	r1, r2, #8
 80049f2:	460f      	mov	r7, r1
 80049f4:	910b      	str	r1, [sp, #44]	; 0x2c
 80049f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80049f8:	188e      	adds	r6, r1, r2
 80049fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 80049fc:	188d      	adds	r5, r1, r2
 80049fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8004a00:	188c      	adds	r4, r1, r2
 8004a02:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004a04:	1888      	adds	r0, r1, r2
 8004a06:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004a08:	eb01 0c02 	add.w	ip, r1, r2
 8004a0c:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004a0e:	440a      	add	r2, r1
 8004a10:	9903      	ldr	r1, [sp, #12]
 8004a12:	edd1 fa00 	vldr	s31, [r1]
 8004a16:	9905      	ldr	r1, [sp, #20]
 8004a18:	ed91 fa00 	vldr	s30, [r1]
 8004a1c:	9904      	ldr	r1, [sp, #16]
 8004a1e:	edd1 ea00 	vldr	s29, [r1]
 8004a22:	9906      	ldr	r1, [sp, #24]
 8004a24:	ed91 ea00 	vldr	s28, [r1]
 8004a28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a2a:	edd1 da00 	vldr	s27, [r1]
 8004a2e:	9908      	ldr	r1, [sp, #32]
 8004a30:	ed91 da00 	vldr	s26, [r1]
 8004a34:	9907      	ldr	r1, [sp, #28]
 8004a36:	edd1 ca00 	vldr	s25, [r1]
 8004a3a:	9903      	ldr	r1, [sp, #12]
 8004a3c:	ed91 ca01 	vldr	s24, [r1, #4]
 8004a40:	9905      	ldr	r1, [sp, #20]
 8004a42:	edd1 ba01 	vldr	s23, [r1, #4]
 8004a46:	9904      	ldr	r1, [sp, #16]
 8004a48:	edd1 aa01 	vldr	s21, [r1, #4]
 8004a4c:	9906      	ldr	r1, [sp, #24]
 8004a4e:	ed91 aa01 	vldr	s20, [r1, #4]
 8004a52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a54:	edd1 7a01 	vldr	s15, [r1, #4]
 8004a58:	9908      	ldr	r1, [sp, #32]
 8004a5a:	edcd 7a00 	vstr	s15, [sp]
 8004a5e:	edd1 7a01 	vldr	s15, [r1, #4]
 8004a62:	9907      	ldr	r1, [sp, #28]
 8004a64:	edcd 7a01 	vstr	s15, [sp, #4]
 8004a68:	edd1 7a01 	vldr	s15, [r1, #4]
 8004a6c:	eb0a 0e07 	add.w	lr, sl, r7
 8004a70:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004a72:	edcd 7a02 	vstr	s15, [sp, #8]
 8004a76:	eb0c 010a 	add.w	r1, ip, sl
 8004a7a:	4456      	add	r6, sl
 8004a7c:	4455      	add	r5, sl
 8004a7e:	4454      	add	r4, sl
 8004a80:	4450      	add	r0, sl
 8004a82:	4452      	add	r2, sl
 8004a84:	46c4      	mov	ip, r8
 8004a86:	e001      	b.n	8004a8c <arm_radix8_butterfly_f32+0x334>
 8004a88:	3f3504f3 	.word	0x3f3504f3
 8004a8c:	ed96 5a00 	vldr	s10, [r6]
 8004a90:	ed52 9a01 	vldr	s19, [r2, #-4]
 8004a94:	ed11 6a01 	vldr	s12, [r1, #-4]
 8004a98:	edd0 7a00 	vldr	s15, [r0]
 8004a9c:	ed17 7a01 	vldr	s14, [r7, #-4]
 8004aa0:	edde 3a00 	vldr	s7, [lr]
 8004aa4:	ed94 3a00 	vldr	s6, [r4]
 8004aa8:	ed95 2a00 	vldr	s4, [r5]
 8004aac:	ed9e 0a01 	vldr	s0, [lr, #4]
 8004ab0:	ee33 8a85 	vadd.f32	s16, s7, s10
 8004ab4:	ee32 1a06 	vadd.f32	s2, s4, s12
 8004ab8:	ee33 4a29 	vadd.f32	s8, s6, s19
 8004abc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8004ac0:	ee78 1a04 	vadd.f32	s3, s16, s8
 8004ac4:	ee71 6a24 	vadd.f32	s13, s2, s9
 8004ac8:	ee32 2a46 	vsub.f32	s4, s4, s12
 8004acc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8004ad0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004ad4:	ed8e 6a00 	vstr	s12, [lr]
 8004ad8:	edd0 8a01 	vldr	s17, [r0, #4]
 8004adc:	ed95 9a01 	vldr	s18, [r5, #4]
 8004ae0:	edd1 2a00 	vldr	s5, [r1]
 8004ae4:	ed97 7a00 	vldr	s14, [r7]
 8004ae8:	edd4 0a01 	vldr	s1, [r4, #4]
 8004aec:	ed96 6a01 	vldr	s12, [r6, #4]
 8004af0:	edd2 5a00 	vldr	s11, [r2]
 8004af4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8004af8:	ee33 3a69 	vsub.f32	s6, s6, s19
 8004afc:	ee39 5a62 	vsub.f32	s10, s18, s5
 8004b00:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8004b04:	ee38 4a44 	vsub.f32	s8, s16, s8
 8004b08:	ee38 7a87 	vadd.f32	s14, s17, s14
 8004b0c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8004b10:	ee79 2a22 	vadd.f32	s5, s18, s5
 8004b14:	ee75 8a69 	vsub.f32	s17, s10, s19
 8004b18:	ee32 9a27 	vadd.f32	s18, s4, s15
 8004b1c:	ee35 5a29 	vadd.f32	s10, s10, s19
 8004b20:	ee72 7a67 	vsub.f32	s15, s4, s15
 8004b24:	ee30 2a06 	vadd.f32	s4, s0, s12
 8004b28:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8004b2c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8004b30:	ee32 9a08 	vadd.f32	s18, s4, s16
 8004b34:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8004b38:	ee32 2a48 	vsub.f32	s4, s4, s16
 8004b3c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8004b40:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8004b44:	ee32 1a87 	vadd.f32	s2, s5, s14
 8004b48:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8004b4c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8004b50:	ee30 6a46 	vsub.f32	s12, s0, s12
 8004b54:	ee73 0a29 	vadd.f32	s1, s6, s19
 8004b58:	ee36 0a28 	vadd.f32	s0, s12, s17
 8004b5c:	ee33 3a69 	vsub.f32	s6, s6, s19
 8004b60:	ee32 7a64 	vsub.f32	s14, s4, s9
 8004b64:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8004b68:	ee36 6a68 	vsub.f32	s12, s12, s17
 8004b6c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8004b70:	ee75 8a85 	vadd.f32	s17, s11, s10
 8004b74:	ee74 3a22 	vadd.f32	s7, s8, s5
 8004b78:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8004b7c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8004b80:	ee79 1a41 	vsub.f32	s3, s18, s2
 8004b84:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8004b88:	ee76 5a43 	vsub.f32	s11, s12, s6
 8004b8c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8004b90:	ee72 4a24 	vadd.f32	s9, s4, s9
 8004b94:	ee30 4a60 	vsub.f32	s8, s0, s1
 8004b98:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8004b9c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004ba0:	ee77 9a85 	vadd.f32	s19, s15, s10
 8004ba4:	ee36 6a03 	vadd.f32	s12, s12, s6
 8004ba8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8004bac:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8004bb0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8004bb4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8004bb8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8004bbc:	ee39 1a01 	vadd.f32	s2, s18, s2
 8004bc0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8004bc4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8004bc8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8004bcc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8004bd0:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8004bd4:	ee35 3a03 	vadd.f32	s6, s10, s6
 8004bd8:	ee72 6a66 	vsub.f32	s13, s4, s13
 8004bdc:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8004be0:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8004be4:	ed9d 4a02 	vldr	s8, [sp, #8]
 8004be8:	ed8e 1a01 	vstr	s2, [lr, #4]
 8004bec:	ee77 3a63 	vsub.f32	s7, s14, s7
 8004bf0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8004bf4:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004bf8:	ed86 3a00 	vstr	s6, [r6]
 8004bfc:	ee30 9a89 	vadd.f32	s18, s1, s18
 8004c00:	ee32 2a05 	vadd.f32	s4, s4, s10
 8004c04:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8004c08:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8004c0c:	ee67 2a22 	vmul.f32	s5, s14, s5
 8004c10:	ee64 1a00 	vmul.f32	s3, s8, s0
 8004c14:	ee27 7a24 	vmul.f32	s14, s14, s9
 8004c18:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8004c1c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8004c20:	ee64 8a28 	vmul.f32	s17, s8, s17
 8004c24:	ed9d 4a00 	vldr	s8, [sp]
 8004c28:	edc6 6a01 	vstr	s13, [r6, #4]
 8004c2c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8004c30:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8004c34:	ee64 9a29 	vmul.f32	s19, s8, s19
 8004c38:	ee24 4a25 	vmul.f32	s8, s8, s11
 8004c3c:	ee30 7a87 	vadd.f32	s14, s1, s14
 8004c40:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004c44:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8004c48:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8004c4c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8004c50:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8004c54:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8004c58:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8004c5c:	ee75 1a21 	vadd.f32	s3, s10, s3
 8004c60:	ee30 0a68 	vsub.f32	s0, s0, s17
 8004c64:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8004c68:	ee70 0a84 	vadd.f32	s1, s1, s8
 8004c6c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8004c70:	44dc      	add	ip, fp
 8004c72:	45e1      	cmp	r9, ip
 8004c74:	ed84 9a00 	vstr	s18, [r4]
 8004c78:	edc4 3a01 	vstr	s7, [r4, #4]
 8004c7c:	449e      	add	lr, r3
 8004c7e:	ed02 7a01 	vstr	s14, [r2, #-4]
 8004c82:	edc2 2a00 	vstr	s5, [r2]
 8004c86:	441e      	add	r6, r3
 8004c88:	ed85 2a00 	vstr	s4, [r5]
 8004c8c:	ed85 8a01 	vstr	s16, [r5, #4]
 8004c90:	441c      	add	r4, r3
 8004c92:	ed47 1a01 	vstr	s3, [r7, #-4]
 8004c96:	ed87 0a00 	vstr	s0, [r7]
 8004c9a:	441a      	add	r2, r3
 8004c9c:	ed41 4a01 	vstr	s9, [r1, #-4]
 8004ca0:	edc1 9a00 	vstr	s19, [r1]
 8004ca4:	441d      	add	r5, r3
 8004ca6:	edc0 0a00 	vstr	s1, [r0]
 8004caa:	441f      	add	r7, r3
 8004cac:	ed80 6a01 	vstr	s12, [r0, #4]
 8004cb0:	4419      	add	r1, r3
 8004cb2:	4418      	add	r0, r3
 8004cb4:	f63f aeea 	bhi.w	8004a8c <arm_radix8_butterfly_f32+0x334>
 8004cb8:	9a03      	ldr	r2, [sp, #12]
 8004cba:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004cbc:	440a      	add	r2, r1
 8004cbe:	9203      	str	r2, [sp, #12]
 8004cc0:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004cc2:	9a05      	ldr	r2, [sp, #20]
 8004cc4:	440a      	add	r2, r1
 8004cc6:	9205      	str	r2, [sp, #20]
 8004cc8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8004cca:	9a04      	ldr	r2, [sp, #16]
 8004ccc:	440a      	add	r2, r1
 8004cce:	9204      	str	r2, [sp, #16]
 8004cd0:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004cd2:	9a06      	ldr	r2, [sp, #24]
 8004cd4:	440a      	add	r2, r1
 8004cd6:	9206      	str	r2, [sp, #24]
 8004cd8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cdc:	440a      	add	r2, r1
 8004cde:	9209      	str	r2, [sp, #36]	; 0x24
 8004ce0:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004ce2:	9a08      	ldr	r2, [sp, #32]
 8004ce4:	440a      	add	r2, r1
 8004ce6:	9208      	str	r2, [sp, #32]
 8004ce8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004cea:	9a07      	ldr	r2, [sp, #28]
 8004cec:	440a      	add	r2, r1
 8004cee:	9207      	str	r2, [sp, #28]
 8004cf0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004cf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004cf4:	f108 0801 	add.w	r8, r8, #1
 8004cf8:	3208      	adds	r2, #8
 8004cfa:	4588      	cmp	r8, r1
 8004cfc:	920a      	str	r2, [sp, #40]	; 0x28
 8004cfe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004d00:	f47f ae75 	bne.w	80049ee <arm_radix8_butterfly_f32+0x296>
 8004d04:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	46c3      	mov	fp, r8
 8004d0c:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 8004d10:	e532      	b.n	8004778 <arm_radix8_butterfly_f32+0x20>
 8004d12:	b01d      	add	sp, #116	; 0x74
 8004d14:	ecbd 8b10 	vpop	{d8-d15}
 8004d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004d1c <__errno>:
 8004d1c:	4b01      	ldr	r3, [pc, #4]	; (8004d24 <__errno+0x8>)
 8004d1e:	6818      	ldr	r0, [r3, #0]
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	2000000c 	.word	0x2000000c

08004d28 <__libc_init_array>:
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4d0d      	ldr	r5, [pc, #52]	; (8004d60 <__libc_init_array+0x38>)
 8004d2c:	4c0d      	ldr	r4, [pc, #52]	; (8004d64 <__libc_init_array+0x3c>)
 8004d2e:	1b64      	subs	r4, r4, r5
 8004d30:	10a4      	asrs	r4, r4, #2
 8004d32:	2600      	movs	r6, #0
 8004d34:	42a6      	cmp	r6, r4
 8004d36:	d109      	bne.n	8004d4c <__libc_init_array+0x24>
 8004d38:	4d0b      	ldr	r5, [pc, #44]	; (8004d68 <__libc_init_array+0x40>)
 8004d3a:	4c0c      	ldr	r4, [pc, #48]	; (8004d6c <__libc_init_array+0x44>)
 8004d3c:	f000 f9be 	bl	80050bc <_init>
 8004d40:	1b64      	subs	r4, r4, r5
 8004d42:	10a4      	asrs	r4, r4, #2
 8004d44:	2600      	movs	r6, #0
 8004d46:	42a6      	cmp	r6, r4
 8004d48:	d105      	bne.n	8004d56 <__libc_init_array+0x2e>
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}
 8004d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d50:	4798      	blx	r3
 8004d52:	3601      	adds	r6, #1
 8004d54:	e7ee      	b.n	8004d34 <__libc_init_array+0xc>
 8004d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d5a:	4798      	blx	r3
 8004d5c:	3601      	adds	r6, #1
 8004d5e:	e7f2      	b.n	8004d46 <__libc_init_array+0x1e>
 8004d60:	08018558 	.word	0x08018558
 8004d64:	08018558 	.word	0x08018558
 8004d68:	08018558 	.word	0x08018558
 8004d6c:	0801855c 	.word	0x0801855c

08004d70 <memset>:
 8004d70:	4402      	add	r2, r0
 8004d72:	4603      	mov	r3, r0
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d100      	bne.n	8004d7a <memset+0xa>
 8004d78:	4770      	bx	lr
 8004d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d7e:	e7f9      	b.n	8004d74 <memset+0x4>

08004d80 <log10f>:
 8004d80:	b508      	push	{r3, lr}
 8004d82:	ed2d 8b02 	vpush	{d8}
 8004d86:	eeb0 8a40 	vmov.f32	s16, s0
 8004d8a:	f000 f845 	bl	8004e18 <__ieee754_log10f>
 8004d8e:	eeb4 8a48 	vcmp.f32	s16, s16
 8004d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d96:	d60f      	bvs.n	8004db8 <log10f+0x38>
 8004d98:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da0:	d80a      	bhi.n	8004db8 <log10f+0x38>
 8004da2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004daa:	d108      	bne.n	8004dbe <log10f+0x3e>
 8004dac:	f7ff ffb6 	bl	8004d1c <__errno>
 8004db0:	2322      	movs	r3, #34	; 0x22
 8004db2:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8004dd4 <log10f+0x54>
 8004db6:	6003      	str	r3, [r0, #0]
 8004db8:	ecbd 8b02 	vpop	{d8}
 8004dbc:	bd08      	pop	{r3, pc}
 8004dbe:	f7ff ffad 	bl	8004d1c <__errno>
 8004dc2:	ecbd 8b02 	vpop	{d8}
 8004dc6:	2321      	movs	r3, #33	; 0x21
 8004dc8:	6003      	str	r3, [r0, #0]
 8004dca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004dce:	4802      	ldr	r0, [pc, #8]	; (8004dd8 <log10f+0x58>)
 8004dd0:	f000 b87e 	b.w	8004ed0 <nanf>
 8004dd4:	ff800000 	.word	0xff800000
 8004dd8:	0801854c 	.word	0x0801854c

08004ddc <sqrtf>:
 8004ddc:	b508      	push	{r3, lr}
 8004dde:	ed2d 8b02 	vpush	{d8}
 8004de2:	eeb0 8a40 	vmov.f32	s16, s0
 8004de6:	f000 f86f 	bl	8004ec8 <__ieee754_sqrtf>
 8004dea:	eeb4 8a48 	vcmp.f32	s16, s16
 8004dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df2:	d60c      	bvs.n	8004e0e <sqrtf+0x32>
 8004df4:	eddf 8a07 	vldr	s17, [pc, #28]	; 8004e14 <sqrtf+0x38>
 8004df8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e00:	d505      	bpl.n	8004e0e <sqrtf+0x32>
 8004e02:	f7ff ff8b 	bl	8004d1c <__errno>
 8004e06:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8004e0a:	2321      	movs	r3, #33	; 0x21
 8004e0c:	6003      	str	r3, [r0, #0]
 8004e0e:	ecbd 8b02 	vpop	{d8}
 8004e12:	bd08      	pop	{r3, pc}
 8004e14:	00000000 	.word	0x00000000

08004e18 <__ieee754_log10f>:
 8004e18:	b508      	push	{r3, lr}
 8004e1a:	ee10 2a10 	vmov	r2, s0
 8004e1e:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8004e22:	ed2d 8b02 	vpush	{d8}
 8004e26:	d108      	bne.n	8004e3a <__ieee754_log10f+0x22>
 8004e28:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004eb0 <__ieee754_log10f+0x98>
 8004e2c:	eddf 7a21 	vldr	s15, [pc, #132]	; 8004eb4 <__ieee754_log10f+0x9c>
 8004e30:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004e34:	ecbd 8b02 	vpop	{d8}
 8004e38:	bd08      	pop	{r3, pc}
 8004e3a:	2a00      	cmp	r2, #0
 8004e3c:	da02      	bge.n	8004e44 <__ieee754_log10f+0x2c>
 8004e3e:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004e42:	e7f3      	b.n	8004e2c <__ieee754_log10f+0x14>
 8004e44:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8004e48:	db02      	blt.n	8004e50 <__ieee754_log10f+0x38>
 8004e4a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004e4e:	e7f1      	b.n	8004e34 <__ieee754_log10f+0x1c>
 8004e50:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8004e54:	bfbf      	itttt	lt
 8004e56:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 8004eb8 <__ieee754_log10f+0xa0>
 8004e5a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004e5e:	f06f 0118 	mvnlt.w	r1, #24
 8004e62:	ee17 2a90 	vmovlt	r2, s15
 8004e66:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8004e6a:	bfa8      	it	ge
 8004e6c:	2100      	movge	r1, #0
 8004e6e:	3b7f      	subs	r3, #127	; 0x7f
 8004e70:	440b      	add	r3, r1
 8004e72:	0fd9      	lsrs	r1, r3, #31
 8004e74:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8004e78:	ee07 3a90 	vmov	s15, r3
 8004e7c:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8004e80:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 8004e84:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8004e88:	ee00 3a10 	vmov	s0, r3
 8004e8c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8004e90:	f000 f824 	bl	8004edc <__ieee754_logf>
 8004e94:	eddf 7a09 	vldr	s15, [pc, #36]	; 8004ebc <__ieee754_log10f+0xa4>
 8004e98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004e9c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8004ec0 <__ieee754_log10f+0xa8>
 8004ea0:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004ea4:	eddf 7a07 	vldr	s15, [pc, #28]	; 8004ec4 <__ieee754_log10f+0xac>
 8004ea8:	eea8 0a27 	vfma.f32	s0, s16, s15
 8004eac:	e7c2      	b.n	8004e34 <__ieee754_log10f+0x1c>
 8004eae:	bf00      	nop
 8004eb0:	cc000000 	.word	0xcc000000
 8004eb4:	00000000 	.word	0x00000000
 8004eb8:	4c000000 	.word	0x4c000000
 8004ebc:	3ede5bd9 	.word	0x3ede5bd9
 8004ec0:	355427db 	.word	0x355427db
 8004ec4:	3e9a2080 	.word	0x3e9a2080

08004ec8 <__ieee754_sqrtf>:
 8004ec8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004ecc:	4770      	bx	lr
	...

08004ed0 <nanf>:
 8004ed0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004ed8 <nanf+0x8>
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	7fc00000 	.word	0x7fc00000

08004edc <__ieee754_logf>:
 8004edc:	ee10 3a10 	vmov	r3, s0
 8004ee0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8004ee4:	d106      	bne.n	8004ef4 <__ieee754_logf+0x18>
 8004ee6:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800507c <__ieee754_logf+0x1a0>
 8004eea:	eddf 7a65 	vldr	s15, [pc, #404]	; 8005080 <__ieee754_logf+0x1a4>
 8004eee:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8004ef2:	4770      	bx	lr
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	da02      	bge.n	8004efe <__ieee754_logf+0x22>
 8004ef8:	ee30 7a40 	vsub.f32	s14, s0, s0
 8004efc:	e7f5      	b.n	8004eea <__ieee754_logf+0xe>
 8004efe:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004f02:	db02      	blt.n	8004f0a <__ieee754_logf+0x2e>
 8004f04:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004f08:	4770      	bx	lr
 8004f0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f0e:	bfb8      	it	lt
 8004f10:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 8005084 <__ieee754_logf+0x1a8>
 8004f14:	485c      	ldr	r0, [pc, #368]	; (8005088 <__ieee754_logf+0x1ac>)
 8004f16:	bfbe      	ittt	lt
 8004f18:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8004f1c:	f06f 0118 	mvnlt.w	r1, #24
 8004f20:	ee17 3a90 	vmovlt	r3, s15
 8004f24:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8004f28:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004f2c:	4418      	add	r0, r3
 8004f2e:	bfa8      	it	ge
 8004f30:	2100      	movge	r1, #0
 8004f32:	3a7f      	subs	r2, #127	; 0x7f
 8004f34:	440a      	add	r2, r1
 8004f36:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 8004f3a:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8004f3e:	4319      	orrs	r1, r3
 8004f40:	ee00 1a10 	vmov	s0, r1
 8004f44:	4951      	ldr	r1, [pc, #324]	; (800508c <__ieee754_logf+0x1b0>)
 8004f46:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8004f4a:	f103 000f 	add.w	r0, r3, #15
 8004f4e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004f52:	4001      	ands	r1, r0
 8004f54:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004f58:	bb89      	cbnz	r1, 8004fbe <__ieee754_logf+0xe2>
 8004f5a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f62:	d10f      	bne.n	8004f84 <__ieee754_logf+0xa8>
 8004f64:	2a00      	cmp	r2, #0
 8004f66:	f000 8085 	beq.w	8005074 <__ieee754_logf+0x198>
 8004f6a:	ee07 2a90 	vmov	s15, r2
 8004f6e:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8005090 <__ieee754_logf+0x1b4>
 8004f72:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8005094 <__ieee754_logf+0x1b8>
 8004f76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f7a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004f7e:	eea7 0a87 	vfma.f32	s0, s15, s14
 8004f82:	4770      	bx	lr
 8004f84:	eddf 6a44 	vldr	s13, [pc, #272]	; 8005098 <__ieee754_logf+0x1bc>
 8004f88:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004f8c:	eee0 7a66 	vfms.f32	s15, s0, s13
 8004f90:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004f94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f98:	b912      	cbnz	r2, 8004fa0 <__ieee754_logf+0xc4>
 8004f9a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004f9e:	4770      	bx	lr
 8004fa0:	ee07 2a90 	vmov	s15, r2
 8004fa4:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8005090 <__ieee754_logf+0x1b4>
 8004fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fac:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8004fb0:	ee37 0a40 	vsub.f32	s0, s14, s0
 8004fb4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8005094 <__ieee754_logf+0x1b8>
 8004fb8:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8004fbc:	4770      	bx	lr
 8004fbe:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8004fc2:	ee70 7a27 	vadd.f32	s15, s0, s15
 8004fc6:	eddf 5a35 	vldr	s11, [pc, #212]	; 800509c <__ieee754_logf+0x1c0>
 8004fca:	eddf 4a35 	vldr	s9, [pc, #212]	; 80050a0 <__ieee754_logf+0x1c4>
 8004fce:	4935      	ldr	r1, [pc, #212]	; (80050a4 <__ieee754_logf+0x1c8>)
 8004fd0:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8004fd4:	4419      	add	r1, r3
 8004fd6:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8004fda:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004fde:	430b      	orrs	r3, r1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	ee07 2a90 	vmov	s15, r2
 8004fe6:	ee26 5a06 	vmul.f32	s10, s12, s12
 8004fea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fee:	ee25 7a05 	vmul.f32	s14, s10, s10
 8004ff2:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80050a8 <__ieee754_logf+0x1cc>
 8004ff6:	eee7 7a25 	vfma.f32	s15, s14, s11
 8004ffa:	eddf 5a2c 	vldr	s11, [pc, #176]	; 80050ac <__ieee754_logf+0x1d0>
 8004ffe:	eee7 5a87 	vfma.f32	s11, s15, s14
 8005002:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80050b0 <__ieee754_logf+0x1d4>
 8005006:	eee7 7a24 	vfma.f32	s15, s14, s9
 800500a:	eddf 4a2a 	vldr	s9, [pc, #168]	; 80050b4 <__ieee754_logf+0x1d8>
 800500e:	eee7 4a87 	vfma.f32	s9, s15, s14
 8005012:	eddf 7a29 	vldr	s15, [pc, #164]	; 80050b8 <__ieee754_logf+0x1dc>
 8005016:	eee4 7a87 	vfma.f32	s15, s9, s14
 800501a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800501e:	eee5 7a87 	vfma.f32	s15, s11, s14
 8005022:	dd1c      	ble.n	800505e <__ieee754_logf+0x182>
 8005024:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005028:	ee20 7a07 	vmul.f32	s14, s0, s14
 800502c:	ee27 7a00 	vmul.f32	s14, s14, s0
 8005030:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005034:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005038:	b922      	cbnz	r2, 8005044 <__ieee754_logf+0x168>
 800503a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800503e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005042:	4770      	bx	lr
 8005044:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8005090 <__ieee754_logf+0x1b4>
 8005048:	eee6 7a86 	vfma.f32	s15, s13, s12
 800504c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005050:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005054:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8005094 <__ieee754_logf+0x1b8>
 8005058:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800505c:	4770      	bx	lr
 800505e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005062:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005066:	2a00      	cmp	r2, #0
 8005068:	d0e9      	beq.n	800503e <__ieee754_logf+0x162>
 800506a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8005090 <__ieee754_logf+0x1b4>
 800506e:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8005072:	e7ed      	b.n	8005050 <__ieee754_logf+0x174>
 8005074:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8005080 <__ieee754_logf+0x1a4>
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	cc000000 	.word	0xcc000000
 8005080:	00000000 	.word	0x00000000
 8005084:	4c000000 	.word	0x4c000000
 8005088:	004afb20 	.word	0x004afb20
 800508c:	007ffff0 	.word	0x007ffff0
 8005090:	3717f7d1 	.word	0x3717f7d1
 8005094:	3f317180 	.word	0x3f317180
 8005098:	3eaaaaab 	.word	0x3eaaaaab
 800509c:	3e1cd04f 	.word	0x3e1cd04f
 80050a0:	3e178897 	.word	0x3e178897
 80050a4:	ffcf5c30 	.word	0xffcf5c30
 80050a8:	3e638e29 	.word	0x3e638e29
 80050ac:	3ecccccd 	.word	0x3ecccccd
 80050b0:	3e3a3325 	.word	0x3e3a3325
 80050b4:	3e924925 	.word	0x3e924925
 80050b8:	3f2aaaab 	.word	0x3f2aaaab

080050bc <_init>:
 80050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050be:	bf00      	nop
 80050c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050c2:	bc08      	pop	{r3}
 80050c4:	469e      	mov	lr, r3
 80050c6:	4770      	bx	lr

080050c8 <_fini>:
 80050c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ca:	bf00      	nop
 80050cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ce:	bc08      	pop	{r3}
 80050d0:	469e      	mov	lr, r3
 80050d2:	4770      	bx	lr
