Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  9 10:17:04 2022
| Host         : DESKTOP-0RQFACS running 64-bit major release  (build 9200)
| Command      : report_drc -file Blink_Maybe_drc_opted.rpt -pb Blink_Maybe_drc_opted.pb -rpx Blink_Maybe_drc_opted.rpx
| Design       : Blink_Maybe
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+------------------+------------+
| Rule      | Severity | Description      | Violations |
+-----------+----------+------------------+------------+
| REQP-1617 | Warning  | use_IOB_register | 1          |
+-----------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1617#1 Warning
use_IOB_register  
The FDRE cell blink_reg has IOB set to TRUE, but does not connect directly to an IO cell. Remove the constraint or ensure the FDRE is properly connected to an IO.
Related violations: <none>


