<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Xenomai: kernel/drivers/net/drivers/igb/e1000_82575.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="Xenomai"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Xenomai
   &#160;<span id="projectnumber">3.0.5</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,true,'search.php','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('e1000__82575_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">e1000_82575.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Intel(R) Gigabit Ethernet Linux driver</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright(c) 2007-2014 Intel Corporation.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * RTnet port   2009 Vladimir Zapolskiy &lt;vladimir.zapolskiy@siemens.com&gt;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This program is free software; you can redistribute it and/or modify it</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * under the terms and conditions of the GNU General Public License,</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * version 2, as published by the Free Software Foundation.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope it will be useful, but WITHOUT</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License along with</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this program; if not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * The full GNU General Public License is included in this distribution in</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * the file called &quot;COPYING&quot;.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Contact Information:</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#ifndef _E1000_82575_H_</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define _E1000_82575_H_</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keywordtype">void</span> igb_shutdown_serdes_link_82575(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keywordtype">void</span> igb_power_up_serdes_link_82575(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keywordtype">void</span> igb_power_down_phy_copper_82575(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keywordtype">void</span> igb_rx_fifo_flush_82575(<span class="keyword">struct</span> e1000_hw *hw);</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;s32 igb_read_i2c_byte(<span class="keyword">struct</span> e1000_hw *hw, u8 byte_offset, u8 dev_addr,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                      u8 *data);</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;s32 igb_write_i2c_byte(<span class="keyword">struct</span> e1000_hw *hw, u8 byte_offset, u8 dev_addr,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                       u8 data);</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define ID_LED_DEFAULT_82575_SERDES ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  8) | \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">                                     (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">                                     (ID_LED_OFF1_ON2))</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES_82575        16</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES_82576        24</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES_82580        24</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define E1000_RAR_ENTRIES_I350         32</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define E1000_SW_SYNCH_MB              0x00000100</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define E1000_STAT_DEV_RST_SET         0x00100000</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define E1000_CTRL_DEV_RST             0x20000000</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* SRRCTL bit definitions */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_BSIZEPKT_SHIFT                     10 </span><span class="comment">/* Shift _right_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT                 2  </span><span class="comment">/* Shift _left_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF                0x02000000</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS          0x0A000000</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_DROP_EN                            0x80000000</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define E1000_SRRCTL_TIMESTAMP                          0x40000000</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_4Q            0x00000002</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_VMDQ              0x00000003</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4_UDP       0x00400000</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define E1000_MRQC_ENABLE_VMDQ_RSS_2Q       0x00000005</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_UDP       0x00800000</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_UDP_EX    0x01000000</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define E1000_EICR_TX_QUEUE ( \</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">        E1000_EICR_TX_QUEUE0 |    \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">        E1000_EICR_TX_QUEUE1 |    \</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">        E1000_EICR_TX_QUEUE2 |    \</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">        E1000_EICR_TX_QUEUE3)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define E1000_EICR_RX_QUEUE ( \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">        E1000_EICR_RX_QUEUE0 |    \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">        E1000_EICR_RX_QUEUE1 |    \</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">        E1000_EICR_RX_QUEUE2 |    \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">        E1000_EICR_RX_QUEUE3)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define E1000_IMIREXT_SIZE_BP     0x00001000  </span><span class="comment">/* Packet size bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define E1000_IMIREXT_CTRL_BP     0x00080000  </span><span class="comment">/* Bypass check of ctrl bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* Receive Descriptor - Advanced */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">union </span>e1000_adv_rx_desc {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                __le64 pkt_addr;             <span class="comment">/* Packet buffer address */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                __le64 hdr_addr;             <span class="comment">/* Header buffer address */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        } read;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                <span class="keyword">struct </span>{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                        <span class="keyword">struct </span>{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                __le16 pkt_info;   <span class="comment">/* RSS type, Packet type */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                __le16 hdr_info;   <span class="comment">/* Split Head, buf len */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                        } lo_dword;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                        <span class="keyword">union </span>{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                __le32 rss;          <span class="comment">/* RSS Hash */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                <span class="keyword">struct </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                        __le16 ip_id;    <span class="comment">/* IP id */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                        __le16 csum;     <span class="comment">/* Packet Checksum */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                } csum_ip;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                        } hi_dword;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                } lower;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keyword">struct </span>{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                        __le32 status_error;     <span class="comment">/* ext status/error */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                        __le16 length;           <span class="comment">/* Packet length */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                        __le16 vlan;             <span class="comment">/* VLAN tag */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                } upper;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        } wb;  <span class="comment">/* writeback */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;};</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define E1000_RXDADV_HDRBUFLEN_MASK      0x7FE0</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define E1000_RXDADV_HDRBUFLEN_SHIFT     5</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define E1000_RXDADV_STAT_TS             0x10000 </span><span class="comment">/* Pkt was time stamped */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define E1000_RXDADV_STAT_TSIP           0x08000 </span><span class="comment">/* timestamp in packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Transmit Descriptor - Advanced */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">union </span>e1000_adv_tx_desc {</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                __le64 buffer_addr;    <span class="comment">/* Address of descriptor&#39;s data buf */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                __le32 cmd_type_len;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                __le32 olinfo_status;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        } read;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                __le64 rsvd;       <span class="comment">/* Reserved */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                __le32 nxtseq_seed;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                __le32 status;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        } wb;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Adv Transmit Descriptor Config Masks */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_MAC_TSTAMP   0x00080000 </span><span class="comment">/* IEEE1588 Timestamp packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DTYP_CTXT    0x00200000 </span><span class="comment">/* Advanced Context Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DTYP_DATA    0x00300000 </span><span class="comment">/* Advanced Data Descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_EOP     0x01000000 </span><span class="comment">/* End of Packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_IFCS    0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_RS      0x08000000 </span><span class="comment">/* Report Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_DEXT    0x20000000 </span><span class="comment">/* Descriptor extension (1=Adv) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_VLE     0x40000000 </span><span class="comment">/* VLAN pkt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_DCMD_TSE     0x80000000 </span><span class="comment">/* TCP Seg enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_PAYLEN_SHIFT    14 </span><span class="comment">/* Adv desc PAYLEN shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Context descriptors */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">struct </span>e1000_adv_tx_context_desc {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        __le32 vlan_macip_lens;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        __le32 seqnum_seed;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        __le32 type_tucmd_mlhl;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        __le32 mss_l4len_idx;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_MACLEN_SHIFT    9  </span><span class="comment">/* Adv ctxt desc mac len shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_TUCMD_IPV4    0x00000400  </span><span class="comment">/* IP Packet Type: 1=IPv4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_TUCMD_L4T_TCP 0x00000800  </span><span class="comment">/* L4 Packet TYPE of TCP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_TUCMD_L4T_SCTP 0x00001000 </span><span class="comment">/* L4 packet TYPE of SCTP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* IPSec Encrypt Enable for ESP */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_L4LEN_SHIFT     8  </span><span class="comment">/* Adv ctxt L4LEN shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define E1000_ADVTXD_MSS_SHIFT      16  </span><span class="comment">/* Adv ctxt MSS shift */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Adv ctxt IPSec SA IDX mask */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Adv ctxt IPSec ESP len mask */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Additional Transmit Descriptor Control definitions */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define E1000_TXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="comment">/* Enable specific Tx Queue */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* Tx Queue Arbitration Priority 0=low, 1=high */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Additional Receive Descriptor Control definitions */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define E1000_RXDCTL_QUEUE_ENABLE  0x02000000 </span><span class="comment">/* Enable specific Rx Queue */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Direct Cache Access (DCA) definitions */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define E1000_DCA_CTRL_DCA_MODE_DISABLE 0x01 </span><span class="comment">/* DCA Disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define E1000_DCA_CTRL_DCA_MODE_CB2     0x02 </span><span class="comment">/* DCA Mode CB2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Rx CPUID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Rx Desc enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_HEAD_DCA_EN (1 &lt;&lt; 6) </span><span class="comment">/* DCA Rx Desc header enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_DATA_DCA_EN (1 &lt;&lt; 7) </span><span class="comment">/* DCA Rx Desc payload enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_DESC_RRO_EN (1 &lt;&lt; 9) </span><span class="comment">/* DCA Rx rd Desc Relax Order */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_MASK 0x0000001F </span><span class="comment">/* Tx CPUID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="comment">/* DCA Tx Desc enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_DESC_RRO_EN (1 &lt;&lt; 9) </span><span class="comment">/* Tx rd Desc Relax Order */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_TX_WB_RO_EN (1 &lt;&lt; 11) </span><span class="comment">/* Tx Desc writeback RO bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_DATA_RRO_EN (1 &lt;&lt; 13) </span><span class="comment">/* Tx rd data Relax Order */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/* Additional DCA related definitions, note change in position of CPUID */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="comment">/* Tx CPUID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_MASK_82576 0xFF000000 </span><span class="comment">/* Rx CPUID Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define E1000_DCA_TXCTRL_CPUID_SHIFT 24 </span><span class="comment">/* Tx CPUID now in the last byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define E1000_DCA_RXCTRL_CPUID_SHIFT 24 </span><span class="comment">/* Rx CPUID now in the last byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* ETQF register bit definitions */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define E1000_ETQF_FILTER_ENABLE   (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define E1000_ETQF_1588            (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/* FTQF register bit definitions */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define E1000_FTQF_VF_BP               0x00008000</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define E1000_FTQF_1588_TIME_STAMP     0x08000000</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define E1000_FTQF_MASK                0xF0000000</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define E1000_FTQF_MASK_PROTO_BP       0x10000000</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define E1000_FTQF_MASK_SOURCE_PORT_BP 0x80000000</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define E1000_NVM_APME_82575          0x0400</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define MAX_NUM_VFS                   8</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define E1000_DTXSWC_MAC_SPOOF_MASK   0x000000FF </span><span class="comment">/* Per VF MAC spoof control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define E1000_DTXSWC_VLAN_SPOOF_MASK  0x0000FF00 </span><span class="comment">/* Per VF VLAN spoof control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define E1000_DTXSWC_LLE_MASK         0x00FF0000 </span><span class="comment">/* Per VF Local LB enables */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define E1000_DTXSWC_VLAN_SPOOF_SHIFT 8</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define E1000_DTXSWC_VMDQ_LOOPBACK_EN (1 &lt;&lt; 31)  </span><span class="comment">/* global VF LB enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* Easy defines for setting default pool, would normally be left a zero */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define E1000_VT_CTL_DEFAULT_POOL_SHIFT 7</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define E1000_VT_CTL_DEFAULT_POOL_MASK  (0x7 &lt;&lt; E1000_VT_CTL_DEFAULT_POOL_SHIFT)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Other useful VMD_CTL register defines */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define E1000_VT_CTL_IGNORE_MAC         (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define E1000_VT_CTL_DISABLE_DEF_POOL   (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define E1000_VT_CTL_VM_REPL_EN         (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* Per VM Offload register setup */</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define E1000_VMOLR_RLPML_MASK 0x00003FFF </span><span class="comment">/* Long Packet Maximum Length mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define E1000_VMOLR_LPE        0x00010000 </span><span class="comment">/* Accept Long packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define E1000_VMOLR_RSSE       0x00020000 </span><span class="comment">/* Enable RSS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define E1000_VMOLR_AUPE       0x01000000 </span><span class="comment">/* Accept untagged packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define E1000_VMOLR_ROMPE      0x02000000 </span><span class="comment">/* Accept overflow multicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define E1000_VMOLR_ROPE       0x04000000 </span><span class="comment">/* Accept overflow unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define E1000_VMOLR_BAM        0x08000000 </span><span class="comment">/* Accept Broadcast packets */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define E1000_VMOLR_MPME       0x10000000 </span><span class="comment">/* Multicast promiscuous mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define E1000_VMOLR_STRVLAN    0x40000000 </span><span class="comment">/* Vlan stripping enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define E1000_VMOLR_STRCRC     0x80000000 </span><span class="comment">/* CRC stripping enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define E1000_DVMOLR_HIDEVLAN  0x20000000 </span><span class="comment">/* Hide vlan enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define E1000_DVMOLR_STRVLAN   0x40000000 </span><span class="comment">/* Vlan stripping enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define E1000_DVMOLR_STRCRC    0x80000000 </span><span class="comment">/* CRC stripping enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define E1000_VLVF_ARRAY_SIZE     32</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define E1000_VLVF_VLANID_MASK    0x00000FFF</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define E1000_VLVF_POOLSEL_SHIFT  12</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define E1000_VLVF_POOLSEL_MASK   (0xFF &lt;&lt; E1000_VLVF_POOLSEL_SHIFT)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define E1000_VLVF_LVLAN          0x00100000</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define E1000_VLVF_VLANID_ENABLE  0x80000000</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define E1000_VMVIR_VLANA_DEFAULT      0x40000000 </span><span class="comment">/* Always use default VLAN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define E1000_VMVIR_VLANA_NEVER        0x80000000 </span><span class="comment">/* Never insert VLAN tag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define E1000_IOVCTL 0x05BBC</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define E1000_IOVCTL_REUSE_VFQ 0x00000001</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define E1000_RPLOLR_STRVLAN   0x40000000</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define E1000_RPLOLR_STRCRC    0x80000000</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define E1000_DTXCTL_8023LL     0x0004</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define E1000_DTXCTL_VLAN_ADDED 0x0008</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define E1000_DTXCTL_OOS_ENABLE 0x0010</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define E1000_DTXCTL_MDP_EN     0x0020</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define E1000_DTXCTL_SPOOF_INT  0x0040</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT    (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define ALL_QUEUES   0xFFFF</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* RX packet buffer size defines */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define E1000_RXPBS_SIZE_MASK_82576  0x0000007F</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">void</span> igb_vmdq_set_anti_spoofing_pf(<span class="keyword">struct</span> e1000_hw *, <span class="keywordtype">bool</span>, <span class="keywordtype">int</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keywordtype">void</span> igb_vmdq_set_loopback_pf(<span class="keyword">struct</span> e1000_hw *, <span class="keywordtype">bool</span>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">void</span> igb_vmdq_set_replication_pf(<span class="keyword">struct</span> e1000_hw *, <span class="keywordtype">bool</span>);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;u16 igb_rxpbs_adjust_82580(u32 data);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;s32 igb_read_emi_reg(<span class="keyword">struct</span> e1000_hw *, u16 addr, u16 *data);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;s32 igb_set_eee_i350(<span class="keyword">struct</span> e1000_hw *, <span class="keywordtype">bool</span> adv1G, <span class="keywordtype">bool</span> adv100M);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;s32 igb_set_eee_i354(<span class="keyword">struct</span> e1000_hw *, <span class="keywordtype">bool</span> adv1G, <span class="keywordtype">bool</span> adv100M);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;s32 igb_get_eee_status_i354(<span class="keyword">struct</span> e1000_hw *hw, <span class="keywordtype">bool</span> *status);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define E1000_I2C_THERMAL_SENSOR_ADDR   0xF8</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define E1000_EMC_INTERNAL_DATA         0x00</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define E1000_EMC_INTERNAL_THERM_LIMIT  0x20</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE1_DATA           0x01</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE1_THERM_LIMIT    0x19</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE2_DATA           0x23</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE2_THERM_LIMIT    0x1A</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE3_DATA           0x2A</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define E1000_EMC_DIODE3_THERM_LIMIT    0x30</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_0de1d64efa6df97eacc8f5b0f9da3e59.html">drivers</a></li><li class="navelem"><a class="el" href="dir_8faba7cfaeef8234fe60b782e3350bd8.html">net</a></li><li class="navelem"><a class="el" href="dir_b40c2ec8bd1b55402825a7a72dd0f8ab.html">drivers</a></li><li class="navelem"><a class="el" href="dir_e05d8f254b2b7a79618d6542c281e0db.html">igb</a></li><li class="navelem"><b>e1000_82575.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
