###############################################################
#  Generated by:      Cadence Encounter 11.10-p003_1
#  OS:                Linux x86_64(Host ID flip1.engr.oregonstate.edu)
#  Generated on:      Sun Jun  9 07:41:48 2013
#  Design:            sensor
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sensor_postRoute -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin shift_register_sm0/fifo_rd_reg/CLK 
Endpoint:   shift_register_sm0/fifo_rd_reg/RSTB (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                             (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.159
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |            Instance            |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                |           |         |       |  Time   |   Time   | 
     |--------------------------------+-----------+---------+-------+---------+----------| 
     |                                | reset_n ^ |         |       |   1.153 |    0.992 | 
     | shift_register_sm0/fifo_rd_reg | RSTB ^    | DFFARX1 | 0.006 |   1.159 |    0.998 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |            Instance            |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                |       |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------+-------+---------+----------| 
     |                                | clk ^ |         |       |   0.000 |    0.161 | 
     | shift_register_sm0/fifo_rd_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.161 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin shift_register_sm0/state_reg[1]/CLK 
Endpoint:   shift_register_sm0/state_reg[1]/RSTB (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.159
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                 |           |         |       |  Time   |   Time   | 
     |---------------------------------+-----------+---------+-------+---------+----------| 
     |                                 | reset_n ^ |         |       |   1.153 |    0.992 | 
     | shift_register_sm0/state_reg[1] | RSTB ^    | DFFARX1 | 0.006 |   1.159 |    0.998 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    0.161 | 
     | shift_register_sm0/state_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.161 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin mem_to_fifo_sm0/fifo_wr_reg/CLK 
Endpoint:   mem_to_fifo_sm0/fifo_wr_reg/RSTB (^) checked with  leading edge of 
'clk_mem'
Beginpoint: reset_n                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.159
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                             |           |         |       |  Time   |   Time   | 
     |-----------------------------+-----------+---------+-------+---------+----------| 
     |                             | reset_n ^ |         |       |   1.153 |    0.992 | 
     | mem_to_fifo_sm0/fifo_wr_reg | RSTB ^    | DFFARX1 | 0.006 |   1.159 |    0.998 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                             |           |         |       |  Time   |   Time   | 
     |-----------------------------+-----------+---------+-------+---------+----------| 
     |                             | clk_mem ^ |         |       |   0.000 |    0.161 | 
     | mem_to_fifo_sm0/fifo_wr_reg | CLK ^     | DFFARX1 | 0.000 |   0.000 |    0.161 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin counter_sm0/state_reg[1]/CLK 
Endpoint:   counter_sm0/state_reg[1]/RSTB (^) checked with  leading edge of 
'clk'
Beginpoint: reset_n                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.160
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                          |           |         |       |  Time   |   Time   | 
     |--------------------------+-----------+---------+-------+---------+----------| 
     |                          | reset_n ^ |         |       |   1.153 |    0.991 | 
     | counter_sm0/state_reg[1] | RSTB ^    | DFFARX1 | 0.007 |   1.160 |    0.998 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    0.162 | 
     | counter_sm0/state_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.162 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin counter_sm0/state_reg[2]/CLK 
Endpoint:   counter_sm0/state_reg[2]/RSTB (^) checked with  leading edge of 
'clk'
Beginpoint: reset_n                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.161
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                          |           |         |       |  Time   |   Time   | 
     |--------------------------+-----------+---------+-------+---------+----------| 
     |                          | reset_n ^ |         |       |   1.153 |    0.990 | 
     | counter_sm0/state_reg[2] | RSTB ^    | DFFARX1 | 0.008 |   1.161 |    0.998 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    0.163 | 
     | counter_sm0/state_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.163 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin shift_register0/out_reg/CLK 
Endpoint:   shift_register0/out_reg/RSTB (^) checked with  leading edge of 'clk'
Beginpoint: reset_n                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.162
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |        Instance         |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                         |           |         |       |  Time   |   Time   | 
     |-------------------------+-----------+---------+-------+---------+----------| 
     |                         | reset_n ^ |         |       |   1.153 |    0.989 | 
     | shift_register0/out_reg | RSTB ^    | DFFARX1 | 0.009 |   1.162 |    0.998 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |        Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                         |       |         |       |  Time   |   Time   | 
     |-------------------------+-------+---------+-------+---------+----------| 
     |                         | clk ^ |         |       |   0.000 |    0.164 | 
     | shift_register0/out_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.164 | 
     +------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin shift_register0/shiftnextbit_reg/CLK 
Endpoint:   shift_register0/shiftnextbit_reg/RSTB (^) checked with  leading 
edge of 'clk'
Beginpoint: reset_n                               (^) triggered by  leading 
edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.162
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                  |           |         |       |  Time   |   Time   | 
     |----------------------------------+-----------+---------+-------+---------+----------| 
     |                                  | reset_n ^ |         |       |   1.153 |    0.989 | 
     | shift_register0/shiftnextbit_reg | RSTB ^    | DFFARX1 | 0.009 |   1.162 |    0.998 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                  |       |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------+-------+---------+----------| 
     |                                  | clk ^ |         |       |   0.000 |    0.164 | 
     | shift_register0/shiftnextbit_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.164 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin shift_register0/shift_register_reg[0]/CLK 
Endpoint:   shift_register0/shift_register_reg[0]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.163
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.988 | 
     | shift_register0/shift_register_reg[0] | RSTB ^    | DFFARX1 | 0.010 |   1.163 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.165 | 
     | shift_register0/shift_register_reg[0] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.165 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin shift_register0/shift_register_reg[1]/CLK 
Endpoint:   shift_register0/shift_register_reg[1]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.164
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.987 | 
     | shift_register0/shift_register_reg[1] | RSTB ^    | DFFARX1 | 0.011 |   1.164 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.166 | 
     | shift_register0/shift_register_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.166 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin shift_register0/shift_register_reg[31]/CLK 
Endpoint:   shift_register0/shift_register_reg[31]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.165
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.986 | 
     | shift_register0/shift_register_reg[31] | RSTB ^    | DFFARX1 | 0.012 |   1.165 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.167 | 
     | shift_register0/shift_register_reg[31] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.167 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin shift_register0/shift_register_reg[30]/CLK 
Endpoint:   shift_register0/shift_register_reg[30]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.165
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.986 | 
     | shift_register0/shift_register_reg[30] | RSTB ^    | DFFARX1 | 0.012 |   1.165 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.167 | 
     | shift_register0/shift_register_reg[30] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.167 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin shift_register0/shift_register_reg[3]/CLK 
Endpoint:   shift_register0/shift_register_reg[3]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.166
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.984 | 
     | shift_register0/shift_register_reg[3] | RSTB ^    | DFFARX1 | 0.013 |   1.166 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.168 | 
     | shift_register0/shift_register_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.168 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin shift_register0/shift_register_reg[2]/CLK 
Endpoint:   shift_register0/shift_register_reg[2]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.167
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.984 | 
     | shift_register0/shift_register_reg[2] | RSTB ^    | DFFARX1 | 0.014 |   1.167 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.169 | 
     | shift_register0/shift_register_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.169 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin shift_register0/shift_register_reg[4]/CLK 
Endpoint:   shift_register0/shift_register_reg[4]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.167
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.984 | 
     | shift_register0/shift_register_reg[4] | RSTB ^    | DFFARX1 | 0.014 |   1.167 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.169 | 
     | shift_register0/shift_register_reg[4] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.169 | 
     +--------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin shift_register0/shift_register_reg[5]/CLK 
Endpoint:   shift_register0/shift_register_reg[5]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.168
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.983 | 
     | shift_register0/shift_register_reg[5] | RSTB ^    | DFFARX1 | 0.015 |   1.168 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.170 | 
     | shift_register0/shift_register_reg[5] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.170 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin shift_register0/shift_register_reg[7]/CLK 
Endpoint:   shift_register0/shift_register_reg[7]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.170
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.981 | 
     | shift_register0/shift_register_reg[7] | RSTB ^    | DFFARX1 | 0.017 |   1.170 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.172 | 
     | shift_register0/shift_register_reg[7] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin shift_register0/shift_register_reg[6]/CLK 
Endpoint:   shift_register0/shift_register_reg[6]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.170
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.981 | 
     | shift_register0/shift_register_reg[6] | RSTB ^    | DFFARX1 | 0.017 |   1.170 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.172 | 
     | shift_register0/shift_register_reg[6] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin shift_register0/shift_register_reg[8]/CLK 
Endpoint:   shift_register0/shift_register_reg[8]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.170
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.981 | 
     | shift_register0/shift_register_reg[8] | RSTB ^    | DFFARX1 | 0.017 |   1.170 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.172 | 
     | shift_register0/shift_register_reg[8] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin shift_register0/shift_register_reg[10]/CLK 
Endpoint:   shift_register0/shift_register_reg[10]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.171
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.979 | 
     | shift_register0/shift_register_reg[10] | RSTB ^    | DFFARX1 | 0.018 |   1.171 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.173 | 
     | shift_register0/shift_register_reg[10] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.173 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin shift_register0/shift_register_reg[9]/CLK 
Endpoint:   shift_register0/shift_register_reg[9]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                    (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.171
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                       |           |         |       |  Time   |   Time   | 
     |---------------------------------------+-----------+---------+-------+---------+----------| 
     |                                       | reset_n ^ |         |       |   1.153 |    0.979 | 
     | shift_register0/shift_register_reg[9] | RSTB ^    | DFFARX1 | 0.018 |   1.171 |    0.998 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    0.173 | 
     | shift_register0/shift_register_reg[9] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.173 | 
     +--------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin shift_register0/shift_register_reg[11]/CLK 
Endpoint:   shift_register0/shift_register_reg[11]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.172
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.979 | 
     | shift_register0/shift_register_reg[11] | RSTB ^    | DFFARX1 | 0.019 |   1.172 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.174 | 
     | shift_register0/shift_register_reg[11] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.174 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin shift_register0/shift_register_reg[29]/CLK 
Endpoint:   shift_register0/shift_register_reg[29]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.172
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.979 | 
     | shift_register0/shift_register_reg[29] | RSTB ^    | DFFARX1 | 0.019 |   1.172 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.174 | 
     | shift_register0/shift_register_reg[29] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.174 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin shift_register0/shift_register_reg[27]/CLK 
Endpoint:   shift_register0/shift_register_reg[27]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.174
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.977 | 
     | shift_register0/shift_register_reg[27] | RSTB ^    | DFFARX1 | 0.021 |   1.174 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.176 | 
     | shift_register0/shift_register_reg[27] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin shift_register0/shift_register_reg[28]/CLK 
Endpoint:   shift_register0/shift_register_reg[28]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.174
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.977 | 
     | shift_register0/shift_register_reg[28] | RSTB ^    | DFFARX1 | 0.021 |   1.174 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.176 | 
     | shift_register0/shift_register_reg[28] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin shift_register0/shift_register_reg[26]/CLK 
Endpoint:   shift_register0/shift_register_reg[26]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.174
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.976 | 
     | shift_register0/shift_register_reg[26] | RSTB ^    | DFFARX1 | 0.021 |   1.174 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.176 | 
     | shift_register0/shift_register_reg[26] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.176 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin shift_register0/shift_register_reg[25]/CLK 
Endpoint:   shift_register0/shift_register_reg[25]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.175
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.976 | 
     | shift_register0/shift_register_reg[25] | RSTB ^    | DFFARX1 | 0.022 |   1.175 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.177 | 
     | shift_register0/shift_register_reg[25] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin shift_register0/shift_register_reg[24]/CLK 
Endpoint:   shift_register0/shift_register_reg[24]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.175
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.976 | 
     | shift_register0/shift_register_reg[24] | RSTB ^    | DFFARX1 | 0.022 |   1.175 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.177 | 
     | shift_register0/shift_register_reg[24] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin shift_register0/shift_register_reg[12]/CLK 
Endpoint:   shift_register0/shift_register_reg[12]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.175
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.976 | 
     | shift_register0/shift_register_reg[12] | RSTB ^    | DFFARX1 | 0.022 |   1.175 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.177 | 
     | shift_register0/shift_register_reg[12] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin shift_register0/shift_register_reg[13]/CLK 
Endpoint:   shift_register0/shift_register_reg[13]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.175
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.976 | 
     | shift_register0/shift_register_reg[13] | RSTB ^    | DFFARX1 | 0.022 |   1.175 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.177 | 
     | shift_register0/shift_register_reg[13] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.177 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin shift_register0/shift_register_reg[14]/CLK 
Endpoint:   shift_register0/shift_register_reg[14]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.176
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.975 | 
     | shift_register0/shift_register_reg[14] | RSTB ^    | DFFARX1 | 0.023 |   1.176 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.178 | 
     | shift_register0/shift_register_reg[14] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.178 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin shift_register0/shift_register_reg[15]/CLK 
Endpoint:   shift_register0/shift_register_reg[15]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.176
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.975 | 
     | shift_register0/shift_register_reg[15] | RSTB ^    | DFFARX1 | 0.023 |   1.176 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.178 | 
     | shift_register0/shift_register_reg[15] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.178 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin shift_register0/shift_register_reg[23]/CLK 
Endpoint:   shift_register0/shift_register_reg[23]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.176
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.975 | 
     | shift_register0/shift_register_reg[23] | RSTB ^    | DFFARX1 | 0.023 |   1.176 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.178 | 
     | shift_register0/shift_register_reg[23] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.178 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin shift_register0/shift_register_reg[16]/CLK 
Endpoint:   shift_register0/shift_register_reg[16]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.177
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.974 | 
     | shift_register0/shift_register_reg[16] | RSTB ^    | DFFARX1 | 0.024 |   1.177 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.179 | 
     | shift_register0/shift_register_reg[16] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.179 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin shift_register0/shift_register_reg[20]/CLK 
Endpoint:   shift_register0/shift_register_reg[20]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[20] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.179 | 
     | shift_register0/shift_register_reg[20] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.179 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin shift_register0/shift_register_reg[19]/CLK 
Endpoint:   shift_register0/shift_register_reg[19]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[19] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.179 | 
     | shift_register0/shift_register_reg[19] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.179 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin mem_to_fifo_sm0/state_reg[2]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[2]/RSTB (^) checked with  leading edge of 
'clk_mem'
Beginpoint: reset_n                           (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | reset_n ^ |         |       |   1.153 |    0.973 | 
     | mem_to_fifo_sm0/state_reg[2] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    0.180 | 
     | mem_to_fifo_sm0/state_reg[2] | CLK ^     | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin shift_register0/shift_register_reg[22]/CLK 
Endpoint:   shift_register0/shift_register_reg[22]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[22] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register0/shift_register_reg[22] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin shift_register0/shift_register_reg[21]/CLK 
Endpoint:   shift_register0/shift_register_reg[21]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[21] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register0/shift_register_reg[21] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin shift_register0/shift_register_reg[17]/CLK 
Endpoint:   shift_register0/shift_register_reg[17]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[17] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register0/shift_register_reg[17] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin mem_to_fifo_sm0/state_reg[1]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[1]/RSTB (^) checked with  leading edge of 
'clk_mem'
Beginpoint: reset_n                           (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | reset_n ^ |         |       |   1.153 |    0.973 | 
     | mem_to_fifo_sm0/state_reg[1] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    0.180 | 
     | mem_to_fifo_sm0/state_reg[1] | CLK ^     | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin shift_register_sm0/state_reg[2]/CLK 
Endpoint:   shift_register_sm0/state_reg[2]/RSTB (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                 |           |         |       |  Time   |   Time   | 
     |---------------------------------+-----------+---------+-------+---------+----------| 
     |                                 | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register_sm0/state_reg[2] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register_sm0/state_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin shift_register0/shift_register_reg[18]/CLK 
Endpoint:   shift_register0/shift_register_reg[18]/RSTB (^) checked with  
leading edge of 'clk'
Beginpoint: reset_n                                     (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                        |           |         |       |  Time   |   Time   | 
     |----------------------------------------+-----------+---------+-------+---------+----------| 
     |                                        | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register0/shift_register_reg[18] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |                Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                        |       |         |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------+-------+---------+----------| 
     |                                        | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register0/shift_register_reg[18] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin shift_register_sm0/state_reg[3]/CLK 
Endpoint:   shift_register_sm0/state_reg[3]/RSTB (^) checked with  leading edge 
of 'clk'
Beginpoint: reset_n                              (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Removal                       0.978
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                 0.998
  Arrival Time                  1.178
  Slack Time                    0.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   1.153
     = Beginpoint Arrival Time            1.153
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                                 |           |         |       |  Time   |   Time   | 
     |---------------------------------+-----------+---------+-------+---------+----------| 
     |                                 | reset_n ^ |         |       |   1.153 |    0.973 | 
     | shift_register_sm0/state_reg[3] | RSTB ^    | DFFARX1 | 0.025 |   1.178 |    0.998 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |            Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                 |       |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------+-------+---------+----------| 
     |                                 | clk ^ |         |       |   0.000 |    0.180 | 
     | shift_register_sm0/state_reg[3] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    0.180 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin mem_to_fifo_sm0/state_reg[0]/CLK 
Endpoint:   mem_to_fifo_sm0/state_reg[0]/D  (v) checked with  leading edge of 
'clk_mem'
Beginpoint: mem_to_fifo_sm0/state_reg[2]/QN (v) triggered by  leading edge of 
'clk_mem'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.131
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.111
  Arrival Time                  0.926
  Slack Time                    1.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                              |               |         |       |  Time   |   Time   | 
     |------------------------------+---------------+---------+-------+---------+----------| 
     |                              | clk_mem ^     |         |       |   0.000 |   -1.037 | 
     | mem_to_fifo_sm0/state_reg[2] | CLK ^ -> QN v | DFFARX1 | 0.569 |   0.569 |   -0.468 | 
     | U280                         | IN1 v -> QN ^ | NAND3X0 | 0.193 |   0.762 |   -0.275 | 
     | U269                         | IN1 ^ -> QN v | NAND4X0 | 0.165 |   0.926 |   -0.111 | 
     | mem_to_fifo_sm0/state_reg[0] | D v           | DFFASX1 | 0.000 |   0.926 |   -0.111 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |           Instance           |    Arc    |  Cell   | Delay | Arrival | Required | 
     |                              |           |         |       |  Time   |   Time   | 
     |------------------------------+-----------+---------+-------+---------+----------| 
     |                              | clk_mem ^ |         |       |   0.000 |    1.037 | 
     | mem_to_fifo_sm0/state_reg[0] | CLK ^     | DFFASX1 | 0.000 |   0.000 |    1.037 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin counter_sm0/state_reg[1]/CLK 
Endpoint:   counter_sm0/state_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: sensor                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.227
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.207
  Arrival Time                  0.865
  Slack Time                    1.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |               |         |       |  Time   |   Time   | 
     |--------------------------+---------------+---------+-------+---------+----------| 
     |                          | sensor v      |         |       |   0.058 |   -1.014 | 
     | U282                     | IN v -> QN ^  | INVX0   | 0.146 |   0.204 |   -0.868 | 
     | U98                      | IN1 ^ -> QN v | NAND2X0 | 0.164 |   0.368 |   -0.704 | 
     | U97                      | IN3 v -> QN ^ | NAND4X0 | 0.200 |   0.568 |   -0.504 | 
     | U217                     | IN4 ^ -> Q ^  | AO22X1  | 0.297 |   0.865 |   -0.207 | 
     | counter_sm0/state_reg[1] | D ^           | DFFARX1 | 0.000 |   0.865 |   -0.207 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.072 | 
     | counter_sm0/state_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.072 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin counter_sm0/state_reg[0]/CLK 
Endpoint:   counter_sm0/state_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: sensor                     (v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.220
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.200
  Arrival Time                  0.874
  Slack Time                    1.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.058
     = Beginpoint Arrival Time            0.058
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |               |         |       |  Time   |   Time   | 
     |--------------------------+---------------+---------+-------+---------+----------| 
     |                          | sensor v      |         |       |   0.058 |   -1.017 | 
     | U267                     | IN1 v -> QN ^ | NAND2X0 | 0.142 |   0.200 |   -0.875 | 
     | U254                     | IN4 ^ -> Q ^  | AO22X1  | 0.294 |   0.494 |   -0.580 | 
     | U253                     | IN2 ^ -> Q ^  | AO22X1  | 0.380 |   0.874 |   -0.200 | 
     | counter_sm0/state_reg[0] | D ^           | DFFASX1 | 0.000 |   0.874 |   -0.200 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.074 | 
     | counter_sm0/state_reg[0] | CLK ^ | DFFASX1 | 0.000 |   0.000 |    1.074 | 
     +-------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin counter_sm0/state_reg[2]/CLK 
Endpoint:   counter_sm0/state_reg[2]/D  (v) checked with  leading edge of 'clk'
Beginpoint: counter_sm0/state_reg[2]/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.151
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.131
  Arrival Time                  0.968
  Slack Time                    1.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Instance         |      Arc      |  Cell   | Delay | Arrival | Required | 
     |                          |               |         |       |  Time   |   Time   | 
     |--------------------------+---------------+---------+-------+---------+----------| 
     |                          | clk ^         |         |       |   0.000 |   -1.099 | 
     | counter_sm0/state_reg[2] | CLK ^ -> QN v | DFFARX1 | 0.536 |   0.536 |   -0.563 | 
     | U231                     | IN2 v -> QN ^ | NAND3X0 | 0.236 |   0.772 |   -0.327 | 
     | U234                     | IN3 ^ -> QN v | NAND3X0 | 0.196 |   0.968 |   -0.131 | 
     | counter_sm0/state_reg[2] | D v           | DFFARX1 | 0.000 |   0.968 |   -0.131 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |         Instance         |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                          |       |         |       |  Time   |   Time   | 
     |--------------------------+-------+---------+-------+---------+----------| 
     |                          | clk ^ |         |       |   0.000 |    1.099 | 
     | counter_sm0/state_reg[2] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.099 | 
     +-------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin shift_register0/shiftnextbit_reg/CLK 
Endpoint:   shift_register0/shiftnextbit_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: shift_register_sm0/load_sr_reg/QN  (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.230
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.211
  Arrival Time                  0.962
  Slack Time                    1.172
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |   Cell   | Delay | Arrival | Required | 
     |                                  |               |          |       |  Time   |   Time   | 
     |----------------------------------+---------------+----------+-------+---------+----------| 
     |                                  | clk ^         |          |       |   0.000 |   -1.172 | 
     | shift_register_sm0/load_sr_reg   | CLK ^ -> QN ^ | DFFSSRX1 | 0.585 |   0.585 |   -0.587 | 
     | U259                             | IN2 ^ -> Q ^  | AO22X1   | 0.376 |   0.962 |   -0.211 | 
     | shift_register0/shiftnextbit_reg | D ^           | DFFARX1  | 0.000 |   0.962 |   -0.211 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |             Instance             |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                  |       |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------+-------+---------+----------| 
     |                                  | clk ^ |         |       |   0.000 |    1.172 | 
     | shift_register0/shiftnextbit_reg | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.172 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin shift_register0/shift_register_reg[0]/CLK 
Endpoint:   shift_register0/shift_register_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[0]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.213
  Arrival Time                  0.966
  Slack Time                    1.179
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.179 | 
     | shift_register_sm0/data_out_reg[0]    | CLK ^ -> Q ^ | DFFX1   | 0.695 |   0.695 |   -0.484 | 
     | U126                                  | IN5 ^ -> Q ^ | AO222X1 | 0.271 |   0.966 |   -0.213 | 
     | shift_register0/shift_register_reg[0] | D ^          | DFFARX1 | 0.000 |   0.966 |   -0.213 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.179 | 
     | shift_register0/shift_register_reg[0] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.179 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin shift_register0/shift_register_reg[1]/CLK 
Endpoint:   shift_register0/shift_register_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: shift_register_sm0/data_out_reg[1]/Q    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Analysis View: my_analysis_view_hold
Other End Arrival Time          0.000
+ Hold                         -0.233
+ Phase Shift                   0.000
+ Uncertainty                   0.020
= Required Time                -0.213
  Arrival Time                  0.966
  Slack Time                    1.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                       |              |         |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+---------+----------| 
     |                                       | clk ^        |         |       |   0.000 |   -1.180 | 
     | shift_register_sm0/data_out_reg[1]    | CLK ^ -> Q ^ | DFFX1   | 0.694 |   0.694 |   -0.485 | 
     | U139                                  | IN5 ^ -> Q ^ | AO222X1 | 0.272 |   0.966 |   -0.213 | 
     | shift_register0/shift_register_reg[1] | D ^          | DFFARX1 | 0.000 |   0.966 |   -0.213 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |               Instance                |  Arc  |  Cell   | Delay | Arrival | Required | 
     |                                       |       |         |       |  Time   |   Time   | 
     |---------------------------------------+-------+---------+-------+---------+----------| 
     |                                       | clk ^ |         |       |   0.000 |    1.180 | 
     | shift_register0/shift_register_reg[1] | CLK ^ | DFFARX1 | 0.000 |   0.000 |    1.180 | 
     +--------------------------------------------------------------------------------------+ 

