.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__DM__MASK, 0x07
.set LED__0__DM__SHIFT, 0
.set LED__0__DR, CYREG_PRT0_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set LED__0__HSIOM_MASK, 0x0000000F
.set LED__0__HSIOM_SHIFT, 0
.set LED__0__INTCFG, CYREG_PRT0_INTCFG
.set LED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set LED__0__MASK, 0x01
.set LED__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set LED__0__OUT_SEL_SHIFT, 0
.set LED__0__OUT_SEL_VAL, 0
.set LED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__0__PC, CYREG_PRT0_PC
.set LED__0__PC2, CYREG_PRT0_PC2
.set LED__0__PORT, 0
.set LED__0__PS, CYREG_PRT0_PS
.set LED__0__SHIFT, 0
.set LED__DR, CYREG_PRT0_DR
.set LED__INTCFG, CYREG_PRT0_INTCFG
.set LED__INTSTAT, CYREG_PRT0_INTSTAT
.set LED__MASK, 0x01
.set LED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set LED__PC, CYREG_PRT0_PC
.set LED__PC2, CYREG_PRT0_PC2
.set LED__PORT, 0
.set LED__PS, CYREG_PRT0_PS
.set LED__SHIFT, 0

/* PWM_cy_m0s8_tcpwm_1 */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* CapSense_Cmod */
.set CapSense_Cmod__0__DM__MASK, 0x1C0
.set CapSense_Cmod__0__DM__SHIFT, 6
.set CapSense_Cmod__0__DR, CYREG_PRT4_DR
.set CapSense_Cmod__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_Cmod__0__HSIOM_MASK, 0x00000F00
.set CapSense_Cmod__0__HSIOM_SHIFT, 8
.set CapSense_Cmod__0__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_Cmod__0__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_Cmod__0__MASK, 0x04
.set CapSense_Cmod__0__PC, CYREG_PRT4_PC
.set CapSense_Cmod__0__PC2, CYREG_PRT4_PC2
.set CapSense_Cmod__0__PORT, 4
.set CapSense_Cmod__0__PS, CYREG_PRT4_PS
.set CapSense_Cmod__0__SHIFT, 2
.set CapSense_Cmod__DR, CYREG_PRT4_DR
.set CapSense_Cmod__INTCFG, CYREG_PRT4_INTCFG
.set CapSense_Cmod__INTSTAT, CYREG_PRT4_INTSTAT
.set CapSense_Cmod__MASK, 0x04
.set CapSense_Cmod__PC, CYREG_PRT4_PC
.set CapSense_Cmod__PC2, CYREG_PRT4_PC2
.set CapSense_Cmod__PORT, 4
.set CapSense_Cmod__PS, CYREG_PRT4_PS
.set CapSense_Cmod__SHIFT, 2

/* CapSense_CSD */
.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD__CSD_COUNTER, CYREG_CSD_COUNTER
.set CapSense_CSD__CSD_ID, CYREG_CSD_ID
.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD__CSD_NUMBER, 0
.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS

/* CapSense_IDACComp_cy_psoc4_idac */
.set CapSense_IDACComp_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDACComp_cy_psoc4_idac__CSD_IDAC_SHIFT, 16
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM1_SHIFT, 4
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDACComp_cy_psoc4_idac__CSD_TRIM2_SHIFT, 4
.set CapSense_IDACComp_cy_psoc4_idac__IDAC_NUMBER, 2
.set CapSense_IDACComp_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDACComp_cy_psoc4_idac__POLARITY_SHIFT, 17

/* CapSense_IDACMod_cy_psoc4_idac */
.set CapSense_IDACMod_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set CapSense_IDACMod_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set CapSense_IDACMod_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set CapSense_IDACMod_cy_psoc4_idac__IDAC_NUMBER, 1
.set CapSense_IDACMod_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set CapSense_IDACMod_cy_psoc4_idac__POLARITY_SHIFT, 16

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set CapSense_ISR__INTC_MASK, 0x8000
.set CapSense_ISR__INTC_NUMBER, 15
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC0000000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* CapSense_ModClk */
.set CapSense_ModClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_ModClk__ENABLE, CYREG_CLK_DIVIDER_A00
.set CapSense_ModClk__ENABLE_MASK, 0x80000000
.set CapSense_ModClk__MASK, 0x80000000
.set CapSense_ModClk__REGISTER, CYREG_CLK_DIVIDER_A00

/* CapSense_Sns */
.set CapSense_Sns__0__DM__MASK, 0x38
.set CapSense_Sns__0__DM__SHIFT, 3
.set CapSense_Sns__0__DR, CYREG_PRT1_DR
.set CapSense_Sns__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__0__HSIOM_MASK, 0x000000F0
.set CapSense_Sns__0__HSIOM_SHIFT, 4
.set CapSense_Sns__0__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__0__MASK, 0x02
.set CapSense_Sns__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__0__PC, CYREG_PRT1_PC
.set CapSense_Sns__0__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__0__PORT, 1
.set CapSense_Sns__0__PS, CYREG_PRT1_PS
.set CapSense_Sns__0__SHIFT, 1
.set CapSense_Sns__1__DM__MASK, 0x1C0
.set CapSense_Sns__1__DM__SHIFT, 6
.set CapSense_Sns__1__DR, CYREG_PRT1_DR
.set CapSense_Sns__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__1__HSIOM_MASK, 0x00000F00
.set CapSense_Sns__1__HSIOM_SHIFT, 8
.set CapSense_Sns__1__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__1__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__1__MASK, 0x04
.set CapSense_Sns__1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__1__PC, CYREG_PRT1_PC
.set CapSense_Sns__1__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__1__PORT, 1
.set CapSense_Sns__1__PS, CYREG_PRT1_PS
.set CapSense_Sns__1__SHIFT, 2
.set CapSense_Sns__2__DM__MASK, 0xE00
.set CapSense_Sns__2__DM__SHIFT, 9
.set CapSense_Sns__2__DR, CYREG_PRT1_DR
.set CapSense_Sns__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__2__HSIOM_MASK, 0x0000F000
.set CapSense_Sns__2__HSIOM_SHIFT, 12
.set CapSense_Sns__2__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__2__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__2__MASK, 0x08
.set CapSense_Sns__2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__2__PC, CYREG_PRT1_PC
.set CapSense_Sns__2__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__2__PORT, 1
.set CapSense_Sns__2__PS, CYREG_PRT1_PS
.set CapSense_Sns__2__SHIFT, 3
.set CapSense_Sns__3__DM__MASK, 0x7000
.set CapSense_Sns__3__DM__SHIFT, 12
.set CapSense_Sns__3__DR, CYREG_PRT1_DR
.set CapSense_Sns__3__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__3__HSIOM_MASK, 0x000F0000
.set CapSense_Sns__3__HSIOM_SHIFT, 16
.set CapSense_Sns__3__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__3__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__3__MASK, 0x10
.set CapSense_Sns__3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__3__PC, CYREG_PRT1_PC
.set CapSense_Sns__3__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__3__PORT, 1
.set CapSense_Sns__3__PS, CYREG_PRT1_PS
.set CapSense_Sns__3__SHIFT, 4
.set CapSense_Sns__4__DM__MASK, 0x38000
.set CapSense_Sns__4__DM__SHIFT, 15
.set CapSense_Sns__4__DR, CYREG_PRT1_DR
.set CapSense_Sns__4__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Sns__4__HSIOM_MASK, 0x00F00000
.set CapSense_Sns__4__HSIOM_SHIFT, 20
.set CapSense_Sns__4__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__4__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__4__MASK, 0x20
.set CapSense_Sns__4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__4__PC, CYREG_PRT1_PC
.set CapSense_Sns__4__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__4__PORT, 1
.set CapSense_Sns__4__PS, CYREG_PRT1_PS
.set CapSense_Sns__4__SHIFT, 5
.set CapSense_Sns__DR, CYREG_PRT1_DR
.set CapSense_Sns__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns0__DM__MASK, 0x38
.set CapSense_Sns__LinearSlider0_Sns0__DM__SHIFT, 3
.set CapSense_Sns__LinearSlider0_Sns0__DR, CYREG_PRT1_DR
.set CapSense_Sns__LinearSlider0_Sns0__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__LinearSlider0_Sns0__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns0__MASK, 0x02
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__LinearSlider0_Sns0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__LinearSlider0_Sns0__PC, CYREG_PRT1_PC
.set CapSense_Sns__LinearSlider0_Sns0__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__LinearSlider0_Sns0__PORT, 1
.set CapSense_Sns__LinearSlider0_Sns0__PS, CYREG_PRT1_PS
.set CapSense_Sns__LinearSlider0_Sns0__SHIFT, 1
.set CapSense_Sns__LinearSlider0_Sns1__DM__MASK, 0x1C0
.set CapSense_Sns__LinearSlider0_Sns1__DM__SHIFT, 6
.set CapSense_Sns__LinearSlider0_Sns1__DR, CYREG_PRT1_DR
.set CapSense_Sns__LinearSlider0_Sns1__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__LinearSlider0_Sns1__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns1__MASK, 0x04
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__LinearSlider0_Sns1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__LinearSlider0_Sns1__PC, CYREG_PRT1_PC
.set CapSense_Sns__LinearSlider0_Sns1__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__LinearSlider0_Sns1__PORT, 1
.set CapSense_Sns__LinearSlider0_Sns1__PS, CYREG_PRT1_PS
.set CapSense_Sns__LinearSlider0_Sns1__SHIFT, 2
.set CapSense_Sns__LinearSlider0_Sns2__DM__MASK, 0xE00
.set CapSense_Sns__LinearSlider0_Sns2__DM__SHIFT, 9
.set CapSense_Sns__LinearSlider0_Sns2__DR, CYREG_PRT1_DR
.set CapSense_Sns__LinearSlider0_Sns2__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__LinearSlider0_Sns2__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns2__MASK, 0x08
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__LinearSlider0_Sns2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__LinearSlider0_Sns2__PC, CYREG_PRT1_PC
.set CapSense_Sns__LinearSlider0_Sns2__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__LinearSlider0_Sns2__PORT, 1
.set CapSense_Sns__LinearSlider0_Sns2__PS, CYREG_PRT1_PS
.set CapSense_Sns__LinearSlider0_Sns2__SHIFT, 3
.set CapSense_Sns__LinearSlider0_Sns3__DM__MASK, 0x7000
.set CapSense_Sns__LinearSlider0_Sns3__DM__SHIFT, 12
.set CapSense_Sns__LinearSlider0_Sns3__DR, CYREG_PRT1_DR
.set CapSense_Sns__LinearSlider0_Sns3__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__LinearSlider0_Sns3__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns3__MASK, 0x10
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__LinearSlider0_Sns3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__LinearSlider0_Sns3__PC, CYREG_PRT1_PC
.set CapSense_Sns__LinearSlider0_Sns3__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__LinearSlider0_Sns3__PORT, 1
.set CapSense_Sns__LinearSlider0_Sns3__PS, CYREG_PRT1_PS
.set CapSense_Sns__LinearSlider0_Sns3__SHIFT, 4
.set CapSense_Sns__LinearSlider0_Sns4__DM__MASK, 0x38000
.set CapSense_Sns__LinearSlider0_Sns4__DM__SHIFT, 15
.set CapSense_Sns__LinearSlider0_Sns4__DR, CYREG_PRT1_DR
.set CapSense_Sns__LinearSlider0_Sns4__INTCFG, CYREG_PRT1_INTCFG
.set CapSense_Sns__LinearSlider0_Sns4__INTSTAT, CYREG_PRT1_INTSTAT
.set CapSense_Sns__LinearSlider0_Sns4__MASK, 0x20
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__LinearSlider0_Sns4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__LinearSlider0_Sns4__PC, CYREG_PRT1_PC
.set CapSense_Sns__LinearSlider0_Sns4__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__LinearSlider0_Sns4__PORT, 1
.set CapSense_Sns__LinearSlider0_Sns4__PS, CYREG_PRT1_PS
.set CapSense_Sns__LinearSlider0_Sns4__SHIFT, 5
.set CapSense_Sns__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CapSense_Sns__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CapSense_Sns__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CapSense_Sns__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CapSense_Sns__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CapSense_Sns__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CapSense_Sns__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CapSense_Sns__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CapSense_Sns__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CapSense_Sns__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CapSense_Sns__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CapSense_Sns__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CapSense_Sns__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CapSense_Sns__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CapSense_Sns__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CapSense_Sns__PC, CYREG_PRT1_PC
.set CapSense_Sns__PC2, CYREG_PRT1_PC2
.set CapSense_Sns__PORT, 1
.set CapSense_Sns__PS, CYREG_PRT1_PS

/* CapSense_SnsClk */
.set CapSense_SnsClk__DIVIDER_MASK, 0x0000FFFF
.set CapSense_SnsClk__ENABLE, CYREG_CLK_DIVIDER_B00
.set CapSense_SnsClk__ENABLE_MASK, 0x80000000
.set CapSense_SnsClk__MASK, 0x80000000
.set CapSense_SnsClk__REGISTER, CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
