#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Dec 29 16:22:15 2014
# Process ID: 4396
# Log file: C:/Users/Lenovo/Desktop/linangame7/linan_game/vivado.log
# Journal file: C:/Users/Lenovo/Desktop/linangame7/linan_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Lenovo\Desktop\linangame7\linan_game\project_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 16:22:42 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-4396-stu49c86b/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1523.957 ; gain = 410.918
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1658.023 ; gain = 751.523
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1757.855 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 16:24:26 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1757.855 ; gain = 0.000
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274505387A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274505387A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.027 ; gain = 79.172
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 16:35:18 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 16:35:18 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.766 ; gain = 7.738
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 16:42:42 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-4396-stu49c86b/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1844.766 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1844.766 ; gain = 0.000
startgroup
set_property package_pin L1 [get_ports {an[6]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {an[7]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {an[7]}]]
set_property iostandard LVCMOS33 [get_ports [list {an[6]}]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1844.766 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 16:44:34 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.316 ; gain = 56.551
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 16:53:39 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 16:55:14 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 16:55:14 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.316 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 17:07:16 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 17:07:16 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.316 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 17:16:36 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 17:17:57 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 17:17:57 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.316 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 17:28:06 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 17:33:16 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 17:33:16 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1901.316 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 29 17:38:28 2014...
