

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_167_1_VITIS_LOOP_168_2'
================================================================
* Date:           Wed Sep  6 08:23:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.940 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_167_1_VITIS_LOOP_168_2  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v88 = alloca i32 1"   --->   Operation 5 'alloca' 'v88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v87 = alloca i32 1"   --->   Operation 6 'alloca' 'v87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten42"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v87"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %v88"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i29"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i10 %indvar_flatten42" [bert_layer.cpp:167]   --->   Operation 12 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.77ns)   --->   "%icmp_ln167 = icmp_eq  i10 %indvar_flatten42_load, i10 768" [bert_layer.cpp:167]   --->   Operation 13 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln167_1 = add i10 %indvar_flatten42_load, i10 1" [bert_layer.cpp:167]   --->   Operation 14 'add' 'add_ln167_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc15.i32, void %for.end17.i33.exitStub" [bert_layer.cpp:167]   --->   Operation 15 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v88_load = load i7 %v88" [bert_layer.cpp:168]   --->   Operation 16 'load' 'v88_load' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v87_load = load i4 %v87" [bert_layer.cpp:167]   --->   Operation 17 'load' 'v87_load' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln167 = add i4 %v87_load, i4 1" [bert_layer.cpp:167]   --->   Operation 18 'add' 'add_ln167' <Predicate = (!icmp_ln167)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.48ns)   --->   "%icmp_ln168 = icmp_eq  i7 %v88_load, i7 64" [bert_layer.cpp:168]   --->   Operation 19 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.99ns)   --->   "%select_ln167 = select i1 %icmp_ln168, i7 0, i7 %v88_load" [bert_layer.cpp:167]   --->   Operation 20 'select' 'select_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln167_1 = select i1 %icmp_ln168, i4 %add_ln167, i4 %v87_load" [bert_layer.cpp:167]   --->   Operation 21 'select' 'select_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast18_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln167_1, i32 2, i32 3" [bert_layer.cpp:167]   --->   Operation 22 'partselect' 'p_cast18_mid2_v' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast18_mid2_v, i6 0" [bert_layer.cpp:170]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i4 %select_ln167_1" [bert_layer.cpp:167]   --->   Operation 24 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i7 %select_ln167" [bert_layer.cpp:170]   --->   Operation 25 'zext' 'zext_ln170' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.91ns)   --->   "%add_ln170 = add i8 %tmp_s, i8 %zext_ln170" [bert_layer.cpp:170]   --->   Operation 26 'add' 'add_ln170' <Predicate = (!icmp_ln167)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.95ns)   --->   "%switch_ln170 = switch i2 %trunc_ln167, void %arrayidx143.i26.case.3, i2 0, void %arrayidx143.i26.case.0, i2 1, void %arrayidx143.i26.case.1, i2 2, void %arrayidx143.i26.case.2" [bert_layer.cpp:170]   --->   Operation 27 'switch' 'switch_ln170' <Predicate = (!icmp_ln167)> <Delay = 0.95>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln168 = add i7 %select_ln167, i7 1" [bert_layer.cpp:168]   --->   Operation 28 'add' 'add_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln168 = store i10 %add_ln167_1, i10 %indvar_flatten42" [bert_layer.cpp:168]   --->   Operation 29 'store' 'store_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln168 = store i4 %select_ln167_1, i4 %v87" [bert_layer.cpp:168]   --->   Operation 30 'store' 'store_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln168 = store i7 %add_ln168, i7 %v88" [bert_layer.cpp:168]   --->   Operation 31 'store' 'store_ln168' <Predicate = (!icmp_ln167)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc.i29" [bert_layer.cpp:168]   --->   Operation 32 'br' 'br_ln168' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_167_1_VITIS_LOOP_168_2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i8 %add_ln170" [bert_layer.cpp:170]   --->   Operation 35 'zext' 'zext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%acc_outp2_V_addr = getelementptr i24 %acc_outp2_V, i64 0, i64 %zext_ln170_1" [bert_layer.cpp:170]   --->   Operation 36 'getelementptr' 'acc_outp2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%acc_outp2_V_1_addr = getelementptr i24 %acc_outp2_V_1, i64 0, i64 %zext_ln170_1" [bert_layer.cpp:170]   --->   Operation 37 'getelementptr' 'acc_outp2_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%acc_outp2_V_2_addr = getelementptr i24 %acc_outp2_V_2, i64 0, i64 %zext_ln170_1" [bert_layer.cpp:170]   --->   Operation 38 'getelementptr' 'acc_outp2_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp2_V_3_addr = getelementptr i24 %acc_outp2_V_3, i64 0, i64 %zext_ln170_1" [bert_layer.cpp:170]   --->   Operation 39 'getelementptr' 'acc_outp2_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:169]   --->   Operation 40 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_56" [bert_layer.cpp:168]   --->   Operation 41 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln170 = store i24 0, i8 %acc_outp2_V_2_addr" [bert_layer.cpp:170]   --->   Operation 42 'store' 'store_ln170' <Predicate = (trunc_ln167 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx143.i26.exit" [bert_layer.cpp:170]   --->   Operation 43 'br' 'br_ln170' <Predicate = (trunc_ln167 == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln170 = store i24 0, i8 %acc_outp2_V_1_addr" [bert_layer.cpp:170]   --->   Operation 44 'store' 'store_ln170' <Predicate = (trunc_ln167 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx143.i26.exit" [bert_layer.cpp:170]   --->   Operation 45 'br' 'br_ln170' <Predicate = (trunc_ln167 == 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln170 = store i24 0, i8 %acc_outp2_V_addr" [bert_layer.cpp:170]   --->   Operation 46 'store' 'store_ln170' <Predicate = (trunc_ln167 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx143.i26.exit" [bert_layer.cpp:170]   --->   Operation 47 'br' 'br_ln170' <Predicate = (trunc_ln167 == 0)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln170 = store i24 0, i8 %acc_outp2_V_3_addr" [bert_layer.cpp:170]   --->   Operation 48 'store' 'store_ln170' <Predicate = (trunc_ln167 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 192> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln170 = br void %arrayidx143.i26.exit" [bert_layer.cpp:170]   --->   Operation 49 'br' 'br_ln170' <Predicate = (trunc_ln167 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_outp2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp2_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp2_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp2_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v88                   (alloca           ) [ 010]
v87                   (alloca           ) [ 010]
indvar_flatten42      (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten42_load (load             ) [ 000]
icmp_ln167            (icmp             ) [ 010]
add_ln167_1           (add              ) [ 000]
br_ln167              (br               ) [ 000]
v88_load              (load             ) [ 000]
v87_load              (load             ) [ 000]
add_ln167             (add              ) [ 000]
icmp_ln168            (icmp             ) [ 000]
select_ln167          (select           ) [ 000]
select_ln167_1        (select           ) [ 000]
p_cast18_mid2_v       (partselect       ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
trunc_ln167           (trunc            ) [ 011]
zext_ln170            (zext             ) [ 000]
add_ln170             (add              ) [ 011]
switch_ln170          (switch           ) [ 000]
add_ln168             (add              ) [ 000]
store_ln168           (store            ) [ 000]
store_ln168           (store            ) [ 000]
store_ln168           (store            ) [ 000]
br_ln168              (br               ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
empty                 (speclooptripcount) [ 000]
zext_ln170_1          (zext             ) [ 000]
acc_outp2_V_addr      (getelementptr    ) [ 000]
acc_outp2_V_1_addr    (getelementptr    ) [ 000]
acc_outp2_V_2_addr    (getelementptr    ) [ 000]
acc_outp2_V_3_addr    (getelementptr    ) [ 000]
specpipeline_ln169    (specpipeline     ) [ 000]
specloopname_ln168    (specloopname     ) [ 000]
store_ln170           (store            ) [ 000]
br_ln170              (br               ) [ 000]
store_ln170           (store            ) [ 000]
br_ln170              (br               ) [ 000]
store_ln170           (store            ) [ 000]
br_ln170              (br               ) [ 000]
store_ln170           (store            ) [ 000]
br_ln170              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_outp2_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_outp2_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp2_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_outp2_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp2_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_outp2_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp2_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_167_1_VITIS_LOOP_168_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="v88_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v88/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v87_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v87/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten42_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="acc_outp2_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp2_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="acc_outp2_V_1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="24" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp2_V_1_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="acc_outp2_V_2_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp2_V_2_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="acc_outp2_V_3_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp2_V_3_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln170_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln170_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="24" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln170_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln170_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="24" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten42_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln167_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln167_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v88_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v88_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="v87_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v87_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln167_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln168_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln167_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln167_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_cast18_mid2_v_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="0" index="3" bw="3" slack="0"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast18_mid2_v/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln167_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln170_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln170_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln168_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln168_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln168_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln168_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln170_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_1/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="v88_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="v88 "/>
</bind>
</comp>

<comp id="261" class="1005" name="v87_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v87 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten42_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="278" class="1005" name="trunc_ln167_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="1"/>
<pin id="280" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln167 "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln170_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="88" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="60" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="81" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="74" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="95" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="172" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="166" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="163" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="186" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="194" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="186" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="178" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="204" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="178" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="154" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="186" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="226" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="257"><net_src comp="62" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="264"><net_src comp="66" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="271"><net_src comp="70" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="281"><net_src comp="212" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="220" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="247" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_outp2_V | {2 }
	Port: acc_outp2_V_1 | {2 }
	Port: acc_outp2_V_2 | {2 }
	Port: acc_outp2_V_3 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten42_load : 1
		icmp_ln167 : 2
		add_ln167_1 : 2
		br_ln167 : 3
		v88_load : 1
		v87_load : 1
		add_ln167 : 2
		icmp_ln168 : 2
		select_ln167 : 3
		select_ln167_1 : 3
		p_cast18_mid2_v : 4
		tmp_s : 5
		trunc_ln167 : 4
		zext_ln170 : 4
		add_ln170 : 6
		switch_ln170 : 5
		add_ln168 : 4
		store_ln168 : 3
		store_ln168 : 4
		store_ln168 : 5
	State 2
		acc_outp2_V_addr : 1
		acc_outp2_V_1_addr : 1
		acc_outp2_V_2_addr : 1
		acc_outp2_V_3_addr : 1
		store_ln170 : 2
		store_ln170 : 2
		store_ln170 : 2
		store_ln170 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   add_ln167_1_fu_154   |    0    |    13   |
|    add   |    add_ln167_fu_166    |    0    |    13   |
|          |    add_ln170_fu_220    |    0    |    15   |
|          |    add_ln168_fu_226    |    0    |    14   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln167_fu_148   |    0    |    11   |
|          |    icmp_ln168_fu_172   |    0    |    10   |
|----------|------------------------|---------|---------|
|  select  |   select_ln167_fu_178  |    0    |    7    |
|          |  select_ln167_1_fu_186 |    0    |    4    |
|----------|------------------------|---------|---------|
|partselect| p_cast18_mid2_v_fu_194 |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_204      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln167_fu_212   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln170_fu_216   |    0    |    0    |
|          |   zext_ln170_1_fu_247  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    87   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln170_reg_282   |    8   |
|indvar_flatten42_reg_268|   10   |
|   trunc_ln167_reg_278  |    2   |
|       v87_reg_261      |    4   |
|       v88_reg_254      |    7   |
+------------------------+--------+
|          Total         |   31   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   87   |
+-----------+--------+--------+
