#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15b619080 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x15b6191f0 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x15b619230 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x15b619270 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x15b6192b0 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x15b6dd850_0 .var "A", 31 0;
v0x15b6dd8e0_0 .var "B", 31 0;
v0x15b6dd970_0 .net "fault", 0 0, v0x15b6dcea0_0;  1 drivers
v0x15b6dda00_0 .var/i "infile", 31 0;
v0x15b6dda90_0 .var/i "line_no", 31 0;
v0x15b6ddb60_0 .net "mode", 0 0, v0x15b6dd1a0_0;  1 drivers
v0x15b6ddbf0_0 .var/i "rc", 31 0;
v0x15b6ddc80_0 .net "true_scale", 6 0, v0x15b6dd230_0;  1 drivers
v0x15b6ddd40_0 .net "true_sum", 31 0, v0x15b6dd2c0_0;  1 drivers
v0x15b6dde70_0 .net "used_scale", 6 0, v0x15b6dd560_0;  1 drivers
v0x15b6ddf00_0 .net "used_sum", 31 0, v0x15b6dd6f0_0;  1 drivers
S_0x15b619370 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x15b619080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x15b6194e0 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x15b619520 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x15b619560 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x15b6195a0 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x15b6dca60_0 .net "A", 31 0, v0x15b6dd850_0;  1 drivers
v0x15b6dcaf0_0 .net "B", 31 0, v0x15b6dd8e0_0;  1 drivers
v0x15b6dcba0_0 .net *"_ivl_11", 15 0, L_0x13b82e630;  1 drivers
v0x15b6dcc60_0 .net *"_ivl_7", 15 0, L_0x13b82e550;  1 drivers
v0x15b6dcd10_0 .net "adder_full_out", 31 0, L_0x13b810200;  1 drivers
v0x15b6dcdf0_0 .net "adder_trunc_out", 15 0, L_0x13b82db20;  1 drivers
v0x15b6dcea0_0 .var "fault", 0 0;
v0x15b6dcf30_0 .net "full_done", 0 0, L_0x13b810320;  1 drivers
v0x15b6dcfe0_0 .net "full_inf", 0 0, L_0x15b6dfa20;  1 drivers
v0x15b6dd110_0 .net "full_zero", 0 0, L_0x15b6dfad0;  1 drivers
v0x15b6dd1a0_0 .var "mode", 0 0;
v0x15b6dd230_0 .var "true_scale", 6 0;
v0x15b6dd2c0_0 .var "true_sum", 31 0;
v0x15b6dd350_0 .net "trunc_done", 0 0, L_0x13b82e390;  1 drivers
v0x15b6dd400_0 .net "trunc_inf", 0 0, L_0x13b8120c0;  1 drivers
v0x15b6dd4b0_0 .net "trunc_zero", 0 0, L_0x13b812170;  1 drivers
v0x15b6dd560_0 .var "used_scale", 6 0;
v0x15b6dd6f0_0 .var "used_sum", 31 0;
E_0x15b614e00/0 .event anyedge, v0x15b6dca60_0, v0x15b6dcaf0_0, v0x15b6db320_0, v0x15b696b30_0;
E_0x15b614e00/1 .event anyedge, v0x15b6dd1a0_0, v0x15b6dd6f0_0, v0x15b6dd230_0, v0x15b6dd560_0;
E_0x15b614e00 .event/or E_0x15b614e00/0, E_0x15b614e00/1;
L_0x13b8104e0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x15b6dd850_0 (v0x15b6998a0_0) S_0x15b6996e0;
L_0x13b80fd10 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_32, 32, v0x15b6dd8e0_0 (v0x15b6998a0_0) S_0x15b6996e0;
L_0x13b82e550 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x15b6dd850_0 (v0x15b6dc940_0) S_0x15b6dc700;
L_0x13b82ddc0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x13b82e550 (v0x15b699580_0) S_0x15b6993c0;
L_0x13b82e630 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x15b6dd8e0_0 (v0x15b6dc940_0) S_0x15b6dc700;
L_0x13b82e6d0 .ufunc/vec4 TD_fault_checker_tb.dut.posit_abs_16, 16, L_0x13b82e630 (v0x15b699580_0) S_0x15b6993c0;
S_0x15b6196a0 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x15b619370;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x15b6196a0
v0x15b628c80_0 .var/i "i", 31 0;
v0x15b628d20_0 .var/i "width", 31 0;
v0x15b628db0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x15b628d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b628c80_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15b628c80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x15b628db0_0;
    %load/vec4 v0x15b628c80_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15b628c80_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x15b628c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b628c80_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x15b628e40 .scope module, "full_adder" "posit_add" 3 165, 4 2 0, S_0x15b619370;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x15b629000 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x15b629040 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x15b629080 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x148041f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15b6de9d0 .functor BUFZ 1, L_0x148041f48, C4<0>, C4<0>, C4<0>;
L_0x15b6df060 .functor NOT 1, L_0x15b6dec90, C4<0>, C4<0>, C4<0>;
L_0x15b6df0d0 .functor AND 1, L_0x15b6defc0, L_0x15b6df060, C4<1>, C4<1>;
L_0x15b6df2e0 .functor NOT 1, L_0x15b6dee90, C4<0>, C4<0>, C4<0>;
L_0x15b6df370 .functor AND 1, L_0x15b6df1e0, L_0x15b6df2e0, C4<1>, C4<1>;
L_0x15b6df5a0 .functor OR 1, L_0x15b6df480, L_0x15b6dec90, C4<0>, C4<0>;
L_0x15b6df630 .functor NOT 1, L_0x15b6df5a0, C4<0>, C4<0>, C4<0>;
L_0x15b6df8b0 .functor OR 1, L_0x15b6df720, L_0x15b6dee90, C4<0>, C4<0>;
L_0x15b6df920 .functor NOT 1, L_0x15b6df8b0, C4<0>, C4<0>, C4<0>;
L_0x15b6dfa20 .functor OR 1, L_0x15b6df0d0, L_0x15b6df370, C4<0>, C4<0>;
L_0x15b6dfad0 .functor AND 1, L_0x15b6df630, L_0x15b6df920, C4<1>, C4<1>;
L_0x15b6f8450 .functor XNOR 1, L_0x15b6dea40, L_0x15b6deae0, C4<0>, C4<0>;
L_0x15b6fa1a0 .functor BUFZ 5, L_0x15b6f9eb0, C4<00000>, C4<00000>, C4<00000>;
L_0x15b6fbd70 .functor OR 1, L_0x15b6fa070, L_0x15b6fbeb0, C4<0>, C4<0>;
L_0x13b80e540 .functor OR 1, L_0x13b80e400, L_0x13b80e800, C4<0>, C4<0>;
L_0x15b6fa290 .functor AND 1, L_0x13b80c0b0, L_0x13b80e540, C4<1>, C4<1>;
L_0x13b80e9e0 .functor AND 1, L_0x13b80c010, L_0x13b80c0b0, C4<1>, C4<1>;
L_0x13b80eb20 .functor OR 1, L_0x13b80e400, L_0x13b80e800, C4<0>, C4<0>;
L_0x13b80e8e0 .functor NOT 1, L_0x13b80eb20, C4<0>, C4<0>, C4<0>;
L_0x13b80ec70 .functor AND 1, L_0x13b80e9e0, L_0x13b80e8e0, C4<1>, C4<1>;
L_0x13b80ece0 .functor OR 1, L_0x15b6fa290, L_0x13b80ec70, C4<0>, C4<0>;
L_0x13b80fb50 .functor OR 1, L_0x15b6dfa20, L_0x15b6dfad0, C4<0>, C4<0>;
L_0x13b80fc60 .functor NOT 1, L_0x13b80fbc0, C4<0>, C4<0>, C4<0>;
L_0x13b80fdd0 .functor OR 1, L_0x13b80fb50, L_0x13b80fc60, C4<0>, C4<0>;
L_0x13b810320 .functor BUFZ 1, L_0x15b6de9d0, C4<0>, C4<0>, C4<0>;
v0x15b692a10_0 .net "DSR_e_diff", 4 0, L_0x15b6fa1a0;  1 drivers
v0x15b692ac0_0 .net "DSR_left_out", 31 0, L_0x13b80b3b0;  1 drivers
v0x15b692b60_0 .net "DSR_left_out_t", 31 0, L_0x13b80b180;  1 drivers
v0x15b692c30_0 .net "DSR_right_in", 31 0, L_0x15b6ddfb0;  1 drivers
v0x15b692ce0_0 .net "DSR_right_out", 31 0, L_0x15b6fb400;  1 drivers
v0x15b692e30_0 .net "G", 0 0, L_0x13b80c0b0;  1 drivers
v0x15b692ec0_0 .net "L", 0 0, L_0x13b80c010;  1 drivers
v0x15b692f50_0 .net "LOD_in", 31 0, L_0x15b6fc0a0;  1 drivers
v0x15b692ff0_0 .net "R", 0 0, L_0x13b80e400;  1 drivers
v0x15b693100_0 .net "St", 0 0, L_0x13b80e800;  1 drivers
v0x15b693190_0 .net *"_ivl_10", 30 0, L_0x15b6debb0;  1 drivers
v0x15b693240_0 .net *"_ivl_100", 0 0, L_0x15b6f9c40;  1 drivers
L_0x148041138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x15b6932e0_0 .net/2u *"_ivl_101", 4 0, L_0x148041138;  1 drivers
v0x15b693390_0 .net *"_ivl_104", 4 0, L_0x15b6f9fd0;  1 drivers
v0x15b693440_0 .net *"_ivl_112", 0 0, L_0x15b6fa070;  1 drivers
v0x15b6934f0_0 .net *"_ivl_114", 0 0, L_0x15b6fbeb0;  1 drivers
v0x15b6935a0_0 .net *"_ivl_115", 0 0, L_0x15b6fbd70;  1 drivers
v0x15b693730_0 .net *"_ivl_118", 30 0, L_0x15b6fbde0;  1 drivers
v0x15b6937c0_0 .net *"_ivl_124", 0 0, L_0x13b80b310;  1 drivers
v0x15b693870_0 .net *"_ivl_126", 30 0, L_0x15b6fc140;  1 drivers
L_0x1480419a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b693920_0 .net/2u *"_ivl_127", 0 0, L_0x1480419a8;  1 drivers
v0x15b6939d0_0 .net *"_ivl_129", 31 0, L_0x13b80b520;  1 drivers
L_0x148041a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15b693a80_0 .net/2u *"_ivl_135", 2 0, L_0x148041a80;  1 drivers
v0x15b693b30_0 .net *"_ivl_14", 30 0, L_0x15b6dedb0;  1 drivers
L_0x148041d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b693be0_0 .net/2u *"_ivl_143", 31 0, L_0x148041d08;  1 drivers
v0x15b693c90_0 .net *"_ivl_154", 33 0, L_0x13b80e4a0;  1 drivers
v0x15b693d40_0 .net *"_ivl_157", 0 0, L_0x13b80e540;  1 drivers
v0x15b693df0_0 .net *"_ivl_159", 0 0, L_0x15b6fa290;  1 drivers
v0x15b693ea0_0 .net *"_ivl_161", 0 0, L_0x13b80e9e0;  1 drivers
v0x15b693f50_0 .net *"_ivl_163", 0 0, L_0x13b80eb20;  1 drivers
v0x15b694000_0 .net *"_ivl_165", 0 0, L_0x13b80e8e0;  1 drivers
v0x15b6940b0_0 .net *"_ivl_167", 0 0, L_0x13b80ec70;  1 drivers
L_0x148041d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b694160_0 .net/2u *"_ivl_171", 30 0, L_0x148041d50;  1 drivers
v0x15b693650_0 .net *"_ivl_177", 31 0, L_0x13b80f380;  1 drivers
v0x15b6943f0_0 .net *"_ivl_18", 0 0, L_0x15b6defc0;  1 drivers
L_0x148041e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b694480_0 .net *"_ivl_180", 26 0, L_0x148041e28;  1 drivers
L_0x148041e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x15b694520_0 .net/2u *"_ivl_181", 31 0, L_0x148041e70;  1 drivers
v0x15b6945d0_0 .net *"_ivl_183", 0 0, L_0x13b80ef40;  1 drivers
v0x15b694670_0 .net *"_ivl_186", 31 0, L_0x13b80f060;  1 drivers
v0x15b694720_0 .net *"_ivl_188", 31 0, L_0x13b80f420;  1 drivers
v0x15b6947d0_0 .net *"_ivl_19", 0 0, L_0x15b6df060;  1 drivers
L_0x148041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b694880_0 .net *"_ivl_191", 31 0, L_0x148041eb8;  1 drivers
v0x15b694930_0 .net *"_ivl_194", 31 0, L_0x13b80f690;  1 drivers
v0x15b6949e0_0 .net *"_ivl_197", 0 0, L_0x13b80fb50;  1 drivers
v0x15b694a90_0 .net *"_ivl_200", 0 0, L_0x13b80fbc0;  1 drivers
v0x15b694b40_0 .net *"_ivl_201", 0 0, L_0x13b80fc60;  1 drivers
v0x15b694bf0_0 .net *"_ivl_203", 0 0, L_0x13b80fdd0;  1 drivers
L_0x148041f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b694ca0_0 .net/2u *"_ivl_205", 30 0, L_0x148041f00;  1 drivers
v0x15b694d50_0 .net *"_ivl_207", 31 0, L_0x13b80fe60;  1 drivers
v0x15b694e00_0 .net *"_ivl_210", 30 0, L_0x13b80f930;  1 drivers
v0x15b694eb0_0 .net *"_ivl_211", 31 0, L_0x13b80f9d0;  1 drivers
v0x15b694f60_0 .net *"_ivl_24", 0 0, L_0x15b6df1e0;  1 drivers
v0x15b695010_0 .net *"_ivl_25", 0 0, L_0x15b6df2e0;  1 drivers
v0x15b6950c0_0 .net *"_ivl_30", 0 0, L_0x15b6df480;  1 drivers
v0x15b695170_0 .net *"_ivl_31", 0 0, L_0x15b6df5a0;  1 drivers
v0x15b695220_0 .net *"_ivl_36", 0 0, L_0x15b6df720;  1 drivers
v0x15b6952d0_0 .net *"_ivl_37", 0 0, L_0x15b6df8b0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b695380_0 .net *"_ivl_45", 31 0, L_0x1480400e8;  1 drivers
v0x15b695430_0 .net *"_ivl_48", 31 0, L_0x15b6dfc90;  1 drivers
L_0x148040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6954e0_0 .net *"_ivl_51", 31 0, L_0x148040130;  1 drivers
v0x15b695590_0 .net *"_ivl_54", 31 0, L_0x15b6dff30;  1 drivers
v0x15b695640_0 .net *"_ivl_62", 30 0, L_0x15b6f8040;  1 drivers
v0x15b6956f0_0 .net *"_ivl_64", 30 0, L_0x15b6f80e0;  1 drivers
v0x15b6957a0_0 .net *"_ivl_65", 0 0, L_0x15b6f7fa0;  1 drivers
L_0x148040e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15b695840_0 .net/2u *"_ivl_67", 0 0, L_0x148040e68;  1 drivers
L_0x148040eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b694210_0 .net/2u *"_ivl_69", 0 0, L_0x148040eb0;  1 drivers
v0x15b6942c0_0 .net *"_ivl_98", 2 0, L_0x15b6f9d90;  1 drivers
v0x15b6958d0_0 .net "add_m", 32 0, L_0x15b6fbaf0;  1 drivers
v0x15b695960_0 .net "add_m_in1", 31 0, L_0x15b6de0f0;  1 drivers
v0x15b6959f0_0 .net "diff", 8 0, L_0x15b6f9a60;  1 drivers
v0x15b695a80_0 .net "done", 0 0, L_0x13b810320;  alias, 1 drivers
v0x15b695b10_0 .net "e1", 1 0, L_0x15b6ebd00;  1 drivers
v0x15b695ba0_0 .net "e2", 1 0, L_0x15b6f7b10;  1 drivers
v0x15b695c30_0 .net "e_o", 1 0, L_0x13b80bc20;  1 drivers
v0x15b695cc0_0 .net "exp_diff", 4 0, L_0x15b6f9eb0;  1 drivers
v0x15b695d50_0 .net "in1", 31 0, L_0x13b8104e0;  1 drivers
v0x15b695df0_0 .net "in1_gt_in2", 0 0, L_0x15b6f82b0;  1 drivers
v0x15b695e90_0 .net "in2", 31 0, L_0x13b80fd10;  1 drivers
v0x15b695f40_0 .net "inf", 0 0, L_0x15b6dfa20;  alias, 1 drivers
v0x15b695fe0_0 .net "inf1", 0 0, L_0x15b6df0d0;  1 drivers
v0x15b696080_0 .net "inf2", 0 0, L_0x15b6df370;  1 drivers
v0x15b696120_0 .net "le", 1 0, L_0x15b6f8ab0;  1 drivers
v0x15b6961d0_0 .net "le_o", 8 0, L_0x13b80bdb0;  1 drivers
v0x15b696290_0 .net "le_o_tmp", 8 0, L_0x13b80b980;  1 drivers
v0x15b696320_0 .net "left_shift", 4 0, L_0x13b809c40;  1 drivers
v0x15b6963c0_0 .net "lm", 30 0, L_0x15b6f8dc0;  1 drivers
v0x15b696470_0 .net "lr", 4 0, L_0x15b6f87f0;  1 drivers
v0x15b696530_0 .net "lr_N", 5 0, L_0x15b6f9220;  1 drivers
v0x15b6965e0_0 .net "lrc", 0 0, L_0x15b6f8600;  1 drivers
v0x15b696690_0 .net "ls", 0 0, L_0x15b6f8200;  1 drivers
v0x15b696720_0 .net "m1", 30 0, L_0x15b6f7d60;  1 drivers
v0x15b6967c0_0 .net "m2", 30 0, L_0x15b6f7e80;  1 drivers
v0x15b696870_0 .net "mant1", 29 0, L_0x15b6ebe30;  1 drivers
v0x15b696930_0 .net "mant2", 29 0, L_0x15b6f7c40;  1 drivers
v0x15b6969e0_0 .net "mant_ovf", 1 0, L_0x15b6fbcd0;  1 drivers
v0x15b696a80_0 .net "op", 0 0, L_0x15b6f8450;  1 drivers
v0x15b696b30_0 .net "out", 31 0, L_0x13b810200;  alias, 1 drivers
v0x15b696bd0_0 .net "r_o", 4 0, L_0x13b80cc50;  1 drivers
v0x15b696cb0_0 .net "rc1", 0 0, L_0x15b6e0210;  1 drivers
v0x15b696d40_0 .net "rc2", 0 0, L_0x15b6ebfc0;  1 drivers
v0x15b696df0_0 .net "regime1", 4 0, L_0x15b6ea4e0;  1 drivers
v0x15b696ea0_0 .net "regime2", 4 0, L_0x15b6f62f0;  1 drivers
v0x15b696f50_0 .net "rnd_ulp", 31 0, L_0x13b80ebd0;  1 drivers
v0x15b697000_0 .net "s1", 0 0, L_0x15b6dea40;  1 drivers
v0x15b697090_0 .net "s2", 0 0, L_0x15b6deae0;  1 drivers
v0x15b697120_0 .net "se", 1 0, L_0x15b6f8890;  1 drivers
v0x15b6971d0_0 .net "sm", 30 0, L_0x15b6f8b50;  1 drivers
v0x15b697280_0 .net "sr", 4 0, L_0x15b6f86a0;  1 drivers
v0x15b697340_0 .net "sr_N", 5 0, L_0x15b6f96c0;  1 drivers
v0x15b6973f0_0 .net "src", 0 0, L_0x15b6f8350;  1 drivers
v0x15b6974a0_0 .net "start", 0 0, L_0x148041f48;  1 drivers
v0x15b697530_0 .net "start0", 0 0, L_0x15b6de9d0;  1 drivers
v0x15b6975c0_0 .net "tmp1_o", 98 0, L_0x13b80e230;  1 drivers
v0x15b697680_0 .net "tmp1_oN", 31 0, L_0x13b80f770;  1 drivers
v0x15b697720_0 .net "tmp1_o_rnd", 31 0, L_0x13b80f890;  1 drivers
v0x15b6977d0_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x13b80f1a0;  1 drivers
v0x15b6978b0_0 .net "tmp_o", 66 0, L_0x15b6de770;  1 drivers
v0x15b697960_0 .net "ulp", 0 0, L_0x13b80ece0;  1 drivers
v0x15b697a00_0 .net "xin1", 31 0, L_0x15b6dfd90;  1 drivers
v0x15b697aa0_0 .net "xin2", 31 0, L_0x15b6e0030;  1 drivers
v0x15b697b50_0 .net "zero", 0 0, L_0x15b6dfad0;  alias, 1 drivers
v0x15b697be0_0 .net "zero1", 0 0, L_0x15b6df630;  1 drivers
v0x15b697c80_0 .net "zero2", 0 0, L_0x15b6df920;  1 drivers
v0x15b697d20_0 .net "zero_tmp1", 0 0, L_0x15b6dec90;  1 drivers
v0x15b697dc0_0 .net "zero_tmp2", 0 0, L_0x15b6dee90;  1 drivers
L_0x15b6de230 .part L_0x13b80bdb0, 7, 1;
L_0x15b6de650 .part L_0x13b80bdb0, 7, 1;
L_0x15b6de590 .part L_0x13b80b3b0, 0, 31;
L_0x15b6dea40 .part L_0x13b8104e0, 31, 1;
L_0x15b6deae0 .part L_0x13b80fd10, 31, 1;
L_0x15b6debb0 .part L_0x13b8104e0, 0, 31;
L_0x15b6dec90 .reduce/or L_0x15b6debb0;
L_0x15b6dedb0 .part L_0x13b80fd10, 0, 31;
L_0x15b6dee90 .reduce/or L_0x15b6dedb0;
L_0x15b6defc0 .part L_0x13b8104e0, 31, 1;
L_0x15b6df1e0 .part L_0x13b80fd10, 31, 1;
L_0x15b6df480 .part L_0x13b8104e0, 31, 1;
L_0x15b6df720 .part L_0x13b80fd10, 31, 1;
L_0x15b6dfc90 .arith/sub 32, L_0x1480400e8, L_0x13b8104e0;
L_0x15b6dfd90 .functor MUXZ 32, L_0x13b8104e0, L_0x15b6dfc90, L_0x15b6dea40, C4<>;
L_0x15b6dff30 .arith/sub 32, L_0x148040130, L_0x13b80fd10;
L_0x15b6e0030 .functor MUXZ 32, L_0x13b80fd10, L_0x15b6dff30, L_0x15b6deae0, C4<>;
L_0x15b6f7d60 .concat [ 30 1 0 0], L_0x15b6ebe30, L_0x15b6dec90;
L_0x15b6f7e80 .concat [ 30 1 0 0], L_0x15b6f7c40, L_0x15b6dee90;
L_0x15b6f8040 .part L_0x15b6dfd90, 0, 31;
L_0x15b6f80e0 .part L_0x15b6e0030, 0, 31;
L_0x15b6f7fa0 .cmp/ge 31, L_0x15b6f8040, L_0x15b6f80e0;
L_0x15b6f82b0 .functor MUXZ 1, L_0x148040eb0, L_0x148040e68, L_0x15b6f7fa0, C4<>;
L_0x15b6f8200 .functor MUXZ 1, L_0x15b6deae0, L_0x15b6dea40, L_0x15b6f82b0, C4<>;
L_0x15b6f8600 .functor MUXZ 1, L_0x15b6ebfc0, L_0x15b6e0210, L_0x15b6f82b0, C4<>;
L_0x15b6f8350 .functor MUXZ 1, L_0x15b6e0210, L_0x15b6ebfc0, L_0x15b6f82b0, C4<>;
L_0x15b6f87f0 .functor MUXZ 5, L_0x15b6f62f0, L_0x15b6ea4e0, L_0x15b6f82b0, C4<>;
L_0x15b6f86a0 .functor MUXZ 5, L_0x15b6ea4e0, L_0x15b6f62f0, L_0x15b6f82b0, C4<>;
L_0x15b6f8ab0 .functor MUXZ 2, L_0x15b6f7b10, L_0x15b6ebd00, L_0x15b6f82b0, C4<>;
L_0x15b6f8890 .functor MUXZ 2, L_0x15b6ebd00, L_0x15b6f7b10, L_0x15b6f82b0, C4<>;
L_0x15b6f8dc0 .functor MUXZ 31, L_0x15b6f7e80, L_0x15b6f7d60, L_0x15b6f82b0, C4<>;
L_0x15b6f8b50 .functor MUXZ 31, L_0x15b6f7d60, L_0x15b6f7e80, L_0x15b6f82b0, C4<>;
L_0x15b6f9b60 .concat [ 2 6 0 0], L_0x15b6f8ab0, L_0x15b6f9220;
L_0x15b6f8e60 .concat [ 2 6 0 0], L_0x15b6f8890, L_0x15b6f96c0;
L_0x15b6f9d90 .part L_0x15b6f9a60, 5, 3;
L_0x15b6f9c40 .reduce/or L_0x15b6f9d90;
L_0x15b6f9fd0 .part L_0x15b6f9a60, 0, 5;
L_0x15b6f9eb0 .functor MUXZ 5, L_0x15b6f9fd0, L_0x148041138, L_0x15b6f9c40, C4<>;
L_0x15b6fbcd0 .part L_0x15b6fbaf0, 31, 2;
L_0x15b6fa070 .part L_0x15b6fbaf0, 32, 1;
L_0x15b6fbeb0 .part L_0x15b6fbaf0, 31, 1;
L_0x15b6fbde0 .part L_0x15b6fbaf0, 0, 31;
L_0x15b6fc0a0 .concat [ 31 1 0 0], L_0x15b6fbde0, L_0x15b6fbd70;
L_0x13b80b270 .part L_0x15b6fbaf0, 1, 32;
L_0x13b80b310 .part L_0x13b80b180, 31, 1;
L_0x15b6fc140 .part L_0x13b80b180, 0, 31;
L_0x13b80b520 .concat [ 1 31 0 0], L_0x1480419a8, L_0x15b6fc140;
L_0x13b80b3b0 .functor MUXZ 32, L_0x13b80b520, L_0x13b80b180, L_0x13b80b310, C4<>;
L_0x13b80bb00 .concat [ 2 6 0 0], L_0x15b6f8ab0, L_0x15b6f9220;
L_0x13b80b5c0 .concat [ 5 3 0 0], L_0x13b809c40, L_0x148041a80;
L_0x13b80bf30 .part L_0x15b6fbcd0, 1, 1;
L_0x13b80cd30 .part L_0x13b80bdb0, 0, 8;
L_0x13b80e2e0 .concat [ 32 67 0 0], L_0x148041d08, L_0x15b6de770;
L_0x13b80c010 .part L_0x13b80e230, 36, 1;
L_0x13b80c0b0 .part L_0x13b80e230, 35, 1;
L_0x13b80e400 .part L_0x13b80e230, 34, 1;
L_0x13b80e4a0 .part L_0x13b80e230, 0, 34;
L_0x13b80e800 .reduce/or L_0x13b80e4a0;
L_0x13b80ebd0 .concat [ 1 31 0 0], L_0x13b80ece0, L_0x148041d50;
L_0x13b80f2a0 .part L_0x13b80e230, 35, 32;
L_0x13b80f380 .concat [ 5 27 0 0], L_0x13b80cc50, L_0x148041e28;
L_0x13b80ef40 .cmp/gt 32, L_0x148041e70, L_0x13b80f380;
L_0x13b80f060 .part L_0x13b80f1a0, 0, 32;
L_0x13b80f420 .part L_0x13b80e230, 35, 32;
L_0x13b80f890 .functor MUXZ 32, L_0x13b80f420, L_0x13b80f060, L_0x13b80ef40, C4<>;
L_0x13b80f690 .arith/sub 32, L_0x148041eb8, L_0x13b80f890;
L_0x13b80f770 .functor MUXZ 32, L_0x13b80f890, L_0x13b80f690, L_0x15b6f8200, C4<>;
L_0x13b80fbc0 .part L_0x13b80b3b0, 31, 1;
L_0x13b80fe60 .concat [ 31 1 0 0], L_0x148041f00, L_0x15b6dfa20;
L_0x13b80f930 .part L_0x13b80f770, 1, 31;
L_0x13b80f9d0 .concat [ 31 1 0 0], L_0x13b80f930, L_0x15b6f8200;
L_0x13b810200 .functor MUXZ 32, L_0x13b80f9d0, L_0x13b80fe60, L_0x13b80fdd0, C4<>;
S_0x15b629350 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15b629100 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15b629140 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13b80b180 .functor BUFZ 32, L_0x13b80ac00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62ab50_0 .net *"_ivl_11", 0 0, L_0x148041960;  1 drivers
v0x15b62ac10_0 .net *"_ivl_6", 0 0, L_0x13b80ad20;  1 drivers
v0x15b62acc0_0 .net *"_ivl_7", 31 0, L_0x13b80ae80;  1 drivers
v0x15b62ad80_0 .net *"_ivl_9", 30 0, L_0x13b80adc0;  1 drivers
v0x15b62ae30_0 .net "a", 31 0, L_0x13b80b270;  1 drivers
v0x15b62af20_0 .net "b", 4 0, L_0x13b809c40;  alias, 1 drivers
v0x15b62afd0_0 .net "c", 31 0, L_0x13b80b180;  alias, 1 drivers
v0x15b62b080 .array "tmp", 0 4;
v0x15b62b080_0 .net v0x15b62b080 0, 31 0, L_0x13b80b020; 1 drivers
v0x15b62b080_1 .net v0x15b62b080 1, 31 0, L_0x13b80a000; 1 drivers
v0x15b62b080_2 .net v0x15b62b080 2, 31 0, L_0x13b80a400; 1 drivers
v0x15b62b080_3 .net v0x15b62b080 3, 31 0, L_0x13b80a7c0; 1 drivers
v0x15b62b080_4 .net v0x15b62b080 4, 31 0, L_0x13b80ac00; 1 drivers
L_0x13b809de0 .part L_0x13b809c40, 1, 1;
L_0x13b80a160 .part L_0x13b809c40, 2, 1;
L_0x13b80a520 .part L_0x13b809c40, 3, 1;
L_0x13b80a8e0 .part L_0x13b809c40, 4, 1;
L_0x13b80ad20 .part L_0x13b809c40, 0, 1;
L_0x13b80adc0 .part L_0x13b80b270, 0, 31;
L_0x13b80ae80 .concat [ 1 31 0 0], L_0x148041960, L_0x13b80adc0;
L_0x13b80b020 .functor MUXZ 32, L_0x13b80b270, L_0x13b80ae80, L_0x13b80ad20, C4<>;
S_0x15b6296c0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b629350;
 .timescale -9 -12;
P_0x15b629890 .param/l "i" 1 4 296, +C4<01>;
v0x15b629930_0 .net *"_ivl_1", 0 0, L_0x13b809de0;  1 drivers
v0x15b6299c0_0 .net *"_ivl_3", 31 0, L_0x13b809f20;  1 drivers
v0x15b629a50_0 .net *"_ivl_5", 29 0, L_0x13b809e80;  1 drivers
L_0x148041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b629ae0_0 .net *"_ivl_7", 1 0, L_0x148041840;  1 drivers
L_0x13b809e80 .part L_0x13b80b020, 0, 30;
L_0x13b809f20 .concat [ 2 30 0 0], L_0x148041840, L_0x13b809e80;
L_0x13b80a000 .functor MUXZ 32, L_0x13b80b020, L_0x13b809f20, L_0x13b809de0, C4<>;
S_0x15b629b80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b629350;
 .timescale -9 -12;
P_0x15b629d60 .param/l "i" 1 4 296, +C4<010>;
v0x15b629df0_0 .net *"_ivl_1", 0 0, L_0x13b80a160;  1 drivers
v0x15b629ea0_0 .net *"_ivl_3", 31 0, L_0x13b80a2e0;  1 drivers
v0x15b629f50_0 .net *"_ivl_5", 27 0, L_0x13b80a200;  1 drivers
L_0x148041888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b62a010_0 .net *"_ivl_7", 3 0, L_0x148041888;  1 drivers
L_0x13b80a200 .part L_0x13b80a000, 0, 28;
L_0x13b80a2e0 .concat [ 4 28 0 0], L_0x148041888, L_0x13b80a200;
L_0x13b80a400 .functor MUXZ 32, L_0x13b80a000, L_0x13b80a2e0, L_0x13b80a160, C4<>;
S_0x15b62a0c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b629350;
 .timescale -9 -12;
P_0x15b62a2b0 .param/l "i" 1 4 296, +C4<011>;
v0x15b62a340_0 .net *"_ivl_1", 0 0, L_0x13b80a520;  1 drivers
v0x15b62a3f0_0 .net *"_ivl_3", 31 0, L_0x13b80a6a0;  1 drivers
v0x15b62a4a0_0 .net *"_ivl_5", 23 0, L_0x13b80a5c0;  1 drivers
L_0x1480418d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b62a560_0 .net *"_ivl_7", 7 0, L_0x1480418d0;  1 drivers
L_0x13b80a5c0 .part L_0x13b80a400, 0, 24;
L_0x13b80a6a0 .concat [ 8 24 0 0], L_0x1480418d0, L_0x13b80a5c0;
L_0x13b80a7c0 .functor MUXZ 32, L_0x13b80a400, L_0x13b80a6a0, L_0x13b80a520, C4<>;
S_0x15b62a610 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15b629350;
 .timescale -9 -12;
P_0x15b62a7e0 .param/l "i" 1 4 296, +C4<0100>;
v0x15b62a880_0 .net *"_ivl_1", 0 0, L_0x13b80a8e0;  1 drivers
v0x15b62a930_0 .net *"_ivl_3", 31 0, L_0x13b80ab20;  1 drivers
v0x15b62a9e0_0 .net *"_ivl_5", 15 0, L_0x13b80aa80;  1 drivers
L_0x148041918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b62aaa0_0 .net *"_ivl_7", 15 0, L_0x148041918;  1 drivers
L_0x13b80aa80 .part L_0x13b80a7c0, 0, 16;
L_0x13b80ab20 .concat [ 16 16 0 0], L_0x148041918, L_0x13b80aa80;
L_0x13b80ac00 .functor MUXZ 32, L_0x13b80a7c0, L_0x13b80ab20, L_0x13b80a8e0, C4<>;
S_0x15b62b1d0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15b62b3a0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x15b62b3e0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x15b6fb400 .functor BUFZ 32, L_0x15b6faee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62ca40_0 .net *"_ivl_11", 0 0, L_0x1480412a0;  1 drivers
v0x15b62cb00_0 .net *"_ivl_6", 0 0, L_0x15b6fb000;  1 drivers
v0x15b62cbb0_0 .net *"_ivl_7", 31 0, L_0x15b6fb140;  1 drivers
v0x15b62cc70_0 .net *"_ivl_9", 30 0, L_0x15b6fb0a0;  1 drivers
v0x15b62cd20_0 .net "a", 31 0, L_0x15b6ddfb0;  alias, 1 drivers
v0x15b62ce10_0 .net "b", 4 0, L_0x15b6fa1a0;  alias, 1 drivers
v0x15b62cec0_0 .net "c", 31 0, L_0x15b6fb400;  alias, 1 drivers
v0x15b62cf70 .array "tmp", 0 4;
v0x15b62cf70_0 .net v0x15b62cf70 0, 31 0, L_0x15b6fb2a0; 1 drivers
v0x15b62cf70_1 .net v0x15b62cf70 1, 31 0, L_0x15b6fa520; 1 drivers
v0x15b62cf70_2 .net v0x15b62cf70 2, 31 0, L_0x15b6fa960; 1 drivers
v0x15b62cf70_3 .net v0x15b62cf70 3, 31 0, L_0x15b6f0100; 1 drivers
v0x15b62cf70_4 .net v0x15b62cf70 4, 31 0, L_0x15b6faee0; 1 drivers
L_0x15b6fa300 .part L_0x15b6fa1a0, 1, 1;
L_0x15b6fa680 .part L_0x15b6fa1a0, 2, 1;
L_0x15b6faa80 .part L_0x15b6fa1a0, 3, 1;
L_0x15b6fac40 .part L_0x15b6fa1a0, 4, 1;
L_0x15b6fb000 .part L_0x15b6fa1a0, 0, 1;
L_0x15b6fb0a0 .part L_0x15b6ddfb0, 1, 31;
L_0x15b6fb140 .concat [ 31 1 0 0], L_0x15b6fb0a0, L_0x1480412a0;
L_0x15b6fb2a0 .functor MUXZ 32, L_0x15b6ddfb0, L_0x15b6fb140, L_0x15b6fb000, C4<>;
S_0x15b62b5b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15b62b1d0;
 .timescale -9 -12;
P_0x15b62b780 .param/l "i" 1 4 317, +C4<01>;
v0x15b62b820_0 .net *"_ivl_1", 0 0, L_0x15b6fa300;  1 drivers
v0x15b62b8b0_0 .net *"_ivl_3", 31 0, L_0x15b6fa440;  1 drivers
v0x15b62b940_0 .net *"_ivl_5", 29 0, L_0x15b6fa3a0;  1 drivers
L_0x148041180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b62b9d0_0 .net *"_ivl_7", 1 0, L_0x148041180;  1 drivers
L_0x15b6fa3a0 .part L_0x15b6fb2a0, 2, 30;
L_0x15b6fa440 .concat [ 30 2 0 0], L_0x15b6fa3a0, L_0x148041180;
L_0x15b6fa520 .functor MUXZ 32, L_0x15b6fb2a0, L_0x15b6fa440, L_0x15b6fa300, C4<>;
S_0x15b62ba70 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15b62b1d0;
 .timescale -9 -12;
P_0x15b62bc50 .param/l "i" 1 4 317, +C4<010>;
v0x15b62bce0_0 .net *"_ivl_1", 0 0, L_0x15b6fa680;  1 drivers
v0x15b62bd90_0 .net *"_ivl_3", 31 0, L_0x15b6fa840;  1 drivers
v0x15b62be40_0 .net *"_ivl_5", 27 0, L_0x15b6fa7a0;  1 drivers
L_0x1480411c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b62bf00_0 .net *"_ivl_7", 3 0, L_0x1480411c8;  1 drivers
L_0x15b6fa7a0 .part L_0x15b6fa520, 4, 28;
L_0x15b6fa840 .concat [ 28 4 0 0], L_0x15b6fa7a0, L_0x1480411c8;
L_0x15b6fa960 .functor MUXZ 32, L_0x15b6fa520, L_0x15b6fa840, L_0x15b6fa680, C4<>;
S_0x15b62bfb0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15b62b1d0;
 .timescale -9 -12;
P_0x15b62c1a0 .param/l "i" 1 4 317, +C4<011>;
v0x15b62c230_0 .net *"_ivl_1", 0 0, L_0x15b6faa80;  1 drivers
v0x15b62c2e0_0 .net *"_ivl_3", 31 0, L_0x15b6effe0;  1 drivers
v0x15b62c390_0 .net *"_ivl_5", 23 0, L_0x15b6fab20;  1 drivers
L_0x148041210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b62c450_0 .net *"_ivl_7", 7 0, L_0x148041210;  1 drivers
L_0x15b6fab20 .part L_0x15b6fa960, 8, 24;
L_0x15b6effe0 .concat [ 24 8 0 0], L_0x15b6fab20, L_0x148041210;
L_0x15b6f0100 .functor MUXZ 32, L_0x15b6fa960, L_0x15b6effe0, L_0x15b6faa80, C4<>;
S_0x15b62c500 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x15b62b1d0;
 .timescale -9 -12;
P_0x15b62c6d0 .param/l "i" 1 4 317, +C4<0100>;
v0x15b62c770_0 .net *"_ivl_1", 0 0, L_0x15b6fac40;  1 drivers
v0x15b62c820_0 .net *"_ivl_3", 31 0, L_0x15b6fadc0;  1 drivers
v0x15b62c8d0_0 .net *"_ivl_5", 15 0, L_0x15b6face0;  1 drivers
L_0x148041258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b62c990_0 .net *"_ivl_7", 15 0, L_0x148041258;  1 drivers
L_0x15b6face0 .part L_0x15b6f0100, 16, 16;
L_0x15b6fadc0 .concat [ 16 16 0 0], L_0x15b6face0, L_0x148041258;
L_0x15b6faee0 .functor MUXZ 32, L_0x15b6f0100, L_0x15b6fadc0, L_0x15b6fac40, C4<>;
S_0x15b62d0c0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x15b62d280 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x15b62d2c0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x13b80e230 .functor BUFZ 99, L_0x13b80dc10, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x148041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62e970_0 .net *"_ivl_11", 0 0, L_0x148041cc0;  1 drivers
v0x15b62ea30_0 .net *"_ivl_6", 0 0, L_0x13b80dd30;  1 drivers
v0x15b62eae0_0 .net *"_ivl_7", 98 0, L_0x13b80df70;  1 drivers
v0x15b62eba0_0 .net *"_ivl_9", 97 0, L_0x13b80ded0;  1 drivers
v0x15b62ec50_0 .net "a", 98 0, L_0x13b80e2e0;  1 drivers
v0x15b62ed40_0 .net "b", 4 0, L_0x13b80cc50;  alias, 1 drivers
v0x15b62edf0_0 .net "c", 98 0, L_0x13b80e230;  alias, 1 drivers
v0x15b62eea0 .array "tmp", 0 4;
v0x15b62eea0_0 .net v0x15b62eea0 0, 98 0, L_0x13b80e0d0; 1 drivers
v0x15b62eea0_1 .net v0x15b62eea0 1, 98 0, L_0x13b80d070; 1 drivers
v0x15b62eea0_2 .net v0x15b62eea0 2, 98 0, L_0x13b80d470; 1 drivers
v0x15b62eea0_3 .net v0x15b62eea0 3, 98 0, L_0x13b80d830; 1 drivers
v0x15b62eea0_4 .net v0x15b62eea0 4, 98 0, L_0x13b80dc10; 1 drivers
L_0x13b80cdd0 .part L_0x13b80cc50, 1, 1;
L_0x13b80d1d0 .part L_0x13b80cc50, 2, 1;
L_0x13b80d590 .part L_0x13b80cc50, 3, 1;
L_0x13b80d950 .part L_0x13b80cc50, 4, 1;
L_0x13b80dd30 .part L_0x13b80cc50, 0, 1;
L_0x13b80ded0 .part L_0x13b80e2e0, 1, 98;
L_0x13b80df70 .concat [ 98 1 0 0], L_0x13b80ded0, L_0x148041cc0;
L_0x13b80e0d0 .functor MUXZ 99, L_0x13b80e2e0, L_0x13b80df70, L_0x13b80dd30, C4<>;
S_0x15b62d4f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15b62d0c0;
 .timescale -9 -12;
P_0x15b62d6b0 .param/l "i" 1 4 317, +C4<01>;
v0x15b62d750_0 .net *"_ivl_1", 0 0, L_0x13b80cdd0;  1 drivers
v0x15b62d7e0_0 .net *"_ivl_3", 98 0, L_0x13b80cf90;  1 drivers
v0x15b62d870_0 .net *"_ivl_5", 96 0, L_0x13b80cef0;  1 drivers
L_0x148041ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b62d900_0 .net *"_ivl_7", 1 0, L_0x148041ba0;  1 drivers
L_0x13b80cef0 .part L_0x13b80e0d0, 2, 97;
L_0x13b80cf90 .concat [ 97 2 0 0], L_0x13b80cef0, L_0x148041ba0;
L_0x13b80d070 .functor MUXZ 99, L_0x13b80e0d0, L_0x13b80cf90, L_0x13b80cdd0, C4<>;
S_0x15b62d9a0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15b62d0c0;
 .timescale -9 -12;
P_0x15b62db80 .param/l "i" 1 4 317, +C4<010>;
v0x15b62dc10_0 .net *"_ivl_1", 0 0, L_0x13b80d1d0;  1 drivers
v0x15b62dcc0_0 .net *"_ivl_3", 98 0, L_0x13b80d350;  1 drivers
v0x15b62dd70_0 .net *"_ivl_5", 94 0, L_0x13b80d270;  1 drivers
L_0x148041be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b62de30_0 .net *"_ivl_7", 3 0, L_0x148041be8;  1 drivers
L_0x13b80d270 .part L_0x13b80d070, 4, 95;
L_0x13b80d350 .concat [ 95 4 0 0], L_0x13b80d270, L_0x148041be8;
L_0x13b80d470 .functor MUXZ 99, L_0x13b80d070, L_0x13b80d350, L_0x13b80d1d0, C4<>;
S_0x15b62dee0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15b62d0c0;
 .timescale -9 -12;
P_0x15b62e0d0 .param/l "i" 1 4 317, +C4<011>;
v0x15b62e160_0 .net *"_ivl_1", 0 0, L_0x13b80d590;  1 drivers
v0x15b62e210_0 .net *"_ivl_3", 98 0, L_0x13b80d710;  1 drivers
v0x15b62e2c0_0 .net *"_ivl_5", 90 0, L_0x13b80d630;  1 drivers
L_0x148041c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b62e380_0 .net *"_ivl_7", 7 0, L_0x148041c30;  1 drivers
L_0x13b80d630 .part L_0x13b80d470, 8, 91;
L_0x13b80d710 .concat [ 91 8 0 0], L_0x13b80d630, L_0x148041c30;
L_0x13b80d830 .functor MUXZ 99, L_0x13b80d470, L_0x13b80d710, L_0x13b80d590, C4<>;
S_0x15b62e430 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x15b62d0c0;
 .timescale -9 -12;
P_0x15b62e600 .param/l "i" 1 4 317, +C4<0100>;
v0x15b62e6a0_0 .net *"_ivl_1", 0 0, L_0x13b80d950;  1 drivers
v0x15b62e750_0 .net *"_ivl_3", 98 0, L_0x13b80dad0;  1 drivers
v0x15b62e800_0 .net *"_ivl_5", 82 0, L_0x13b80d9f0;  1 drivers
L_0x148041c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b62e8c0_0 .net *"_ivl_7", 15 0, L_0x148041c78;  1 drivers
L_0x13b80d9f0 .part L_0x13b80d830, 16, 83;
L_0x13b80dad0 .concat [ 83 16 0 0], L_0x13b80d9f0, L_0x148041c78;
L_0x13b80dc10 .functor MUXZ 99, L_0x13b80d830, L_0x13b80dad0, L_0x13b80d950, C4<>;
S_0x15b62eff0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x15b628e40;
 .timescale -9 -12;
L_0x148040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62f1b0_0 .net/2u *"_ivl_0", 0 0, L_0x148040010;  1 drivers
L_0x15b6ddfb0 .concat [ 1 31 0 0], L_0x148040010, L_0x15b6f8b50;
S_0x15b62f270 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x15b628e40;
 .timescale -9 -12;
L_0x148040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62f470_0 .net/2u *"_ivl_0", 0 0, L_0x148040058;  1 drivers
L_0x15b6de0f0 .concat [ 1 31 0 0], L_0x148040058, L_0x15b6f8dc0;
S_0x15b62f510 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x15b628e40;
 .timescale -9 -12;
L_0x15b6de330 .functor NOT 1, L_0x15b6de230, C4<0>, C4<0>, C4<0>;
v0x15b62f6d0_0 .net *"_ivl_0", 0 0, L_0x15b6de230;  1 drivers
v0x15b62f790_0 .net *"_ivl_1", 0 0, L_0x15b6de330;  1 drivers
v0x15b62f830_0 .net *"_ivl_3", 31 0, L_0x15b6de3e0;  1 drivers
v0x15b62f8e0_0 .net *"_ivl_5", 0 0, L_0x15b6de650;  1 drivers
v0x15b62f990_0 .net *"_ivl_6", 30 0, L_0x15b6de590;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b62fa80_0 .net/2u *"_ivl_7", 0 0, L_0x1480400a0;  1 drivers
LS_0x15b6de3e0_0_0 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_4 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_8 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_12 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_16 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_20 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_24 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_0_28 .concat [ 1 1 1 1], L_0x15b6de330, L_0x15b6de330, L_0x15b6de330, L_0x15b6de330;
LS_0x15b6de3e0_1_0 .concat [ 4 4 4 4], LS_0x15b6de3e0_0_0, LS_0x15b6de3e0_0_4, LS_0x15b6de3e0_0_8, LS_0x15b6de3e0_0_12;
LS_0x15b6de3e0_1_4 .concat [ 4 4 4 4], LS_0x15b6de3e0_0_16, LS_0x15b6de3e0_0_20, LS_0x15b6de3e0_0_24, LS_0x15b6de3e0_0_28;
L_0x15b6de3e0 .concat [ 16 16 0 0], LS_0x15b6de3e0_1_0, LS_0x15b6de3e0_1_4;
LS_0x15b6de770_0_0 .concat [ 1 31 2 1], L_0x1480400a0, L_0x15b6de590, L_0x13b80bc20, L_0x15b6de650;
LS_0x15b6de770_0_4 .concat [ 32 0 0 0], L_0x15b6de3e0;
L_0x15b6de770 .concat [ 35 32 0 0], LS_0x15b6de770_0_0, LS_0x15b6de770_0_4;
S_0x15b62fb30 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15b62fcf0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15b62fd30 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15b64bcd0_0 .net "in", 31 0, L_0x15b6fc0a0;  alias, 1 drivers
v0x15b64bda0_0 .net "out", 4 0, L_0x13b809c40;  alias, 1 drivers
v0x15b64be70_0 .net "vld", 0 0, L_0x13b809990;  1 drivers
S_0x15b62fed0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b62fb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b62fdb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15b62fdf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15b64b750_0 .net "in", 31 0, L_0x15b6fc0a0;  alias, 1 drivers
v0x15b64b810_0 .net "out", 4 0, L_0x13b809c40;  alias, 1 drivers
v0x15b64b8d0_0 .net "vld", 0 0, L_0x13b809990;  alias, 1 drivers
L_0x13b804d20 .part L_0x15b6fc0a0, 0, 16;
L_0x13b8098f0 .part L_0x15b6fc0a0, 16, 16;
S_0x15b630250 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b62fed0;
 .timescale -9 -12;
L_0x13b809990 .functor OR 1, L_0x13b804910, L_0x13b8094e0, C4<0>, C4<0>;
L_0x1480417f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64af50_0 .net/2u *"_ivl_4", 0 0, L_0x1480417f8;  1 drivers
v0x15b64b010_0 .net *"_ivl_6", 4 0, L_0x13b809a40;  1 drivers
v0x15b64b0b0_0 .net *"_ivl_8", 4 0, L_0x13b809b20;  1 drivers
v0x15b64b160_0 .net "out_h", 3 0, L_0x13b809790;  1 drivers
v0x15b64b220_0 .net "out_l", 3 0, L_0x13b804bc0;  1 drivers
v0x15b64b2f0_0 .net "out_vh", 0 0, L_0x13b8094e0;  1 drivers
v0x15b64b3a0_0 .net "out_vl", 0 0, L_0x13b804910;  1 drivers
L_0x13b809a40 .concat [ 4 1 0 0], L_0x13b809790, L_0x1480417f8;
L_0x13b809b20 .concat [ 4 1 0 0], L_0x13b804bc0, L_0x13b804910;
L_0x13b809c40 .functor MUXZ 5, L_0x13b809b20, L_0x13b809a40, L_0x13b8094e0, C4<>;
S_0x15b630420 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b630250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6300e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b630120 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b63d720_0 .net "in", 15 0, L_0x13b8098f0;  1 drivers
v0x15b63d7e0_0 .net "out", 3 0, L_0x13b809790;  alias, 1 drivers
v0x15b63d890_0 .net "vld", 0 0, L_0x13b8094e0;  alias, 1 drivers
L_0x13b8070b0 .part L_0x13b8098f0, 0, 8;
L_0x13b809400 .part L_0x13b8098f0, 8, 8;
S_0x15b6307a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b630420;
 .timescale -9 -12;
L_0x13b8094e0 .functor OR 1, L_0x13b806ca0, L_0x13b808ff0, C4<0>, C4<0>;
L_0x1480417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b63cf20_0 .net/2u *"_ivl_4", 0 0, L_0x1480417b0;  1 drivers
v0x15b63cfe0_0 .net *"_ivl_6", 3 0, L_0x13b809590;  1 drivers
v0x15b63d080_0 .net *"_ivl_8", 3 0, L_0x13b809670;  1 drivers
v0x15b63d130_0 .net "out_h", 2 0, L_0x13b8092a0;  1 drivers
v0x15b63d1f0_0 .net "out_l", 2 0, L_0x13b806f50;  1 drivers
v0x15b63d2c0_0 .net "out_vh", 0 0, L_0x13b808ff0;  1 drivers
v0x15b63d370_0 .net "out_vl", 0 0, L_0x13b806ca0;  1 drivers
L_0x13b809590 .concat [ 3 1 0 0], L_0x13b8092a0, L_0x1480417b0;
L_0x13b809670 .concat [ 3 1 0 0], L_0x13b806f50, L_0x13b806ca0;
L_0x13b809790 .functor MUXZ 4, L_0x13b809670, L_0x13b809590, L_0x13b808ff0, C4<>;
S_0x15b630970 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6307a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b630630 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b630670 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6369b0_0 .net "in", 7 0, L_0x13b809400;  1 drivers
v0x15b636a70_0 .net "out", 2 0, L_0x13b8092a0;  alias, 1 drivers
v0x15b636b20_0 .net "vld", 0 0, L_0x13b808ff0;  alias, 1 drivers
L_0x13b807fe0 .part L_0x13b809400, 0, 4;
L_0x13b808f10 .part L_0x13b809400, 4, 4;
S_0x15b630cf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b630970;
 .timescale -9 -12;
L_0x13b808ff0 .functor OR 1, L_0x13b807bd0, L_0x13b808b00, C4<0>, C4<0>;
L_0x148041768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6361b0_0 .net/2u *"_ivl_4", 0 0, L_0x148041768;  1 drivers
v0x15b636270_0 .net *"_ivl_6", 2 0, L_0x13b8090a0;  1 drivers
v0x15b636310_0 .net *"_ivl_8", 2 0, L_0x13b809180;  1 drivers
v0x15b6363c0_0 .net "out_h", 1 0, L_0x13b808db0;  1 drivers
v0x15b636480_0 .net "out_l", 1 0, L_0x13b807e80;  1 drivers
v0x15b636550_0 .net "out_vh", 0 0, L_0x13b808b00;  1 drivers
v0x15b636600_0 .net "out_vl", 0 0, L_0x13b807bd0;  1 drivers
L_0x13b8090a0 .concat [ 2 1 0 0], L_0x13b808db0, L_0x148041768;
L_0x13b809180 .concat [ 2 1 0 0], L_0x13b807e80, L_0x13b807bd0;
L_0x13b8092a0 .functor MUXZ 3, L_0x13b809180, L_0x13b8090a0, L_0x13b808b00, C4<>;
S_0x15b630ec0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b630cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b630b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b630bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6335a0_0 .net "in", 3 0, L_0x13b808f10;  1 drivers
v0x15b633660_0 .net "out", 1 0, L_0x13b808db0;  alias, 1 drivers
v0x15b633710_0 .net "vld", 0 0, L_0x13b808b00;  alias, 1 drivers
L_0x13b8084c0 .part L_0x13b808f10, 0, 2;
L_0x13b8089e0 .part L_0x13b808f10, 2, 2;
S_0x15b631240 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b630ec0;
 .timescale -9 -12;
L_0x13b808b00 .functor OR 1, L_0x13b808080, L_0x13b8085e0, C4<0>, C4<0>;
L_0x148041720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b632da0_0 .net/2u *"_ivl_4", 0 0, L_0x148041720;  1 drivers
v0x15b632e60_0 .net *"_ivl_6", 1 0, L_0x13b808bb0;  1 drivers
v0x15b632f00_0 .net *"_ivl_8", 1 0, L_0x13b808c90;  1 drivers
v0x15b632fb0_0 .net "out_h", 0 0, L_0x13b8088b0;  1 drivers
v0x15b633070_0 .net "out_l", 0 0, L_0x13b808390;  1 drivers
v0x15b633140_0 .net "out_vh", 0 0, L_0x13b8085e0;  1 drivers
v0x15b6331f0_0 .net "out_vl", 0 0, L_0x13b808080;  1 drivers
L_0x13b808bb0 .concat [ 1 1 0 0], L_0x13b8088b0, L_0x148041720;
L_0x13b808c90 .concat [ 1 1 0 0], L_0x13b808390, L_0x13b808080;
L_0x13b808db0 .functor MUXZ 2, L_0x13b808c90, L_0x13b808bb0, L_0x13b8085e0, C4<>;
S_0x15b631410 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b631240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6310d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b631110 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b631e40_0 .net "in", 1 0, L_0x13b8089e0;  1 drivers
v0x15b631f00_0 .net "out", 0 0, L_0x13b8088b0;  alias, 1 drivers
v0x15b631fb0_0 .net "vld", 0 0, L_0x13b8085e0;  alias, 1 drivers
L_0x13b808680 .part L_0x13b8089e0, 1, 1;
L_0x13b808810 .part L_0x13b8089e0, 0, 1;
S_0x15b631790 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b631410;
 .timescale -9 -12;
L_0x13b808760 .functor NOT 1, L_0x13b808680, C4<0>, C4<0>, C4<0>;
L_0x13b8088b0 .functor AND 1, L_0x13b808760, L_0x13b808810, C4<1>, C4<1>;
v0x15b631960_0 .net *"_ivl_2", 0 0, L_0x13b808680;  1 drivers
v0x15b631a20_0 .net *"_ivl_3", 0 0, L_0x13b808760;  1 drivers
v0x15b631ac0_0 .net *"_ivl_5", 0 0, L_0x13b808810;  1 drivers
L_0x13b8085e0 .reduce/or L_0x13b8089e0;
S_0x15b631b50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b631410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b631b50
v0x15b631da0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b631da0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b631da0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x15b631da0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x15b631da0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b631da0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x15b6320b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b631240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b632280 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6322c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b632b30_0 .net "in", 1 0, L_0x13b8084c0;  1 drivers
v0x15b632bf0_0 .net "out", 0 0, L_0x13b808390;  alias, 1 drivers
v0x15b632ca0_0 .net "vld", 0 0, L_0x13b808080;  alias, 1 drivers
L_0x13b808160 .part L_0x13b8084c0, 1, 1;
L_0x13b8082f0 .part L_0x13b8084c0, 0, 1;
S_0x15b632490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6320b0;
 .timescale -9 -12;
L_0x13b808240 .functor NOT 1, L_0x13b808160, C4<0>, C4<0>, C4<0>;
L_0x13b808390 .functor AND 1, L_0x13b808240, L_0x13b8082f0, C4<1>, C4<1>;
v0x15b632650_0 .net *"_ivl_2", 0 0, L_0x13b808160;  1 drivers
v0x15b632710_0 .net *"_ivl_3", 0 0, L_0x13b808240;  1 drivers
v0x15b6327b0_0 .net *"_ivl_5", 0 0, L_0x13b8082f0;  1 drivers
L_0x13b808080 .reduce/or L_0x13b8084c0;
S_0x15b632840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6320b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b632840
v0x15b632a90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b632a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b632a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x15b632a90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x15b632a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b632a90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x15b6332a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b630ec0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6332a0
v0x15b6334f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6334f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6334f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x15b6334f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x15b6334f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6334f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x15b633810 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b630cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6339e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b633a20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b635f40_0 .net "in", 3 0, L_0x13b807fe0;  1 drivers
v0x15b636000_0 .net "out", 1 0, L_0x13b807e80;  alias, 1 drivers
v0x15b6360b0_0 .net "vld", 0 0, L_0x13b807bd0;  alias, 1 drivers
L_0x13b807590 .part L_0x13b807fe0, 0, 2;
L_0x13b807ab0 .part L_0x13b807fe0, 2, 2;
S_0x15b633bf0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b633810;
 .timescale -9 -12;
L_0x13b807bd0 .functor OR 1, L_0x13b807150, L_0x13b8076b0, C4<0>, C4<0>;
L_0x1480416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b635740_0 .net/2u *"_ivl_4", 0 0, L_0x1480416d8;  1 drivers
v0x15b635800_0 .net *"_ivl_6", 1 0, L_0x13b807c80;  1 drivers
v0x15b6358a0_0 .net *"_ivl_8", 1 0, L_0x13b807d60;  1 drivers
v0x15b635950_0 .net "out_h", 0 0, L_0x13b807980;  1 drivers
v0x15b635a10_0 .net "out_l", 0 0, L_0x13b807460;  1 drivers
v0x15b635ae0_0 .net "out_vh", 0 0, L_0x13b8076b0;  1 drivers
v0x15b635b90_0 .net "out_vl", 0 0, L_0x13b807150;  1 drivers
L_0x13b807c80 .concat [ 1 1 0 0], L_0x13b807980, L_0x1480416d8;
L_0x13b807d60 .concat [ 1 1 0 0], L_0x13b807460, L_0x13b807150;
L_0x13b807e80 .functor MUXZ 2, L_0x13b807d60, L_0x13b807c80, L_0x13b8076b0, C4<>;
S_0x15b633db0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b633bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b633aa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b633ae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6347e0_0 .net "in", 1 0, L_0x13b807ab0;  1 drivers
v0x15b6348a0_0 .net "out", 0 0, L_0x13b807980;  alias, 1 drivers
v0x15b634950_0 .net "vld", 0 0, L_0x13b8076b0;  alias, 1 drivers
L_0x13b807750 .part L_0x13b807ab0, 1, 1;
L_0x13b8078e0 .part L_0x13b807ab0, 0, 1;
S_0x15b634130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b633db0;
 .timescale -9 -12;
L_0x13b807830 .functor NOT 1, L_0x13b807750, C4<0>, C4<0>, C4<0>;
L_0x13b807980 .functor AND 1, L_0x13b807830, L_0x13b8078e0, C4<1>, C4<1>;
v0x15b634300_0 .net *"_ivl_2", 0 0, L_0x13b807750;  1 drivers
v0x15b6343c0_0 .net *"_ivl_3", 0 0, L_0x13b807830;  1 drivers
v0x15b634460_0 .net *"_ivl_5", 0 0, L_0x13b8078e0;  1 drivers
L_0x13b8076b0 .reduce/or L_0x13b807ab0;
S_0x15b6344f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b633db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6344f0
v0x15b634740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b634740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b634740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x15b634740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x15b634740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b634740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x15b634a50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b633bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b634c20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b634c60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6354d0_0 .net "in", 1 0, L_0x13b807590;  1 drivers
v0x15b635590_0 .net "out", 0 0, L_0x13b807460;  alias, 1 drivers
v0x15b635640_0 .net "vld", 0 0, L_0x13b807150;  alias, 1 drivers
L_0x13b807230 .part L_0x13b807590, 1, 1;
L_0x13b8073c0 .part L_0x13b807590, 0, 1;
S_0x15b634e30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b634a50;
 .timescale -9 -12;
L_0x13b807310 .functor NOT 1, L_0x13b807230, C4<0>, C4<0>, C4<0>;
L_0x13b807460 .functor AND 1, L_0x13b807310, L_0x13b8073c0, C4<1>, C4<1>;
v0x15b634ff0_0 .net *"_ivl_2", 0 0, L_0x13b807230;  1 drivers
v0x15b6350b0_0 .net *"_ivl_3", 0 0, L_0x13b807310;  1 drivers
v0x15b635150_0 .net *"_ivl_5", 0 0, L_0x13b8073c0;  1 drivers
L_0x13b807150 .reduce/or L_0x13b807590;
S_0x15b6351e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b634a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6351e0
v0x15b635430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b635430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b635430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x15b635430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x15b635430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b635430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x15b635c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b633810;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b635c40
v0x15b635e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b635e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b635e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x15b635e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x15b635e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b635e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x15b6366b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b630970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6366b0
v0x15b636900_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b636900_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b636900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x15b636900_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x15b636900_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b636900_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x15b636c20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6307a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b636df0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b636e30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b63ccb0_0 .net "in", 7 0, L_0x13b8070b0;  1 drivers
v0x15b63cd70_0 .net "out", 2 0, L_0x13b806f50;  alias, 1 drivers
v0x15b63ce20_0 .net "vld", 0 0, L_0x13b806ca0;  alias, 1 drivers
L_0x13b805c90 .part L_0x13b8070b0, 0, 4;
L_0x13b806bc0 .part L_0x13b8070b0, 4, 4;
S_0x15b637000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b636c20;
 .timescale -9 -12;
L_0x13b806ca0 .functor OR 1, L_0x13b805880, L_0x13b8067b0, C4<0>, C4<0>;
L_0x148041690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b63c4b0_0 .net/2u *"_ivl_4", 0 0, L_0x148041690;  1 drivers
v0x15b63c570_0 .net *"_ivl_6", 2 0, L_0x13b806d50;  1 drivers
v0x15b63c610_0 .net *"_ivl_8", 2 0, L_0x13b806e30;  1 drivers
v0x15b63c6c0_0 .net "out_h", 1 0, L_0x13b806a60;  1 drivers
v0x15b63c780_0 .net "out_l", 1 0, L_0x13b805b30;  1 drivers
v0x15b63c850_0 .net "out_vh", 0 0, L_0x13b8067b0;  1 drivers
v0x15b63c900_0 .net "out_vl", 0 0, L_0x13b805880;  1 drivers
L_0x13b806d50 .concat [ 2 1 0 0], L_0x13b806a60, L_0x148041690;
L_0x13b806e30 .concat [ 2 1 0 0], L_0x13b805b30, L_0x13b805880;
L_0x13b806f50 .functor MUXZ 3, L_0x13b806e30, L_0x13b806d50, L_0x13b8067b0, C4<>;
S_0x15b6371c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b637000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b636eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b636ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6398a0_0 .net "in", 3 0, L_0x13b806bc0;  1 drivers
v0x15b639960_0 .net "out", 1 0, L_0x13b806a60;  alias, 1 drivers
v0x15b639a10_0 .net "vld", 0 0, L_0x13b8067b0;  alias, 1 drivers
L_0x13b806170 .part L_0x13b806bc0, 0, 2;
L_0x13b806690 .part L_0x13b806bc0, 2, 2;
S_0x15b637540 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6371c0;
 .timescale -9 -12;
L_0x13b8067b0 .functor OR 1, L_0x13b805d30, L_0x13b806290, C4<0>, C4<0>;
L_0x148041648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6390a0_0 .net/2u *"_ivl_4", 0 0, L_0x148041648;  1 drivers
v0x15b639160_0 .net *"_ivl_6", 1 0, L_0x13b806860;  1 drivers
v0x15b639200_0 .net *"_ivl_8", 1 0, L_0x13b806940;  1 drivers
v0x15b6392b0_0 .net "out_h", 0 0, L_0x13b806560;  1 drivers
v0x15b639370_0 .net "out_l", 0 0, L_0x13b806040;  1 drivers
v0x15b639440_0 .net "out_vh", 0 0, L_0x13b806290;  1 drivers
v0x15b6394f0_0 .net "out_vl", 0 0, L_0x13b805d30;  1 drivers
L_0x13b806860 .concat [ 1 1 0 0], L_0x13b806560, L_0x148041648;
L_0x13b806940 .concat [ 1 1 0 0], L_0x13b806040, L_0x13b805d30;
L_0x13b806a60 .functor MUXZ 2, L_0x13b806940, L_0x13b806860, L_0x13b806290, C4<>;
S_0x15b637710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b637540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6373d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b637410 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b638140_0 .net "in", 1 0, L_0x13b806690;  1 drivers
v0x15b638200_0 .net "out", 0 0, L_0x13b806560;  alias, 1 drivers
v0x15b6382b0_0 .net "vld", 0 0, L_0x13b806290;  alias, 1 drivers
L_0x13b806330 .part L_0x13b806690, 1, 1;
L_0x13b8064c0 .part L_0x13b806690, 0, 1;
S_0x15b637a90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b637710;
 .timescale -9 -12;
L_0x13b806410 .functor NOT 1, L_0x13b806330, C4<0>, C4<0>, C4<0>;
L_0x13b806560 .functor AND 1, L_0x13b806410, L_0x13b8064c0, C4<1>, C4<1>;
v0x15b637c60_0 .net *"_ivl_2", 0 0, L_0x13b806330;  1 drivers
v0x15b637d20_0 .net *"_ivl_3", 0 0, L_0x13b806410;  1 drivers
v0x15b637dc0_0 .net *"_ivl_5", 0 0, L_0x13b8064c0;  1 drivers
L_0x13b806290 .reduce/or L_0x13b806690;
S_0x15b637e50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b637710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b637e50
v0x15b6380a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6380a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6380a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x15b6380a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x15b6380a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6380a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x15b6383b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b637540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b638580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6385c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b638e30_0 .net "in", 1 0, L_0x13b806170;  1 drivers
v0x15b638ef0_0 .net "out", 0 0, L_0x13b806040;  alias, 1 drivers
v0x15b638fa0_0 .net "vld", 0 0, L_0x13b805d30;  alias, 1 drivers
L_0x13b805e10 .part L_0x13b806170, 1, 1;
L_0x13b805fa0 .part L_0x13b806170, 0, 1;
S_0x15b638790 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6383b0;
 .timescale -9 -12;
L_0x13b805ef0 .functor NOT 1, L_0x13b805e10, C4<0>, C4<0>, C4<0>;
L_0x13b806040 .functor AND 1, L_0x13b805ef0, L_0x13b805fa0, C4<1>, C4<1>;
v0x15b638950_0 .net *"_ivl_2", 0 0, L_0x13b805e10;  1 drivers
v0x15b638a10_0 .net *"_ivl_3", 0 0, L_0x13b805ef0;  1 drivers
v0x15b638ab0_0 .net *"_ivl_5", 0 0, L_0x13b805fa0;  1 drivers
L_0x13b805d30 .reduce/or L_0x13b806170;
S_0x15b638b40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6383b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b638b40
v0x15b638d90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b638d90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b638d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x15b638d90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x15b638d90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b638d90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x15b6395a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6371c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6395a0
v0x15b6397f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6397f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6397f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x15b6397f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x15b6397f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6397f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x15b639b10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b637000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b639ce0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b639d20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b63c240_0 .net "in", 3 0, L_0x13b805c90;  1 drivers
v0x15b63c300_0 .net "out", 1 0, L_0x13b805b30;  alias, 1 drivers
v0x15b63c3b0_0 .net "vld", 0 0, L_0x13b805880;  alias, 1 drivers
L_0x13b805240 .part L_0x13b805c90, 0, 2;
L_0x13b805760 .part L_0x13b805c90, 2, 2;
S_0x15b639ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b639b10;
 .timescale -9 -12;
L_0x13b805880 .functor OR 1, L_0x13b804e40, L_0x13b805360, C4<0>, C4<0>;
L_0x148041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b63ba40_0 .net/2u *"_ivl_4", 0 0, L_0x148041600;  1 drivers
v0x15b63bb00_0 .net *"_ivl_6", 1 0, L_0x13b805930;  1 drivers
v0x15b63bba0_0 .net *"_ivl_8", 1 0, L_0x13b805a10;  1 drivers
v0x15b63bc50_0 .net "out_h", 0 0, L_0x13b805630;  1 drivers
v0x15b63bd10_0 .net "out_l", 0 0, L_0x13b805110;  1 drivers
v0x15b63bde0_0 .net "out_vh", 0 0, L_0x13b805360;  1 drivers
v0x15b63be90_0 .net "out_vl", 0 0, L_0x13b804e40;  1 drivers
L_0x13b805930 .concat [ 1 1 0 0], L_0x13b805630, L_0x148041600;
L_0x13b805a10 .concat [ 1 1 0 0], L_0x13b805110, L_0x13b804e40;
L_0x13b805b30 .functor MUXZ 2, L_0x13b805a10, L_0x13b805930, L_0x13b805360, C4<>;
S_0x15b63a0b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b639ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b639da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b639de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b63aae0_0 .net "in", 1 0, L_0x13b805760;  1 drivers
v0x15b63aba0_0 .net "out", 0 0, L_0x13b805630;  alias, 1 drivers
v0x15b63ac50_0 .net "vld", 0 0, L_0x13b805360;  alias, 1 drivers
L_0x13b805400 .part L_0x13b805760, 1, 1;
L_0x13b805590 .part L_0x13b805760, 0, 1;
S_0x15b63a430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b63a0b0;
 .timescale -9 -12;
L_0x13b8054e0 .functor NOT 1, L_0x13b805400, C4<0>, C4<0>, C4<0>;
L_0x13b805630 .functor AND 1, L_0x13b8054e0, L_0x13b805590, C4<1>, C4<1>;
v0x15b63a600_0 .net *"_ivl_2", 0 0, L_0x13b805400;  1 drivers
v0x15b63a6c0_0 .net *"_ivl_3", 0 0, L_0x13b8054e0;  1 drivers
v0x15b63a760_0 .net *"_ivl_5", 0 0, L_0x13b805590;  1 drivers
L_0x13b805360 .reduce/or L_0x13b805760;
S_0x15b63a7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63a0b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63a7f0
v0x15b63aa40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b63aa40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63aa40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x15b63aa40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x15b63aa40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63aa40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x15b63ad50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b639ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63af20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b63af60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b63b7d0_0 .net "in", 1 0, L_0x13b805240;  1 drivers
v0x15b63b890_0 .net "out", 0 0, L_0x13b805110;  alias, 1 drivers
v0x15b63b940_0 .net "vld", 0 0, L_0x13b804e40;  alias, 1 drivers
L_0x13b804ee0 .part L_0x13b805240, 1, 1;
L_0x13b805070 .part L_0x13b805240, 0, 1;
S_0x15b63b130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b63ad50;
 .timescale -9 -12;
L_0x13b804fc0 .functor NOT 1, L_0x13b804ee0, C4<0>, C4<0>, C4<0>;
L_0x13b805110 .functor AND 1, L_0x13b804fc0, L_0x13b805070, C4<1>, C4<1>;
v0x15b63b2f0_0 .net *"_ivl_2", 0 0, L_0x13b804ee0;  1 drivers
v0x15b63b3b0_0 .net *"_ivl_3", 0 0, L_0x13b804fc0;  1 drivers
v0x15b63b450_0 .net *"_ivl_5", 0 0, L_0x13b805070;  1 drivers
L_0x13b804e40 .reduce/or L_0x13b805240;
S_0x15b63b4e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63ad50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63b4e0
v0x15b63b730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b63b730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63b730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x15b63b730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x15b63b730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63b730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x15b63bf40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b639b10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63bf40
v0x15b63c190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b63c190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63c190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x15b63c190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x15b63c190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63c190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x15b63c9b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b636c20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63c9b0
v0x15b63cc00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b63cc00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63cc00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x15b63cc00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x15b63cc00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63cc00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x15b63d420 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b630420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63d420
v0x15b63d670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b63d670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63d670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x15b63d670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x15b63d670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63d670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x15b63d990 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b630250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63db60 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b63dba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b64ace0_0 .net "in", 15 0, L_0x13b804d20;  1 drivers
v0x15b64ada0_0 .net "out", 3 0, L_0x13b804bc0;  alias, 1 drivers
v0x15b64ae50_0 .net "vld", 0 0, L_0x13b804910;  alias, 1 drivers
L_0x15b6fe430 .part L_0x13b804d20, 0, 8;
L_0x13b804830 .part L_0x13b804d20, 8, 8;
S_0x15b63dd70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b63d990;
 .timescale -9 -12;
L_0x13b804910 .functor OR 1, L_0x15b6fe020, L_0x13b804420, C4<0>, C4<0>;
L_0x1480415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64a4e0_0 .net/2u *"_ivl_4", 0 0, L_0x1480415b8;  1 drivers
v0x15b64a5a0_0 .net *"_ivl_6", 3 0, L_0x13b8049c0;  1 drivers
v0x15b64a640_0 .net *"_ivl_8", 3 0, L_0x13b804aa0;  1 drivers
v0x15b64a6f0_0 .net "out_h", 2 0, L_0x13b8046d0;  1 drivers
v0x15b64a7b0_0 .net "out_l", 2 0, L_0x15b6fe2d0;  1 drivers
v0x15b64a880_0 .net "out_vh", 0 0, L_0x13b804420;  1 drivers
v0x15b64a930_0 .net "out_vl", 0 0, L_0x15b6fe020;  1 drivers
L_0x13b8049c0 .concat [ 3 1 0 0], L_0x13b8046d0, L_0x1480415b8;
L_0x13b804aa0 .concat [ 3 1 0 0], L_0x15b6fe2d0, L_0x15b6fe020;
L_0x13b804bc0 .functor MUXZ 4, L_0x13b804aa0, L_0x13b8049c0, L_0x13b804420, C4<>;
S_0x15b63df30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b63dd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63dc20 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b63dc60 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b643f70_0 .net "in", 7 0, L_0x13b804830;  1 drivers
v0x15b644030_0 .net "out", 2 0, L_0x13b8046d0;  alias, 1 drivers
v0x15b6440e0_0 .net "vld", 0 0, L_0x13b804420;  alias, 1 drivers
L_0x15b6ff360 .part L_0x13b804830, 0, 4;
L_0x13b804340 .part L_0x13b804830, 4, 4;
S_0x15b63e2b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b63df30;
 .timescale -9 -12;
L_0x13b804420 .functor OR 1, L_0x15b6fef50, L_0x15b6ffe80, C4<0>, C4<0>;
L_0x148041570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b643770_0 .net/2u *"_ivl_4", 0 0, L_0x148041570;  1 drivers
v0x15b643830_0 .net *"_ivl_6", 2 0, L_0x13b8044d0;  1 drivers
v0x15b6438d0_0 .net *"_ivl_8", 2 0, L_0x13b8045b0;  1 drivers
v0x15b643980_0 .net "out_h", 1 0, L_0x13b8041e0;  1 drivers
v0x15b643a40_0 .net "out_l", 1 0, L_0x15b6ff200;  1 drivers
v0x15b643b10_0 .net "out_vh", 0 0, L_0x15b6ffe80;  1 drivers
v0x15b643bc0_0 .net "out_vl", 0 0, L_0x15b6fef50;  1 drivers
L_0x13b8044d0 .concat [ 2 1 0 0], L_0x13b8041e0, L_0x148041570;
L_0x13b8045b0 .concat [ 2 1 0 0], L_0x15b6ff200, L_0x15b6fef50;
L_0x13b8046d0 .functor MUXZ 3, L_0x13b8045b0, L_0x13b8044d0, L_0x15b6ffe80, C4<>;
S_0x15b63e480 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b63e2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63e140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b63e180 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b640b60_0 .net "in", 3 0, L_0x13b804340;  1 drivers
v0x15b640c20_0 .net "out", 1 0, L_0x13b8041e0;  alias, 1 drivers
v0x15b640cd0_0 .net "vld", 0 0, L_0x15b6ffe80;  alias, 1 drivers
L_0x15b6ff840 .part L_0x13b804340, 0, 2;
L_0x15b6ffd60 .part L_0x13b804340, 2, 2;
S_0x15b63e800 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b63e480;
 .timescale -9 -12;
L_0x15b6ffe80 .functor OR 1, L_0x15b6ff400, L_0x15b6ff960, C4<0>, C4<0>;
L_0x148041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b640360_0 .net/2u *"_ivl_4", 0 0, L_0x148041528;  1 drivers
v0x15b640420_0 .net *"_ivl_6", 1 0, L_0x15b6fff30;  1 drivers
v0x15b6404c0_0 .net *"_ivl_8", 1 0, L_0x13b8040c0;  1 drivers
v0x15b640570_0 .net "out_h", 0 0, L_0x15b6ffc30;  1 drivers
v0x15b640630_0 .net "out_l", 0 0, L_0x15b6ff710;  1 drivers
v0x15b640700_0 .net "out_vh", 0 0, L_0x15b6ff960;  1 drivers
v0x15b6407b0_0 .net "out_vl", 0 0, L_0x15b6ff400;  1 drivers
L_0x15b6fff30 .concat [ 1 1 0 0], L_0x15b6ffc30, L_0x148041528;
L_0x13b8040c0 .concat [ 1 1 0 0], L_0x15b6ff710, L_0x15b6ff400;
L_0x13b8041e0 .functor MUXZ 2, L_0x13b8040c0, L_0x15b6fff30, L_0x15b6ff960, C4<>;
S_0x15b63e9d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b63e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63e690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b63e6d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b63f400_0 .net "in", 1 0, L_0x15b6ffd60;  1 drivers
v0x15b63f4c0_0 .net "out", 0 0, L_0x15b6ffc30;  alias, 1 drivers
v0x15b63f570_0 .net "vld", 0 0, L_0x15b6ff960;  alias, 1 drivers
L_0x15b6ffa00 .part L_0x15b6ffd60, 1, 1;
L_0x15b6ffb90 .part L_0x15b6ffd60, 0, 1;
S_0x15b63ed50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b63e9d0;
 .timescale -9 -12;
L_0x15b6ffae0 .functor NOT 1, L_0x15b6ffa00, C4<0>, C4<0>, C4<0>;
L_0x15b6ffc30 .functor AND 1, L_0x15b6ffae0, L_0x15b6ffb90, C4<1>, C4<1>;
v0x15b63ef20_0 .net *"_ivl_2", 0 0, L_0x15b6ffa00;  1 drivers
v0x15b63efe0_0 .net *"_ivl_3", 0 0, L_0x15b6ffae0;  1 drivers
v0x15b63f080_0 .net *"_ivl_5", 0 0, L_0x15b6ffb90;  1 drivers
L_0x15b6ff960 .reduce/or L_0x15b6ffd60;
S_0x15b63f110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63e9d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63f110
v0x15b63f360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b63f360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b63f360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x15b63f360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x15b63f360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b63f360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x15b63f670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b63e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b63f840 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b63f880 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6400f0_0 .net "in", 1 0, L_0x15b6ff840;  1 drivers
v0x15b6401b0_0 .net "out", 0 0, L_0x15b6ff710;  alias, 1 drivers
v0x15b640260_0 .net "vld", 0 0, L_0x15b6ff400;  alias, 1 drivers
L_0x15b6ff4e0 .part L_0x15b6ff840, 1, 1;
L_0x15b6ff670 .part L_0x15b6ff840, 0, 1;
S_0x15b63fa50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b63f670;
 .timescale -9 -12;
L_0x15b6ff5c0 .functor NOT 1, L_0x15b6ff4e0, C4<0>, C4<0>, C4<0>;
L_0x15b6ff710 .functor AND 1, L_0x15b6ff5c0, L_0x15b6ff670, C4<1>, C4<1>;
v0x15b63fc10_0 .net *"_ivl_2", 0 0, L_0x15b6ff4e0;  1 drivers
v0x15b63fcd0_0 .net *"_ivl_3", 0 0, L_0x15b6ff5c0;  1 drivers
v0x15b63fd70_0 .net *"_ivl_5", 0 0, L_0x15b6ff670;  1 drivers
L_0x15b6ff400 .reduce/or L_0x15b6ff840;
S_0x15b63fe00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63f670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b63fe00
v0x15b640050_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b640050_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b640050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x15b640050_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x15b640050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b640050_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x15b640860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63e480;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b640860
v0x15b640ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b640ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b640ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x15b640ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x15b640ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b640ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x15b640dd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b63e2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b640fa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b640fe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b643500_0 .net "in", 3 0, L_0x15b6ff360;  1 drivers
v0x15b6435c0_0 .net "out", 1 0, L_0x15b6ff200;  alias, 1 drivers
v0x15b643670_0 .net "vld", 0 0, L_0x15b6fef50;  alias, 1 drivers
L_0x15b6fe910 .part L_0x15b6ff360, 0, 2;
L_0x15b6fee30 .part L_0x15b6ff360, 2, 2;
S_0x15b6411b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b640dd0;
 .timescale -9 -12;
L_0x15b6fef50 .functor OR 1, L_0x15b6fe4d0, L_0x15b6fea30, C4<0>, C4<0>;
L_0x1480414e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b642d00_0 .net/2u *"_ivl_4", 0 0, L_0x1480414e0;  1 drivers
v0x15b642dc0_0 .net *"_ivl_6", 1 0, L_0x15b6ff000;  1 drivers
v0x15b642e60_0 .net *"_ivl_8", 1 0, L_0x15b6ff0e0;  1 drivers
v0x15b642f10_0 .net "out_h", 0 0, L_0x15b6fed00;  1 drivers
v0x15b642fd0_0 .net "out_l", 0 0, L_0x15b6fe7e0;  1 drivers
v0x15b6430a0_0 .net "out_vh", 0 0, L_0x15b6fea30;  1 drivers
v0x15b643150_0 .net "out_vl", 0 0, L_0x15b6fe4d0;  1 drivers
L_0x15b6ff000 .concat [ 1 1 0 0], L_0x15b6fed00, L_0x1480414e0;
L_0x15b6ff0e0 .concat [ 1 1 0 0], L_0x15b6fe7e0, L_0x15b6fe4d0;
L_0x15b6ff200 .functor MUXZ 2, L_0x15b6ff0e0, L_0x15b6ff000, L_0x15b6fea30, C4<>;
S_0x15b641370 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6411b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b641060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6410a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b641da0_0 .net "in", 1 0, L_0x15b6fee30;  1 drivers
v0x15b641e60_0 .net "out", 0 0, L_0x15b6fed00;  alias, 1 drivers
v0x15b641f10_0 .net "vld", 0 0, L_0x15b6fea30;  alias, 1 drivers
L_0x15b6fead0 .part L_0x15b6fee30, 1, 1;
L_0x15b6fec60 .part L_0x15b6fee30, 0, 1;
S_0x15b6416f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b641370;
 .timescale -9 -12;
L_0x15b6febb0 .functor NOT 1, L_0x15b6fead0, C4<0>, C4<0>, C4<0>;
L_0x15b6fed00 .functor AND 1, L_0x15b6febb0, L_0x15b6fec60, C4<1>, C4<1>;
v0x15b6418c0_0 .net *"_ivl_2", 0 0, L_0x15b6fead0;  1 drivers
v0x15b641980_0 .net *"_ivl_3", 0 0, L_0x15b6febb0;  1 drivers
v0x15b641a20_0 .net *"_ivl_5", 0 0, L_0x15b6fec60;  1 drivers
L_0x15b6fea30 .reduce/or L_0x15b6fee30;
S_0x15b641ab0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b641370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b641ab0
v0x15b641d00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b641d00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b641d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x15b641d00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x15b641d00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b641d00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x15b642010 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6411b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6421e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b642220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b642a90_0 .net "in", 1 0, L_0x15b6fe910;  1 drivers
v0x15b642b50_0 .net "out", 0 0, L_0x15b6fe7e0;  alias, 1 drivers
v0x15b642c00_0 .net "vld", 0 0, L_0x15b6fe4d0;  alias, 1 drivers
L_0x15b6fe5b0 .part L_0x15b6fe910, 1, 1;
L_0x15b6fe740 .part L_0x15b6fe910, 0, 1;
S_0x15b6423f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b642010;
 .timescale -9 -12;
L_0x15b6fe690 .functor NOT 1, L_0x15b6fe5b0, C4<0>, C4<0>, C4<0>;
L_0x15b6fe7e0 .functor AND 1, L_0x15b6fe690, L_0x15b6fe740, C4<1>, C4<1>;
v0x15b6425b0_0 .net *"_ivl_2", 0 0, L_0x15b6fe5b0;  1 drivers
v0x15b642670_0 .net *"_ivl_3", 0 0, L_0x15b6fe690;  1 drivers
v0x15b642710_0 .net *"_ivl_5", 0 0, L_0x15b6fe740;  1 drivers
L_0x15b6fe4d0 .reduce/or L_0x15b6fe910;
S_0x15b6427a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b642010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6427a0
v0x15b6429f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6429f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6429f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x15b6429f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x15b6429f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6429f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x15b643200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b640dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b643200
v0x15b643450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b643450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b643450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x15b643450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x15b643450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b643450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x15b643c70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63df30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b643c70
v0x15b643ec0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b643ec0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b643ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x15b643ec0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x15b643ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b643ec0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x15b6441e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b63dd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6443b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6443f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b64a270_0 .net "in", 7 0, L_0x15b6fe430;  1 drivers
v0x15b64a330_0 .net "out", 2 0, L_0x15b6fe2d0;  alias, 1 drivers
v0x15b64a3e0_0 .net "vld", 0 0, L_0x15b6fe020;  alias, 1 drivers
L_0x15b6fd010 .part L_0x15b6fe430, 0, 4;
L_0x15b6fdf40 .part L_0x15b6fe430, 4, 4;
S_0x15b6445c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6441e0;
 .timescale -9 -12;
L_0x15b6fe020 .functor OR 1, L_0x15b6fcc00, L_0x15b6fdb30, C4<0>, C4<0>;
L_0x148041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b649a70_0 .net/2u *"_ivl_4", 0 0, L_0x148041498;  1 drivers
v0x15b649b30_0 .net *"_ivl_6", 2 0, L_0x15b6fe0d0;  1 drivers
v0x15b649bd0_0 .net *"_ivl_8", 2 0, L_0x15b6fe1b0;  1 drivers
v0x15b649c80_0 .net "out_h", 1 0, L_0x15b6fdde0;  1 drivers
v0x15b649d40_0 .net "out_l", 1 0, L_0x15b6fceb0;  1 drivers
v0x15b649e10_0 .net "out_vh", 0 0, L_0x15b6fdb30;  1 drivers
v0x15b649ec0_0 .net "out_vl", 0 0, L_0x15b6fcc00;  1 drivers
L_0x15b6fe0d0 .concat [ 2 1 0 0], L_0x15b6fdde0, L_0x148041498;
L_0x15b6fe1b0 .concat [ 2 1 0 0], L_0x15b6fceb0, L_0x15b6fcc00;
L_0x15b6fe2d0 .functor MUXZ 3, L_0x15b6fe1b0, L_0x15b6fe0d0, L_0x15b6fdb30, C4<>;
S_0x15b644780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6445c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b644470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6444b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b646e60_0 .net "in", 3 0, L_0x15b6fdf40;  1 drivers
v0x15b646f20_0 .net "out", 1 0, L_0x15b6fdde0;  alias, 1 drivers
v0x15b646fd0_0 .net "vld", 0 0, L_0x15b6fdb30;  alias, 1 drivers
L_0x15b6fd4f0 .part L_0x15b6fdf40, 0, 2;
L_0x15b6fda10 .part L_0x15b6fdf40, 2, 2;
S_0x15b644b00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b644780;
 .timescale -9 -12;
L_0x15b6fdb30 .functor OR 1, L_0x15b6fd0b0, L_0x15b6fd610, C4<0>, C4<0>;
L_0x148041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b646660_0 .net/2u *"_ivl_4", 0 0, L_0x148041450;  1 drivers
v0x15b646720_0 .net *"_ivl_6", 1 0, L_0x15b6fdbe0;  1 drivers
v0x15b6467c0_0 .net *"_ivl_8", 1 0, L_0x15b6fdcc0;  1 drivers
v0x15b646870_0 .net "out_h", 0 0, L_0x15b6fd8e0;  1 drivers
v0x15b646930_0 .net "out_l", 0 0, L_0x15b6fd3c0;  1 drivers
v0x15b646a00_0 .net "out_vh", 0 0, L_0x15b6fd610;  1 drivers
v0x15b646ab0_0 .net "out_vl", 0 0, L_0x15b6fd0b0;  1 drivers
L_0x15b6fdbe0 .concat [ 1 1 0 0], L_0x15b6fd8e0, L_0x148041450;
L_0x15b6fdcc0 .concat [ 1 1 0 0], L_0x15b6fd3c0, L_0x15b6fd0b0;
L_0x15b6fdde0 .functor MUXZ 2, L_0x15b6fdcc0, L_0x15b6fdbe0, L_0x15b6fd610, C4<>;
S_0x15b644cd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b644b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b644990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6449d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b645700_0 .net "in", 1 0, L_0x15b6fda10;  1 drivers
v0x15b6457c0_0 .net "out", 0 0, L_0x15b6fd8e0;  alias, 1 drivers
v0x15b645870_0 .net "vld", 0 0, L_0x15b6fd610;  alias, 1 drivers
L_0x15b6fd6b0 .part L_0x15b6fda10, 1, 1;
L_0x15b6fd840 .part L_0x15b6fda10, 0, 1;
S_0x15b645050 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b644cd0;
 .timescale -9 -12;
L_0x15b6fd790 .functor NOT 1, L_0x15b6fd6b0, C4<0>, C4<0>, C4<0>;
L_0x15b6fd8e0 .functor AND 1, L_0x15b6fd790, L_0x15b6fd840, C4<1>, C4<1>;
v0x15b645220_0 .net *"_ivl_2", 0 0, L_0x15b6fd6b0;  1 drivers
v0x15b6452e0_0 .net *"_ivl_3", 0 0, L_0x15b6fd790;  1 drivers
v0x15b645380_0 .net *"_ivl_5", 0 0, L_0x15b6fd840;  1 drivers
L_0x15b6fd610 .reduce/or L_0x15b6fda10;
S_0x15b645410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b644cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b645410
v0x15b645660_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b645660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b645660_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x15b645660_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x15b645660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b645660_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x15b645970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b644b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b645b40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b645b80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6463f0_0 .net "in", 1 0, L_0x15b6fd4f0;  1 drivers
v0x15b6464b0_0 .net "out", 0 0, L_0x15b6fd3c0;  alias, 1 drivers
v0x15b646560_0 .net "vld", 0 0, L_0x15b6fd0b0;  alias, 1 drivers
L_0x15b6fd190 .part L_0x15b6fd4f0, 1, 1;
L_0x15b6fd320 .part L_0x15b6fd4f0, 0, 1;
S_0x15b645d50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b645970;
 .timescale -9 -12;
L_0x15b6fd270 .functor NOT 1, L_0x15b6fd190, C4<0>, C4<0>, C4<0>;
L_0x15b6fd3c0 .functor AND 1, L_0x15b6fd270, L_0x15b6fd320, C4<1>, C4<1>;
v0x15b645f10_0 .net *"_ivl_2", 0 0, L_0x15b6fd190;  1 drivers
v0x15b645fd0_0 .net *"_ivl_3", 0 0, L_0x15b6fd270;  1 drivers
v0x15b646070_0 .net *"_ivl_5", 0 0, L_0x15b6fd320;  1 drivers
L_0x15b6fd0b0 .reduce/or L_0x15b6fd4f0;
S_0x15b646100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b645970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b646100
v0x15b646350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b646350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b646350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x15b646350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x15b646350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b646350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x15b646b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b644780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b646b60
v0x15b646db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b646db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b646db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x15b646db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x15b646db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b646db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x15b6470d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6445c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6472a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6472e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b649800_0 .net "in", 3 0, L_0x15b6fd010;  1 drivers
v0x15b6498c0_0 .net "out", 1 0, L_0x15b6fceb0;  alias, 1 drivers
v0x15b649970_0 .net "vld", 0 0, L_0x15b6fcc00;  alias, 1 drivers
L_0x15b6fc5c0 .part L_0x15b6fd010, 0, 2;
L_0x15b6fcae0 .part L_0x15b6fd010, 2, 2;
S_0x15b6474b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6470d0;
 .timescale -9 -12;
L_0x15b6fcc00 .functor OR 1, L_0x15b6fbf50, L_0x15b6fc6e0, C4<0>, C4<0>;
L_0x148041408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b649000_0 .net/2u *"_ivl_4", 0 0, L_0x148041408;  1 drivers
v0x15b6490c0_0 .net *"_ivl_6", 1 0, L_0x15b6fccb0;  1 drivers
v0x15b649160_0 .net *"_ivl_8", 1 0, L_0x15b6fcd90;  1 drivers
v0x15b649210_0 .net "out_h", 0 0, L_0x15b6fc9b0;  1 drivers
v0x15b6492d0_0 .net "out_l", 0 0, L_0x15b6fc490;  1 drivers
v0x15b6493a0_0 .net "out_vh", 0 0, L_0x15b6fc6e0;  1 drivers
v0x15b649450_0 .net "out_vl", 0 0, L_0x15b6fbf50;  1 drivers
L_0x15b6fccb0 .concat [ 1 1 0 0], L_0x15b6fc9b0, L_0x148041408;
L_0x15b6fcd90 .concat [ 1 1 0 0], L_0x15b6fc490, L_0x15b6fbf50;
L_0x15b6fceb0 .functor MUXZ 2, L_0x15b6fcd90, L_0x15b6fccb0, L_0x15b6fc6e0, C4<>;
S_0x15b647670 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6474b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b647360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6473a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6480a0_0 .net "in", 1 0, L_0x15b6fcae0;  1 drivers
v0x15b648160_0 .net "out", 0 0, L_0x15b6fc9b0;  alias, 1 drivers
v0x15b648210_0 .net "vld", 0 0, L_0x15b6fc6e0;  alias, 1 drivers
L_0x15b6fc780 .part L_0x15b6fcae0, 1, 1;
L_0x15b6fc910 .part L_0x15b6fcae0, 0, 1;
S_0x15b6479f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b647670;
 .timescale -9 -12;
L_0x15b6fc860 .functor NOT 1, L_0x15b6fc780, C4<0>, C4<0>, C4<0>;
L_0x15b6fc9b0 .functor AND 1, L_0x15b6fc860, L_0x15b6fc910, C4<1>, C4<1>;
v0x15b647bc0_0 .net *"_ivl_2", 0 0, L_0x15b6fc780;  1 drivers
v0x15b647c80_0 .net *"_ivl_3", 0 0, L_0x15b6fc860;  1 drivers
v0x15b647d20_0 .net *"_ivl_5", 0 0, L_0x15b6fc910;  1 drivers
L_0x15b6fc6e0 .reduce/or L_0x15b6fcae0;
S_0x15b647db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b647670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b647db0
v0x15b648000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b648000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b648000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x15b648000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x15b648000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b648000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x15b648310 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6474b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6484e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b648520 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b648d90_0 .net "in", 1 0, L_0x15b6fc5c0;  1 drivers
v0x15b648e50_0 .net "out", 0 0, L_0x15b6fc490;  alias, 1 drivers
v0x15b648f00_0 .net "vld", 0 0, L_0x15b6fbf50;  alias, 1 drivers
L_0x15b6fc2a0 .part L_0x15b6fc5c0, 1, 1;
L_0x15b6fc3f0 .part L_0x15b6fc5c0, 0, 1;
S_0x15b6486f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b648310;
 .timescale -9 -12;
L_0x15b6fc340 .functor NOT 1, L_0x15b6fc2a0, C4<0>, C4<0>, C4<0>;
L_0x15b6fc490 .functor AND 1, L_0x15b6fc340, L_0x15b6fc3f0, C4<1>, C4<1>;
v0x15b6488b0_0 .net *"_ivl_2", 0 0, L_0x15b6fc2a0;  1 drivers
v0x15b648970_0 .net *"_ivl_3", 0 0, L_0x15b6fc340;  1 drivers
v0x15b648a10_0 .net *"_ivl_5", 0 0, L_0x15b6fc3f0;  1 drivers
L_0x15b6fbf50 .reduce/or L_0x15b6fc5c0;
S_0x15b648aa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b648310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b648aa0
v0x15b648cf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b648cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b648cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x15b648cf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x15b648cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b648cf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x15b649500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6470d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b649500
v0x15b649750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b649750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b649750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x15b649750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x15b649750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b649750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x15b649f70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6441e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b649f70
v0x15b64a1c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b64a1c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b64a1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x15b64a1c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x15b64a1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b64a1c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x15b64a9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b63d990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b64a9e0
v0x15b64ac30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b64ac30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b64ac30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x15b64ac30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x15b64ac30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b64ac30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x15b64b450 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b62fed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b64b450
v0x15b64b6a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x15b64b6a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b64b6a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x15b64b6a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x15b64b6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b64b6a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x15b64b9c0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b62fb30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b64b9c0
v0x15b64bc20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x15b64bc20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b64bc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x15b64bc20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x15b64bc20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b64bc20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x15b64bf30 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x15b628e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b64bf30
v0x15b64c1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x15b64c1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b64c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x15b64c1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x15b64c1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b64c1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x15b64c250 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15b62f430 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1480419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64cae0_0 .net/2u *"_ivl_0", 0 0, L_0x1480419f0;  1 drivers
L_0x148041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64cba0_0 .net/2u *"_ivl_4", 0 0, L_0x148041a38;  1 drivers
v0x15b64cc40_0 .net "a", 7 0, L_0x13b80bb00;  1 drivers
v0x15b64ccf0_0 .net "ain", 8 0, L_0x13b80b740;  1 drivers
v0x15b64cdb0_0 .net "b", 7 0, L_0x13b80b5c0;  1 drivers
v0x15b64ce90_0 .net "bin", 8 0, L_0x13b80b860;  1 drivers
v0x15b64cf30_0 .net "c", 8 0, L_0x13b80b980;  alias, 1 drivers
L_0x13b80b740 .concat [ 8 1 0 0], L_0x13b80bb00, L_0x1480419f0;
L_0x13b80b860 .concat [ 8 1 0 0], L_0x13b80b5c0, L_0x148041a38;
S_0x15b64c600 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b64c250;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15b64c7d0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x15b64c4d0_0 .net "a", 8 0, L_0x13b80b740;  alias, 1 drivers
v0x15b64c920_0 .net "b", 8 0, L_0x13b80b860;  alias, 1 drivers
v0x15b64c9d0_0 .net "c", 8 0, L_0x13b80b980;  alias, 1 drivers
L_0x13b80b980 .arith/sub 9, L_0x13b80b740, L_0x13b80b860;
S_0x15b64d020 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x15b64d1e0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x148040ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64d350_0 .net/2u *"_ivl_0", 0 0, L_0x148040ef8;  1 drivers
v0x15b64d410_0 .net *"_ivl_11", 5 0, L_0x15b6f9120;  1 drivers
v0x15b64d4b0_0 .net *"_ivl_2", 5 0, L_0x15b6f8f60;  1 drivers
L_0x148040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64d540_0 .net/2u *"_ivl_4", 0 0, L_0x148040f40;  1 drivers
v0x15b64d5d0_0 .net *"_ivl_6", 5 0, L_0x15b6f9000;  1 drivers
L_0x148040f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15b64d6a0_0 .net *"_ivl_8", 5 0, L_0x148040f88;  1 drivers
v0x15b64d750_0 .net "rc", 0 0, L_0x15b6f8600;  alias, 1 drivers
v0x15b64d7f0_0 .net "regime", 4 0, L_0x15b6f87f0;  alias, 1 drivers
v0x15b64d8a0_0 .net "regime_N", 5 0, L_0x15b6f9220;  alias, 1 drivers
L_0x15b6f8f60 .concat [ 5 1 0 0], L_0x15b6f87f0, L_0x148040ef8;
L_0x15b6f9000 .concat [ 5 1 0 0], L_0x15b6f87f0, L_0x148040f40;
L_0x15b6f9120 .arith/sub 6, L_0x148040f88, L_0x15b6f9000;
L_0x15b6f9220 .functor MUXZ 6, L_0x15b6f9120, L_0x15b6f8f60, L_0x15b6f8600, C4<>;
S_0x15b64da00 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x15b64d660 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x148040fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64dcf0_0 .net/2u *"_ivl_0", 0 0, L_0x148040fd0;  1 drivers
v0x15b64ddb0_0 .net *"_ivl_11", 5 0, L_0x15b6f9580;  1 drivers
v0x15b64de50_0 .net *"_ivl_2", 5 0, L_0x15b6f9380;  1 drivers
L_0x148041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64dee0_0 .net/2u *"_ivl_4", 0 0, L_0x148041018;  1 drivers
v0x15b64df70_0 .net *"_ivl_6", 5 0, L_0x15b6f9460;  1 drivers
L_0x148041060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x15b64e040_0 .net *"_ivl_8", 5 0, L_0x148041060;  1 drivers
v0x15b64e0f0_0 .net "rc", 0 0, L_0x15b6f8350;  alias, 1 drivers
v0x15b64e190_0 .net "regime", 4 0, L_0x15b6f86a0;  alias, 1 drivers
v0x15b64e240_0 .net "regime_N", 5 0, L_0x15b6f96c0;  alias, 1 drivers
L_0x15b6f9380 .concat [ 5 1 0 0], L_0x15b6f86a0, L_0x148040fd0;
L_0x15b6f9460 .concat [ 5 1 0 0], L_0x15b6f86a0, L_0x148041018;
L_0x15b6f9580 .arith/sub 6, L_0x148041060, L_0x15b6f9460;
L_0x15b6f96c0 .functor MUXZ 6, L_0x15b6f9580, L_0x15b6f9380, L_0x15b6f8350, C4<>;
S_0x15b64e3a0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x15b64e000 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x15b64e5a0_0 .net *"_ivl_0", 8 0, L_0x13b80b660;  1 drivers
L_0x148041ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b64e6e0_0 .net *"_ivl_3", 7 0, L_0x148041ac8;  1 drivers
v0x15b64e790_0 .net "a", 8 0, L_0x13b80b980;  alias, 1 drivers
v0x15b64e880_0 .net "c", 8 0, L_0x13b80bdb0;  alias, 1 drivers
v0x15b64e930_0 .net "mant_ovf", 0 0, L_0x13b80bf30;  1 drivers
L_0x13b80b660 .concat [ 1 8 0 0], L_0x13b80bf30, L_0x148041ac8;
L_0x13b80bdb0 .arith/sum 9, L_0x13b80b980, L_0x13b80b660;
S_0x15b64ea20 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x15b64ebe0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x15b6507c0_0 .net "a", 31 0, L_0x15b6de0f0;  alias, 1 drivers
v0x15b6508b0_0 .net "b", 31 0, L_0x15b6fb400;  alias, 1 drivers
v0x15b650940_0 .net "c", 32 0, L_0x15b6fbaf0;  alias, 1 drivers
v0x15b6509d0_0 .net "c_add", 32 0, L_0x15b6fb6f0;  1 drivers
v0x15b650ab0_0 .net "c_sub", 32 0, L_0x15b6fb9f0;  1 drivers
v0x15b650bc0_0 .net "op", 0 0, L_0x15b6f8450;  alias, 1 drivers
L_0x15b6fbaf0 .functor MUXZ 33, L_0x15b6fb9f0, L_0x15b6fb6f0, L_0x15b6f8450, C4<>;
S_0x15b64ed60 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15b64ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b64ef30 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1480412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64f520_0 .net/2u *"_ivl_0", 0 0, L_0x1480412e8;  1 drivers
L_0x148041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b64f5e0_0 .net/2u *"_ivl_4", 0 0, L_0x148041330;  1 drivers
v0x15b64f680_0 .net "a", 31 0, L_0x15b6de0f0;  alias, 1 drivers
v0x15b64f730_0 .net "ain", 32 0, L_0x15b6fb4b0;  1 drivers
v0x15b64f7f0_0 .net "b", 31 0, L_0x15b6fb400;  alias, 1 drivers
v0x15b64f8c0_0 .net "bin", 32 0, L_0x15b6fb5d0;  1 drivers
v0x15b64f970_0 .net "c", 32 0, L_0x15b6fb6f0;  alias, 1 drivers
L_0x15b6fb4b0 .concat [ 32 1 0 0], L_0x15b6de0f0, L_0x1480412e8;
L_0x15b6fb5d0 .concat [ 32 1 0 0], L_0x15b6fb400, L_0x148041330;
S_0x15b64f040 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15b64ed60;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b64f210 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15b64f320_0 .net "a", 32 0, L_0x15b6fb4b0;  alias, 1 drivers
v0x15b64f3e0_0 .net "b", 32 0, L_0x15b6fb5d0;  alias, 1 drivers
v0x15b64f480_0 .net "c", 32 0, L_0x15b6fb6f0;  alias, 1 drivers
L_0x15b6fb6f0 .arith/sum 33, L_0x15b6fb4b0, L_0x15b6fb5d0;
S_0x15b64fa60 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15b64ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b64fc30 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x148041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b650270_0 .net/2u *"_ivl_0", 0 0, L_0x148041378;  1 drivers
L_0x1480413c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b650330_0 .net/2u *"_ivl_4", 0 0, L_0x1480413c0;  1 drivers
v0x15b6503d0_0 .net "a", 31 0, L_0x15b6de0f0;  alias, 1 drivers
v0x15b6504a0_0 .net "ain", 32 0, L_0x15b6fb7f0;  1 drivers
v0x15b650550_0 .net "b", 31 0, L_0x15b6fb400;  alias, 1 drivers
v0x15b650660_0 .net "bin", 32 0, L_0x15b6fb8d0;  1 drivers
v0x15b6506f0_0 .net "c", 32 0, L_0x15b6fb9f0;  alias, 1 drivers
L_0x15b6fb7f0 .concat [ 32 1 0 0], L_0x15b6de0f0, L_0x148041378;
L_0x15b6fb8d0 .concat [ 32 1 0 0], L_0x15b6fb400, L_0x1480413c0;
S_0x15b64fda0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b64fa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b64ff60 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x15b650070_0 .net "a", 32 0, L_0x15b6fb7f0;  alias, 1 drivers
v0x15b650130_0 .net "b", 32 0, L_0x15b6fb8d0;  alias, 1 drivers
v0x15b6501d0_0 .net "c", 32 0, L_0x15b6fb9f0;  alias, 1 drivers
L_0x15b6fb9f0 .arith/sub 33, L_0x15b6fb7f0, L_0x15b6fb8d0;
S_0x15b650c70 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b650e30 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x148041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b651480_0 .net/2u *"_ivl_0", 0 0, L_0x148041d98;  1 drivers
L_0x148041de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b651540_0 .net/2u *"_ivl_4", 0 0, L_0x148041de0;  1 drivers
v0x15b6515e0_0 .net "a", 31 0, L_0x13b80f2a0;  1 drivers
v0x15b651690_0 .net "ain", 32 0, L_0x13b80e630;  1 drivers
v0x15b651750_0 .net "b", 31 0, L_0x13b80ebd0;  alias, 1 drivers
v0x15b651830_0 .net "bin", 32 0, L_0x13b80e750;  1 drivers
v0x15b6518d0_0 .net "c", 32 0, L_0x13b80f1a0;  alias, 1 drivers
L_0x13b80e630 .concat [ 32 1 0 0], L_0x13b80f2a0, L_0x148041d98;
L_0x13b80e750 .concat [ 32 1 0 0], L_0x13b80ebd0, L_0x148041de0;
S_0x15b650fa0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15b650c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x15b651170 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x15b651280_0 .net "a", 32 0, L_0x13b80e630;  alias, 1 drivers
v0x15b651340_0 .net "b", 32 0, L_0x13b80e750;  alias, 1 drivers
v0x15b6513e0_0 .net "c", 32 0, L_0x13b80f1a0;  alias, 1 drivers
L_0x13b80f1a0 .arith/sum 33, L_0x13b80e630, L_0x13b80e750;
S_0x15b6519c0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15b651b80 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15b651bc0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15b651c00 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x15b6e01a0 .functor BUFZ 32, L_0x15b6dfd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b6e0330 .functor NOT 32, L_0x15b6e01a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1480405b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15b6ea190 .functor XOR 1, L_0x15b6e0210, L_0x1480405b0, C4<0>, C4<0>;
v0x15b670450_0 .net/2u *"_ivl_10", 0 0, L_0x1480405b0;  1 drivers
v0x15b670500_0 .net *"_ivl_12", 0 0, L_0x15b6ea190;  1 drivers
L_0x1480405f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15b6705b0_0 .net/2u *"_ivl_16", 4 0, L_0x1480405f8;  1 drivers
v0x15b670670_0 .net *"_ivl_18", 4 0, L_0x15b6ea3e0;  1 drivers
v0x15b670720_0 .net *"_ivl_23", 29 0, L_0x15b6ebb00;  1 drivers
L_0x1480407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b670810_0 .net/2u *"_ivl_24", 1 0, L_0x1480407a8;  1 drivers
v0x15b6708c0_0 .net *"_ivl_4", 31 0, L_0x15b6e0330;  1 drivers
v0x15b670970_0 .net *"_ivl_9", 30 0, L_0x15b6ea0f0;  1 drivers
v0x15b670a20_0 .net "exp", 1 0, L_0x15b6ebd00;  alias, 1 drivers
v0x15b670b30_0 .net "in", 31 0, L_0x15b6dfd90;  alias, 1 drivers
v0x15b670be0_0 .net "k", 4 0, L_0x15b6e9f50;  1 drivers
v0x15b670c80_0 .net "mant", 29 0, L_0x15b6ebe30;  alias, 1 drivers
v0x15b670d30_0 .net "rc", 0 0, L_0x15b6e0210;  alias, 1 drivers
v0x15b670dd0_0 .net "regime", 4 0, L_0x15b6ea4e0;  alias, 1 drivers
v0x15b670e80_0 .net "xin", 31 0, L_0x15b6e01a0;  1 drivers
v0x15b670f30_0 .net "xin_r", 31 0, L_0x15b6e03a0;  1 drivers
v0x15b670fe0_0 .net "xin_tmp", 31 0, L_0x15b6eba10;  1 drivers
L_0x15b6e0210 .part L_0x15b6e01a0, 30, 1;
L_0x15b6e03a0 .functor MUXZ 32, L_0x15b6e01a0, L_0x15b6e0330, L_0x15b6e0210, C4<>;
L_0x15b6ea0f0 .part L_0x15b6e03a0, 0, 31;
L_0x15b6ea280 .concat [ 1 31 0 0], L_0x15b6ea190, L_0x15b6ea0f0;
L_0x15b6ea3e0 .arith/sub 5, L_0x15b6e9f50, L_0x1480405f8;
L_0x15b6ea4e0 .functor MUXZ 5, L_0x15b6e9f50, L_0x15b6ea3e0, L_0x15b6e0210, C4<>;
L_0x15b6ebb00 .part L_0x15b6e01a0, 0, 30;
L_0x15b6ebbe0 .concat [ 2 30 0 0], L_0x1480407a8, L_0x15b6ebb00;
L_0x15b6ebd00 .part L_0x15b6eba10, 30, 2;
L_0x15b6ebe30 .part L_0x15b6eba10, 0, 30;
S_0x15b651df0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15b6519c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b651df0
v0x15b652080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x15b652080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b652080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x15b652080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x15b652080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b652080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x15b652130 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15b6519c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15b652300 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15b652340 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x15b6eba10 .functor BUFZ 32, L_0x15b6eb460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6539c0_0 .net *"_ivl_11", 0 0, L_0x148040760;  1 drivers
v0x15b653a80_0 .net *"_ivl_6", 0 0, L_0x15b6eb580;  1 drivers
v0x15b653b30_0 .net *"_ivl_7", 31 0, L_0x15b6eb710;  1 drivers
v0x15b653bf0_0 .net *"_ivl_9", 30 0, L_0x15b6eb650;  1 drivers
v0x15b653ca0_0 .net "a", 31 0, L_0x15b6ebbe0;  1 drivers
v0x15b653d90_0 .net "b", 4 0, L_0x15b6e9f50;  alias, 1 drivers
v0x15b653e40_0 .net "c", 31 0, L_0x15b6eba10;  alias, 1 drivers
v0x15b653ef0 .array "tmp", 0 4;
v0x15b653ef0_0 .net v0x15b653ef0 0, 31 0, L_0x15b6eb8b0; 1 drivers
v0x15b653ef0_1 .net v0x15b653ef0 1, 31 0, L_0x15b6ea860; 1 drivers
v0x15b653ef0_2 .net v0x15b653ef0 2, 31 0, L_0x15b6eace0; 1 drivers
v0x15b653ef0_3 .net v0x15b653ef0 3, 31 0, L_0x15b6eb0a0; 1 drivers
v0x15b653ef0_4 .net v0x15b653ef0 4, 31 0, L_0x15b6eb460; 1 drivers
L_0x15b6ea600 .part L_0x15b6e9f50, 1, 1;
L_0x15b6ea9c0 .part L_0x15b6e9f50, 2, 1;
L_0x15b6eae00 .part L_0x15b6e9f50, 3, 1;
L_0x15b6eb1c0 .part L_0x15b6e9f50, 4, 1;
L_0x15b6eb580 .part L_0x15b6e9f50, 0, 1;
L_0x15b6eb650 .part L_0x15b6ebbe0, 0, 31;
L_0x15b6eb710 .concat [ 1 31 0 0], L_0x148040760, L_0x15b6eb650;
L_0x15b6eb8b0 .functor MUXZ 32, L_0x15b6ebbe0, L_0x15b6eb710, L_0x15b6eb580, C4<>;
S_0x15b652530 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b652130;
 .timescale -9 -12;
P_0x15b652700 .param/l "i" 1 4 296, +C4<01>;
v0x15b6527a0_0 .net *"_ivl_1", 0 0, L_0x15b6ea600;  1 drivers
v0x15b652830_0 .net *"_ivl_3", 31 0, L_0x15b6ea740;  1 drivers
v0x15b6528c0_0 .net *"_ivl_5", 29 0, L_0x15b6ea6a0;  1 drivers
L_0x148040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b652950_0 .net *"_ivl_7", 1 0, L_0x148040640;  1 drivers
L_0x15b6ea6a0 .part L_0x15b6eb8b0, 0, 30;
L_0x15b6ea740 .concat [ 2 30 0 0], L_0x148040640, L_0x15b6ea6a0;
L_0x15b6ea860 .functor MUXZ 32, L_0x15b6eb8b0, L_0x15b6ea740, L_0x15b6ea600, C4<>;
S_0x15b6529f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b652130;
 .timescale -9 -12;
P_0x15b652bd0 .param/l "i" 1 4 296, +C4<010>;
v0x15b652c60_0 .net *"_ivl_1", 0 0, L_0x15b6ea9c0;  1 drivers
v0x15b652d10_0 .net *"_ivl_3", 31 0, L_0x15b6eac00;  1 drivers
v0x15b652dc0_0 .net *"_ivl_5", 27 0, L_0x15b6eab60;  1 drivers
L_0x148040688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b652e80_0 .net *"_ivl_7", 3 0, L_0x148040688;  1 drivers
L_0x15b6eab60 .part L_0x15b6ea860, 0, 28;
L_0x15b6eac00 .concat [ 4 28 0 0], L_0x148040688, L_0x15b6eab60;
L_0x15b6eace0 .functor MUXZ 32, L_0x15b6ea860, L_0x15b6eac00, L_0x15b6ea9c0, C4<>;
S_0x15b652f30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b652130;
 .timescale -9 -12;
P_0x15b653120 .param/l "i" 1 4 296, +C4<011>;
v0x15b6531b0_0 .net *"_ivl_1", 0 0, L_0x15b6eae00;  1 drivers
v0x15b653260_0 .net *"_ivl_3", 31 0, L_0x15b6eaf80;  1 drivers
v0x15b653310_0 .net *"_ivl_5", 23 0, L_0x15b6eaea0;  1 drivers
L_0x1480406d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b6533d0_0 .net *"_ivl_7", 7 0, L_0x1480406d0;  1 drivers
L_0x15b6eaea0 .part L_0x15b6eace0, 0, 24;
L_0x15b6eaf80 .concat [ 8 24 0 0], L_0x1480406d0, L_0x15b6eaea0;
L_0x15b6eb0a0 .functor MUXZ 32, L_0x15b6eace0, L_0x15b6eaf80, L_0x15b6eae00, C4<>;
S_0x15b653480 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15b652130;
 .timescale -9 -12;
P_0x15b653650 .param/l "i" 1 4 296, +C4<0100>;
v0x15b6536f0_0 .net *"_ivl_1", 0 0, L_0x15b6eb1c0;  1 drivers
v0x15b6537a0_0 .net *"_ivl_3", 31 0, L_0x15b6eb340;  1 drivers
v0x15b653850_0 .net *"_ivl_5", 15 0, L_0x15b6eb260;  1 drivers
L_0x148040718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b653910_0 .net *"_ivl_7", 15 0, L_0x148040718;  1 drivers
L_0x15b6eb260 .part L_0x15b6eb0a0, 0, 16;
L_0x15b6eb340 .concat [ 16 16 0 0], L_0x148040718, L_0x15b6eb260;
L_0x15b6eb460 .functor MUXZ 32, L_0x15b6eb0a0, L_0x15b6eb340, L_0x15b6eb1c0, C4<>;
S_0x15b654040 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15b6519c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15b654200 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15b654240 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15b6701f0_0 .net "in", 31 0, L_0x15b6ea280;  1 drivers
v0x15b6702c0_0 .net "out", 4 0, L_0x15b6e9f50;  alias, 1 drivers
v0x15b670390_0 .net "vld", 0 0, L_0x15b6e9ca0;  1 drivers
S_0x15b6543f0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b654040;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6542c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15b654300 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15b66fc70_0 .net "in", 31 0, L_0x15b6ea280;  alias, 1 drivers
v0x15b66fd30_0 .net "out", 4 0, L_0x15b6e9f50;  alias, 1 drivers
v0x15b66fdf0_0 .net "vld", 0 0, L_0x15b6e9ca0;  alias, 1 drivers
L_0x15b6e4fb0 .part L_0x15b6ea280, 0, 16;
L_0x15b6e9c00 .part L_0x15b6ea280, 16, 16;
S_0x15b654770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6543f0;
 .timescale -9 -12;
L_0x15b6e9ca0 .functor OR 1, L_0x15b6e4ba0, L_0x15b6e97f0, C4<0>, C4<0>;
L_0x148040568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b66f470_0 .net/2u *"_ivl_4", 0 0, L_0x148040568;  1 drivers
v0x15b66f530_0 .net *"_ivl_6", 4 0, L_0x15b6e9d50;  1 drivers
v0x15b66f5d0_0 .net *"_ivl_8", 4 0, L_0x15b6e9e30;  1 drivers
v0x15b66f680_0 .net "out_h", 3 0, L_0x15b6e9aa0;  1 drivers
v0x15b66f740_0 .net "out_l", 3 0, L_0x15b6e4e50;  1 drivers
v0x15b66f810_0 .net "out_vh", 0 0, L_0x15b6e97f0;  1 drivers
v0x15b66f8c0_0 .net "out_vl", 0 0, L_0x15b6e4ba0;  1 drivers
L_0x15b6e9d50 .concat [ 4 1 0 0], L_0x15b6e9aa0, L_0x148040568;
L_0x15b6e9e30 .concat [ 4 1 0 0], L_0x15b6e4e50, L_0x15b6e4ba0;
L_0x15b6e9f50 .functor MUXZ 5, L_0x15b6e9e30, L_0x15b6e9d50, L_0x15b6e97f0, C4<>;
S_0x15b654940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b654770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b654600 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b654640 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b661c40_0 .net "in", 15 0, L_0x15b6e9c00;  1 drivers
v0x15b661d00_0 .net "out", 3 0, L_0x15b6e9aa0;  alias, 1 drivers
v0x15b661db0_0 .net "vld", 0 0, L_0x15b6e97f0;  alias, 1 drivers
L_0x15b6e7340 .part L_0x15b6e9c00, 0, 8;
L_0x15b6e9710 .part L_0x15b6e9c00, 8, 8;
S_0x15b654cc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b654940;
 .timescale -9 -12;
L_0x15b6e97f0 .functor OR 1, L_0x15b6e6f30, L_0x15b6e9300, C4<0>, C4<0>;
L_0x148040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b661440_0 .net/2u *"_ivl_4", 0 0, L_0x148040520;  1 drivers
v0x15b661500_0 .net *"_ivl_6", 3 0, L_0x15b6e98a0;  1 drivers
v0x15b6615a0_0 .net *"_ivl_8", 3 0, L_0x15b6e9980;  1 drivers
v0x15b661650_0 .net "out_h", 2 0, L_0x15b6e95b0;  1 drivers
v0x15b661710_0 .net "out_l", 2 0, L_0x15b6e71e0;  1 drivers
v0x15b6617e0_0 .net "out_vh", 0 0, L_0x15b6e9300;  1 drivers
v0x15b661890_0 .net "out_vl", 0 0, L_0x15b6e6f30;  1 drivers
L_0x15b6e98a0 .concat [ 3 1 0 0], L_0x15b6e95b0, L_0x148040520;
L_0x15b6e9980 .concat [ 3 1 0 0], L_0x15b6e71e0, L_0x15b6e6f30;
L_0x15b6e9aa0 .functor MUXZ 4, L_0x15b6e9980, L_0x15b6e98a0, L_0x15b6e9300, C4<>;
S_0x15b654e90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b654cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b654b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b654b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b65aed0_0 .net "in", 7 0, L_0x15b6e9710;  1 drivers
v0x15b65af90_0 .net "out", 2 0, L_0x15b6e95b0;  alias, 1 drivers
v0x15b65b040_0 .net "vld", 0 0, L_0x15b6e9300;  alias, 1 drivers
L_0x15b6e8270 .part L_0x15b6e9710, 0, 4;
L_0x15b6e9220 .part L_0x15b6e9710, 4, 4;
S_0x15b655210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b654e90;
 .timescale -9 -12;
L_0x15b6e9300 .functor OR 1, L_0x15b6e7e60, L_0x15b6e8d90, C4<0>, C4<0>;
L_0x1480404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b65a6d0_0 .net/2u *"_ivl_4", 0 0, L_0x1480404d8;  1 drivers
v0x15b65a790_0 .net *"_ivl_6", 2 0, L_0x15b6e93b0;  1 drivers
v0x15b65a830_0 .net *"_ivl_8", 2 0, L_0x15b6e9490;  1 drivers
v0x15b65a8e0_0 .net "out_h", 1 0, L_0x15b6e9100;  1 drivers
v0x15b65a9a0_0 .net "out_l", 1 0, L_0x15b6e8110;  1 drivers
v0x15b65aa70_0 .net "out_vh", 0 0, L_0x15b6e8d90;  1 drivers
v0x15b65ab20_0 .net "out_vl", 0 0, L_0x15b6e7e60;  1 drivers
L_0x15b6e93b0 .concat [ 2 1 0 0], L_0x15b6e9100, L_0x1480404d8;
L_0x15b6e9490 .concat [ 2 1 0 0], L_0x15b6e8110, L_0x15b6e7e60;
L_0x15b6e95b0 .functor MUXZ 3, L_0x15b6e9490, L_0x15b6e93b0, L_0x15b6e8d90, C4<>;
S_0x15b6553e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b655210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6550a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6550e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b657ac0_0 .net "in", 3 0, L_0x15b6e9220;  1 drivers
v0x15b657b80_0 .net "out", 1 0, L_0x15b6e9100;  alias, 1 drivers
v0x15b657c30_0 .net "vld", 0 0, L_0x15b6e8d90;  alias, 1 drivers
L_0x15b6e8750 .part L_0x15b6e9220, 0, 2;
L_0x15b6e8c70 .part L_0x15b6e9220, 2, 2;
S_0x15b655760 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6553e0;
 .timescale -9 -12;
L_0x15b6e8d90 .functor OR 1, L_0x15b6e8310, L_0x15b6e8870, C4<0>, C4<0>;
L_0x148040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6572c0_0 .net/2u *"_ivl_4", 0 0, L_0x148040490;  1 drivers
v0x15b657380_0 .net *"_ivl_6", 1 0, L_0x15b6e8f40;  1 drivers
v0x15b657420_0 .net *"_ivl_8", 1 0, L_0x15b6e8fe0;  1 drivers
v0x15b6574d0_0 .net "out_h", 0 0, L_0x15b6e8b40;  1 drivers
v0x15b657590_0 .net "out_l", 0 0, L_0x15b6e8620;  1 drivers
v0x15b657660_0 .net "out_vh", 0 0, L_0x15b6e8870;  1 drivers
v0x15b657710_0 .net "out_vl", 0 0, L_0x15b6e8310;  1 drivers
L_0x15b6e8f40 .concat [ 1 1 0 0], L_0x15b6e8b40, L_0x148040490;
L_0x15b6e8fe0 .concat [ 1 1 0 0], L_0x15b6e8620, L_0x15b6e8310;
L_0x15b6e9100 .functor MUXZ 2, L_0x15b6e8fe0, L_0x15b6e8f40, L_0x15b6e8870, C4<>;
S_0x15b655930 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b655760;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6555f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b655630 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b656360_0 .net "in", 1 0, L_0x15b6e8c70;  1 drivers
v0x15b656420_0 .net "out", 0 0, L_0x15b6e8b40;  alias, 1 drivers
v0x15b6564d0_0 .net "vld", 0 0, L_0x15b6e8870;  alias, 1 drivers
L_0x15b6e8910 .part L_0x15b6e8c70, 1, 1;
L_0x15b6e8aa0 .part L_0x15b6e8c70, 0, 1;
S_0x15b655cb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b655930;
 .timescale -9 -12;
L_0x15b6e89f0 .functor NOT 1, L_0x15b6e8910, C4<0>, C4<0>, C4<0>;
L_0x15b6e8b40 .functor AND 1, L_0x15b6e89f0, L_0x15b6e8aa0, C4<1>, C4<1>;
v0x15b655e80_0 .net *"_ivl_2", 0 0, L_0x15b6e8910;  1 drivers
v0x15b655f40_0 .net *"_ivl_3", 0 0, L_0x15b6e89f0;  1 drivers
v0x15b655fe0_0 .net *"_ivl_5", 0 0, L_0x15b6e8aa0;  1 drivers
L_0x15b6e8870 .reduce/or L_0x15b6e8c70;
S_0x15b656070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b655930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b656070
v0x15b6562c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6562c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6562c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x15b6562c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x15b6562c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6562c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x15b6565d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b655760;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6567a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6567e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b657050_0 .net "in", 1 0, L_0x15b6e8750;  1 drivers
v0x15b657110_0 .net "out", 0 0, L_0x15b6e8620;  alias, 1 drivers
v0x15b6571c0_0 .net "vld", 0 0, L_0x15b6e8310;  alias, 1 drivers
L_0x15b6e83f0 .part L_0x15b6e8750, 1, 1;
L_0x15b6e8580 .part L_0x15b6e8750, 0, 1;
S_0x15b6569b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6565d0;
 .timescale -9 -12;
L_0x15b6e84d0 .functor NOT 1, L_0x15b6e83f0, C4<0>, C4<0>, C4<0>;
L_0x15b6e8620 .functor AND 1, L_0x15b6e84d0, L_0x15b6e8580, C4<1>, C4<1>;
v0x15b656b70_0 .net *"_ivl_2", 0 0, L_0x15b6e83f0;  1 drivers
v0x15b656c30_0 .net *"_ivl_3", 0 0, L_0x15b6e84d0;  1 drivers
v0x15b656cd0_0 .net *"_ivl_5", 0 0, L_0x15b6e8580;  1 drivers
L_0x15b6e8310 .reduce/or L_0x15b6e8750;
S_0x15b656d60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6565d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b656d60
v0x15b656fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b656fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b656fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x15b656fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x15b656fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b656fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x15b6577c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6553e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6577c0
v0x15b657a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b657a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b657a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x15b657a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x15b657a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b657a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x15b657d30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b655210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b657f00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b657f40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b65a460_0 .net "in", 3 0, L_0x15b6e8270;  1 drivers
v0x15b65a520_0 .net "out", 1 0, L_0x15b6e8110;  alias, 1 drivers
v0x15b65a5d0_0 .net "vld", 0 0, L_0x15b6e7e60;  alias, 1 drivers
L_0x15b6e7820 .part L_0x15b6e8270, 0, 2;
L_0x15b6e7d40 .part L_0x15b6e8270, 2, 2;
S_0x15b658110 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b657d30;
 .timescale -9 -12;
L_0x15b6e7e60 .functor OR 1, L_0x15b6e73e0, L_0x15b6e7940, C4<0>, C4<0>;
L_0x148040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b659c60_0 .net/2u *"_ivl_4", 0 0, L_0x148040448;  1 drivers
v0x15b659d20_0 .net *"_ivl_6", 1 0, L_0x15b6e7f10;  1 drivers
v0x15b659dc0_0 .net *"_ivl_8", 1 0, L_0x15b6e7ff0;  1 drivers
v0x15b659e70_0 .net "out_h", 0 0, L_0x15b6e7c10;  1 drivers
v0x15b659f30_0 .net "out_l", 0 0, L_0x15b6e76f0;  1 drivers
v0x15b65a000_0 .net "out_vh", 0 0, L_0x15b6e7940;  1 drivers
v0x15b65a0b0_0 .net "out_vl", 0 0, L_0x15b6e73e0;  1 drivers
L_0x15b6e7f10 .concat [ 1 1 0 0], L_0x15b6e7c10, L_0x148040448;
L_0x15b6e7ff0 .concat [ 1 1 0 0], L_0x15b6e76f0, L_0x15b6e73e0;
L_0x15b6e8110 .functor MUXZ 2, L_0x15b6e7ff0, L_0x15b6e7f10, L_0x15b6e7940, C4<>;
S_0x15b6582d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b658110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b657fc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b658000 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b658d00_0 .net "in", 1 0, L_0x15b6e7d40;  1 drivers
v0x15b658dc0_0 .net "out", 0 0, L_0x15b6e7c10;  alias, 1 drivers
v0x15b658e70_0 .net "vld", 0 0, L_0x15b6e7940;  alias, 1 drivers
L_0x15b6e79e0 .part L_0x15b6e7d40, 1, 1;
L_0x15b6e7b70 .part L_0x15b6e7d40, 0, 1;
S_0x15b658650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6582d0;
 .timescale -9 -12;
L_0x15b6e7ac0 .functor NOT 1, L_0x15b6e79e0, C4<0>, C4<0>, C4<0>;
L_0x15b6e7c10 .functor AND 1, L_0x15b6e7ac0, L_0x15b6e7b70, C4<1>, C4<1>;
v0x15b658820_0 .net *"_ivl_2", 0 0, L_0x15b6e79e0;  1 drivers
v0x15b6588e0_0 .net *"_ivl_3", 0 0, L_0x15b6e7ac0;  1 drivers
v0x15b658980_0 .net *"_ivl_5", 0 0, L_0x15b6e7b70;  1 drivers
L_0x15b6e7940 .reduce/or L_0x15b6e7d40;
S_0x15b658a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6582d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b658a10
v0x15b658c60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b658c60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b658c60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x15b658c60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x15b658c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b658c60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x15b658f70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b658110;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b659140 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b659180 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6599f0_0 .net "in", 1 0, L_0x15b6e7820;  1 drivers
v0x15b659ab0_0 .net "out", 0 0, L_0x15b6e76f0;  alias, 1 drivers
v0x15b659b60_0 .net "vld", 0 0, L_0x15b6e73e0;  alias, 1 drivers
L_0x15b6e74c0 .part L_0x15b6e7820, 1, 1;
L_0x15b6e7650 .part L_0x15b6e7820, 0, 1;
S_0x15b659350 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b658f70;
 .timescale -9 -12;
L_0x15b6e75a0 .functor NOT 1, L_0x15b6e74c0, C4<0>, C4<0>, C4<0>;
L_0x15b6e76f0 .functor AND 1, L_0x15b6e75a0, L_0x15b6e7650, C4<1>, C4<1>;
v0x15b659510_0 .net *"_ivl_2", 0 0, L_0x15b6e74c0;  1 drivers
v0x15b6595d0_0 .net *"_ivl_3", 0 0, L_0x15b6e75a0;  1 drivers
v0x15b659670_0 .net *"_ivl_5", 0 0, L_0x15b6e7650;  1 drivers
L_0x15b6e73e0 .reduce/or L_0x15b6e7820;
S_0x15b659700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b658f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b659700
v0x15b659950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b659950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b659950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x15b659950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x15b659950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b659950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x15b65a160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b657d30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65a160
v0x15b65a3b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b65a3b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65a3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x15b65a3b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x15b65a3b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65a3b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x15b65abd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b654e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65abd0
v0x15b65ae20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b65ae20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65ae20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x15b65ae20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x15b65ae20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65ae20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x15b65b140 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b654cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65b310 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b65b350 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6611d0_0 .net "in", 7 0, L_0x15b6e7340;  1 drivers
v0x15b661290_0 .net "out", 2 0, L_0x15b6e71e0;  alias, 1 drivers
v0x15b661340_0 .net "vld", 0 0, L_0x15b6e6f30;  alias, 1 drivers
L_0x15b6e5f20 .part L_0x15b6e7340, 0, 4;
L_0x15b6e6e50 .part L_0x15b6e7340, 4, 4;
S_0x15b65b520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b65b140;
 .timescale -9 -12;
L_0x15b6e6f30 .functor OR 1, L_0x15b6e5b10, L_0x15b6e6a40, C4<0>, C4<0>;
L_0x148040400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6609d0_0 .net/2u *"_ivl_4", 0 0, L_0x148040400;  1 drivers
v0x15b660a90_0 .net *"_ivl_6", 2 0, L_0x15b6e6fe0;  1 drivers
v0x15b660b30_0 .net *"_ivl_8", 2 0, L_0x15b6e70c0;  1 drivers
v0x15b660be0_0 .net "out_h", 1 0, L_0x15b6e6cf0;  1 drivers
v0x15b660ca0_0 .net "out_l", 1 0, L_0x15b6e5dc0;  1 drivers
v0x15b660d70_0 .net "out_vh", 0 0, L_0x15b6e6a40;  1 drivers
v0x15b660e20_0 .net "out_vl", 0 0, L_0x15b6e5b10;  1 drivers
L_0x15b6e6fe0 .concat [ 2 1 0 0], L_0x15b6e6cf0, L_0x148040400;
L_0x15b6e70c0 .concat [ 2 1 0 0], L_0x15b6e5dc0, L_0x15b6e5b10;
L_0x15b6e71e0 .functor MUXZ 3, L_0x15b6e70c0, L_0x15b6e6fe0, L_0x15b6e6a40, C4<>;
S_0x15b65b6e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b65b520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65b3d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b65b410 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b65ddc0_0 .net "in", 3 0, L_0x15b6e6e50;  1 drivers
v0x15b65de80_0 .net "out", 1 0, L_0x15b6e6cf0;  alias, 1 drivers
v0x15b65df30_0 .net "vld", 0 0, L_0x15b6e6a40;  alias, 1 drivers
L_0x15b6e6400 .part L_0x15b6e6e50, 0, 2;
L_0x15b6e6920 .part L_0x15b6e6e50, 2, 2;
S_0x15b65ba60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b65b6e0;
 .timescale -9 -12;
L_0x15b6e6a40 .functor OR 1, L_0x15b6e5fc0, L_0x15b6e6520, C4<0>, C4<0>;
L_0x1480403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b65d5c0_0 .net/2u *"_ivl_4", 0 0, L_0x1480403b8;  1 drivers
v0x15b65d680_0 .net *"_ivl_6", 1 0, L_0x15b6e6af0;  1 drivers
v0x15b65d720_0 .net *"_ivl_8", 1 0, L_0x15b6e6bd0;  1 drivers
v0x15b65d7d0_0 .net "out_h", 0 0, L_0x15b6e67f0;  1 drivers
v0x15b65d890_0 .net "out_l", 0 0, L_0x15b6e62d0;  1 drivers
v0x15b65d960_0 .net "out_vh", 0 0, L_0x15b6e6520;  1 drivers
v0x15b65da10_0 .net "out_vl", 0 0, L_0x15b6e5fc0;  1 drivers
L_0x15b6e6af0 .concat [ 1 1 0 0], L_0x15b6e67f0, L_0x1480403b8;
L_0x15b6e6bd0 .concat [ 1 1 0 0], L_0x15b6e62d0, L_0x15b6e5fc0;
L_0x15b6e6cf0 .functor MUXZ 2, L_0x15b6e6bd0, L_0x15b6e6af0, L_0x15b6e6520, C4<>;
S_0x15b65bc30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b65ba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65b8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b65b930 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b65c660_0 .net "in", 1 0, L_0x15b6e6920;  1 drivers
v0x15b65c720_0 .net "out", 0 0, L_0x15b6e67f0;  alias, 1 drivers
v0x15b65c7d0_0 .net "vld", 0 0, L_0x15b6e6520;  alias, 1 drivers
L_0x15b6e65c0 .part L_0x15b6e6920, 1, 1;
L_0x15b6e6750 .part L_0x15b6e6920, 0, 1;
S_0x15b65bfb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b65bc30;
 .timescale -9 -12;
L_0x15b6e66a0 .functor NOT 1, L_0x15b6e65c0, C4<0>, C4<0>, C4<0>;
L_0x15b6e67f0 .functor AND 1, L_0x15b6e66a0, L_0x15b6e6750, C4<1>, C4<1>;
v0x15b65c180_0 .net *"_ivl_2", 0 0, L_0x15b6e65c0;  1 drivers
v0x15b65c240_0 .net *"_ivl_3", 0 0, L_0x15b6e66a0;  1 drivers
v0x15b65c2e0_0 .net *"_ivl_5", 0 0, L_0x15b6e6750;  1 drivers
L_0x15b6e6520 .reduce/or L_0x15b6e6920;
S_0x15b65c370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65bc30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65c370
v0x15b65c5c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b65c5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65c5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x15b65c5c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x15b65c5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65c5c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x15b65c8d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b65ba60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65caa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b65cae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b65d350_0 .net "in", 1 0, L_0x15b6e6400;  1 drivers
v0x15b65d410_0 .net "out", 0 0, L_0x15b6e62d0;  alias, 1 drivers
v0x15b65d4c0_0 .net "vld", 0 0, L_0x15b6e5fc0;  alias, 1 drivers
L_0x15b6e60a0 .part L_0x15b6e6400, 1, 1;
L_0x15b6e6230 .part L_0x15b6e6400, 0, 1;
S_0x15b65ccb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b65c8d0;
 .timescale -9 -12;
L_0x15b6e6180 .functor NOT 1, L_0x15b6e60a0, C4<0>, C4<0>, C4<0>;
L_0x15b6e62d0 .functor AND 1, L_0x15b6e6180, L_0x15b6e6230, C4<1>, C4<1>;
v0x15b65ce70_0 .net *"_ivl_2", 0 0, L_0x15b6e60a0;  1 drivers
v0x15b65cf30_0 .net *"_ivl_3", 0 0, L_0x15b6e6180;  1 drivers
v0x15b65cfd0_0 .net *"_ivl_5", 0 0, L_0x15b6e6230;  1 drivers
L_0x15b6e5fc0 .reduce/or L_0x15b6e6400;
S_0x15b65d060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65c8d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65d060
v0x15b65d2b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b65d2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65d2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x15b65d2b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x15b65d2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65d2b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x15b65dac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65b6e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65dac0
v0x15b65dd10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b65dd10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65dd10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x15b65dd10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x15b65dd10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65dd10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x15b65e030 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b65b520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65e200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b65e240 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b660760_0 .net "in", 3 0, L_0x15b6e5f20;  1 drivers
v0x15b660820_0 .net "out", 1 0, L_0x15b6e5dc0;  alias, 1 drivers
v0x15b6608d0_0 .net "vld", 0 0, L_0x15b6e5b10;  alias, 1 drivers
L_0x15b6e54d0 .part L_0x15b6e5f20, 0, 2;
L_0x15b6e59f0 .part L_0x15b6e5f20, 2, 2;
S_0x15b65e410 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b65e030;
 .timescale -9 -12;
L_0x15b6e5b10 .functor OR 1, L_0x15b6e5090, L_0x15b6e55f0, C4<0>, C4<0>;
L_0x148040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b65ff60_0 .net/2u *"_ivl_4", 0 0, L_0x148040370;  1 drivers
v0x15b660020_0 .net *"_ivl_6", 1 0, L_0x15b6e5bc0;  1 drivers
v0x15b6600c0_0 .net *"_ivl_8", 1 0, L_0x15b6e5ca0;  1 drivers
v0x15b660170_0 .net "out_h", 0 0, L_0x15b6e58c0;  1 drivers
v0x15b660230_0 .net "out_l", 0 0, L_0x15b6e53a0;  1 drivers
v0x15b660300_0 .net "out_vh", 0 0, L_0x15b6e55f0;  1 drivers
v0x15b6603b0_0 .net "out_vl", 0 0, L_0x15b6e5090;  1 drivers
L_0x15b6e5bc0 .concat [ 1 1 0 0], L_0x15b6e58c0, L_0x148040370;
L_0x15b6e5ca0 .concat [ 1 1 0 0], L_0x15b6e53a0, L_0x15b6e5090;
L_0x15b6e5dc0 .functor MUXZ 2, L_0x15b6e5ca0, L_0x15b6e5bc0, L_0x15b6e55f0, C4<>;
S_0x15b65e5d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b65e410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65e2c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b65e300 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b65f000_0 .net "in", 1 0, L_0x15b6e59f0;  1 drivers
v0x15b65f0c0_0 .net "out", 0 0, L_0x15b6e58c0;  alias, 1 drivers
v0x15b65f170_0 .net "vld", 0 0, L_0x15b6e55f0;  alias, 1 drivers
L_0x15b6e5690 .part L_0x15b6e59f0, 1, 1;
L_0x15b6e5820 .part L_0x15b6e59f0, 0, 1;
S_0x15b65e950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b65e5d0;
 .timescale -9 -12;
L_0x15b6e5770 .functor NOT 1, L_0x15b6e5690, C4<0>, C4<0>, C4<0>;
L_0x15b6e58c0 .functor AND 1, L_0x15b6e5770, L_0x15b6e5820, C4<1>, C4<1>;
v0x15b65eb20_0 .net *"_ivl_2", 0 0, L_0x15b6e5690;  1 drivers
v0x15b65ebe0_0 .net *"_ivl_3", 0 0, L_0x15b6e5770;  1 drivers
v0x15b65ec80_0 .net *"_ivl_5", 0 0, L_0x15b6e5820;  1 drivers
L_0x15b6e55f0 .reduce/or L_0x15b6e59f0;
S_0x15b65ed10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65e5d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65ed10
v0x15b65ef60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b65ef60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65ef60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x15b65ef60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x15b65ef60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65ef60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x15b65f270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b65e410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b65f440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b65f480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b65fcf0_0 .net "in", 1 0, L_0x15b6e54d0;  1 drivers
v0x15b65fdb0_0 .net "out", 0 0, L_0x15b6e53a0;  alias, 1 drivers
v0x15b65fe60_0 .net "vld", 0 0, L_0x15b6e5090;  alias, 1 drivers
L_0x15b6e5170 .part L_0x15b6e54d0, 1, 1;
L_0x15b6e5300 .part L_0x15b6e54d0, 0, 1;
S_0x15b65f650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b65f270;
 .timescale -9 -12;
L_0x15b6e5250 .functor NOT 1, L_0x15b6e5170, C4<0>, C4<0>, C4<0>;
L_0x15b6e53a0 .functor AND 1, L_0x15b6e5250, L_0x15b6e5300, C4<1>, C4<1>;
v0x15b65f810_0 .net *"_ivl_2", 0 0, L_0x15b6e5170;  1 drivers
v0x15b65f8d0_0 .net *"_ivl_3", 0 0, L_0x15b6e5250;  1 drivers
v0x15b65f970_0 .net *"_ivl_5", 0 0, L_0x15b6e5300;  1 drivers
L_0x15b6e5090 .reduce/or L_0x15b6e54d0;
S_0x15b65fa00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65f270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b65fa00
v0x15b65fc50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b65fc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b65fc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x15b65fc50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x15b65fc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b65fc50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x15b660460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65e030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b660460
v0x15b6606b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6606b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6606b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x15b6606b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x15b6606b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6606b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x15b660ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b65b140;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b660ed0
v0x15b661120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b661120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b661120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x15b661120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x15b661120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b661120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x15b661940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b654940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b661940
v0x15b661b90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b661b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b661b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x15b661b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x15b661b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b661b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x15b661eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b654770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b662080 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b6620c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b66f200_0 .net "in", 15 0, L_0x15b6e4fb0;  1 drivers
v0x15b66f2c0_0 .net "out", 3 0, L_0x15b6e4e50;  alias, 1 drivers
v0x15b66f370_0 .net "vld", 0 0, L_0x15b6e4ba0;  alias, 1 drivers
L_0x15b6e2730 .part L_0x15b6e4fb0, 0, 8;
L_0x15b6e4ac0 .part L_0x15b6e4fb0, 8, 8;
S_0x15b662290 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b661eb0;
 .timescale -9 -12;
L_0x15b6e4ba0 .functor OR 1, L_0x15b6e2320, L_0x15b6e46b0, C4<0>, C4<0>;
L_0x148040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b66ea00_0 .net/2u *"_ivl_4", 0 0, L_0x148040328;  1 drivers
v0x15b66eac0_0 .net *"_ivl_6", 3 0, L_0x15b6e4c50;  1 drivers
v0x15b66eb60_0 .net *"_ivl_8", 3 0, L_0x15b6e4d30;  1 drivers
v0x15b66ec10_0 .net "out_h", 2 0, L_0x15b6e4960;  1 drivers
v0x15b66ecd0_0 .net "out_l", 2 0, L_0x15b6e25d0;  1 drivers
v0x15b66eda0_0 .net "out_vh", 0 0, L_0x15b6e46b0;  1 drivers
v0x15b66ee50_0 .net "out_vl", 0 0, L_0x15b6e2320;  1 drivers
L_0x15b6e4c50 .concat [ 3 1 0 0], L_0x15b6e4960, L_0x148040328;
L_0x15b6e4d30 .concat [ 3 1 0 0], L_0x15b6e25d0, L_0x15b6e2320;
L_0x15b6e4e50 .functor MUXZ 4, L_0x15b6e4d30, L_0x15b6e4c50, L_0x15b6e46b0, C4<>;
S_0x15b662450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b662290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b662140 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b662180 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b668490_0 .net "in", 7 0, L_0x15b6e4ac0;  1 drivers
v0x15b668550_0 .net "out", 2 0, L_0x15b6e4960;  alias, 1 drivers
v0x15b668600_0 .net "vld", 0 0, L_0x15b6e46b0;  alias, 1 drivers
L_0x15b6e36a0 .part L_0x15b6e4ac0, 0, 4;
L_0x15b6e45d0 .part L_0x15b6e4ac0, 4, 4;
S_0x15b6627d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b662450;
 .timescale -9 -12;
L_0x15b6e46b0 .functor OR 1, L_0x15b6e3250, L_0x15b6e41c0, C4<0>, C4<0>;
L_0x1480402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b667c90_0 .net/2u *"_ivl_4", 0 0, L_0x1480402e0;  1 drivers
v0x15b667d50_0 .net *"_ivl_6", 2 0, L_0x15b6e4760;  1 drivers
v0x15b667df0_0 .net *"_ivl_8", 2 0, L_0x15b6e4840;  1 drivers
v0x15b667ea0_0 .net "out_h", 1 0, L_0x15b6e4470;  1 drivers
v0x15b667f60_0 .net "out_l", 1 0, L_0x15b6e3540;  1 drivers
v0x15b668030_0 .net "out_vh", 0 0, L_0x15b6e41c0;  1 drivers
v0x15b6680e0_0 .net "out_vl", 0 0, L_0x15b6e3250;  1 drivers
L_0x15b6e4760 .concat [ 2 1 0 0], L_0x15b6e4470, L_0x1480402e0;
L_0x15b6e4840 .concat [ 2 1 0 0], L_0x15b6e3540, L_0x15b6e3250;
L_0x15b6e4960 .functor MUXZ 3, L_0x15b6e4840, L_0x15b6e4760, L_0x15b6e41c0, C4<>;
S_0x15b6629a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6627d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b662660 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6626a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b665080_0 .net "in", 3 0, L_0x15b6e45d0;  1 drivers
v0x15b665140_0 .net "out", 1 0, L_0x15b6e4470;  alias, 1 drivers
v0x15b6651f0_0 .net "vld", 0 0, L_0x15b6e41c0;  alias, 1 drivers
L_0x15b6e3b80 .part L_0x15b6e45d0, 0, 2;
L_0x15b6e40a0 .part L_0x15b6e45d0, 2, 2;
S_0x15b662d20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6629a0;
 .timescale -9 -12;
L_0x15b6e41c0 .functor OR 1, L_0x15b6e3740, L_0x15b6e3ca0, C4<0>, C4<0>;
L_0x148040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b664880_0 .net/2u *"_ivl_4", 0 0, L_0x148040298;  1 drivers
v0x15b664940_0 .net *"_ivl_6", 1 0, L_0x15b6e4270;  1 drivers
v0x15b6649e0_0 .net *"_ivl_8", 1 0, L_0x15b6e4350;  1 drivers
v0x15b664a90_0 .net "out_h", 0 0, L_0x15b6e3f70;  1 drivers
v0x15b664b50_0 .net "out_l", 0 0, L_0x15b6e3a50;  1 drivers
v0x15b664c20_0 .net "out_vh", 0 0, L_0x15b6e3ca0;  1 drivers
v0x15b664cd0_0 .net "out_vl", 0 0, L_0x15b6e3740;  1 drivers
L_0x15b6e4270 .concat [ 1 1 0 0], L_0x15b6e3f70, L_0x148040298;
L_0x15b6e4350 .concat [ 1 1 0 0], L_0x15b6e3a50, L_0x15b6e3740;
L_0x15b6e4470 .functor MUXZ 2, L_0x15b6e4350, L_0x15b6e4270, L_0x15b6e3ca0, C4<>;
S_0x15b662ef0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b662d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b662bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b662bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b663920_0 .net "in", 1 0, L_0x15b6e40a0;  1 drivers
v0x15b6639e0_0 .net "out", 0 0, L_0x15b6e3f70;  alias, 1 drivers
v0x15b663a90_0 .net "vld", 0 0, L_0x15b6e3ca0;  alias, 1 drivers
L_0x15b6e3d40 .part L_0x15b6e40a0, 1, 1;
L_0x15b6e3ed0 .part L_0x15b6e40a0, 0, 1;
S_0x15b663270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b662ef0;
 .timescale -9 -12;
L_0x15b6e3e20 .functor NOT 1, L_0x15b6e3d40, C4<0>, C4<0>, C4<0>;
L_0x15b6e3f70 .functor AND 1, L_0x15b6e3e20, L_0x15b6e3ed0, C4<1>, C4<1>;
v0x15b663440_0 .net *"_ivl_2", 0 0, L_0x15b6e3d40;  1 drivers
v0x15b663500_0 .net *"_ivl_3", 0 0, L_0x15b6e3e20;  1 drivers
v0x15b6635a0_0 .net *"_ivl_5", 0 0, L_0x15b6e3ed0;  1 drivers
L_0x15b6e3ca0 .reduce/or L_0x15b6e40a0;
S_0x15b663630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b662ef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b663630
v0x15b663880_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b663880_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b663880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x15b663880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x15b663880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b663880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x15b663b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b662d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b663d60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b663da0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b664610_0 .net "in", 1 0, L_0x15b6e3b80;  1 drivers
v0x15b6646d0_0 .net "out", 0 0, L_0x15b6e3a50;  alias, 1 drivers
v0x15b664780_0 .net "vld", 0 0, L_0x15b6e3740;  alias, 1 drivers
L_0x15b6e3820 .part L_0x15b6e3b80, 1, 1;
L_0x15b6e39b0 .part L_0x15b6e3b80, 0, 1;
S_0x15b663f70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b663b90;
 .timescale -9 -12;
L_0x15b6e3900 .functor NOT 1, L_0x15b6e3820, C4<0>, C4<0>, C4<0>;
L_0x15b6e3a50 .functor AND 1, L_0x15b6e3900, L_0x15b6e39b0, C4<1>, C4<1>;
v0x15b664130_0 .net *"_ivl_2", 0 0, L_0x15b6e3820;  1 drivers
v0x15b6641f0_0 .net *"_ivl_3", 0 0, L_0x15b6e3900;  1 drivers
v0x15b664290_0 .net *"_ivl_5", 0 0, L_0x15b6e39b0;  1 drivers
L_0x15b6e3740 .reduce/or L_0x15b6e3b80;
S_0x15b664320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b663b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b664320
v0x15b664570_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b664570_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b664570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x15b664570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x15b664570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b664570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x15b664d80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6629a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b664d80
v0x15b664fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b664fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b664fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x15b664fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x15b664fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b664fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x15b6652f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6627d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6654c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b665500 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b667a20_0 .net "in", 3 0, L_0x15b6e36a0;  1 drivers
v0x15b667ae0_0 .net "out", 1 0, L_0x15b6e3540;  alias, 1 drivers
v0x15b667b90_0 .net "vld", 0 0, L_0x15b6e3250;  alias, 1 drivers
L_0x15b6e2c10 .part L_0x15b6e36a0, 0, 2;
L_0x15b6e3130 .part L_0x15b6e36a0, 2, 2;
S_0x15b6656d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6652f0;
 .timescale -9 -12;
L_0x15b6e3250 .functor OR 1, L_0x15b6e27d0, L_0x15b6e2d30, C4<0>, C4<0>;
L_0x148040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b667220_0 .net/2u *"_ivl_4", 0 0, L_0x148040250;  1 drivers
v0x15b6672e0_0 .net *"_ivl_6", 1 0, L_0x15b6e3380;  1 drivers
v0x15b667380_0 .net *"_ivl_8", 1 0, L_0x15b6e3420;  1 drivers
v0x15b667430_0 .net "out_h", 0 0, L_0x15b6e3000;  1 drivers
v0x15b6674f0_0 .net "out_l", 0 0, L_0x15b6e2ae0;  1 drivers
v0x15b6675c0_0 .net "out_vh", 0 0, L_0x15b6e2d30;  1 drivers
v0x15b667670_0 .net "out_vl", 0 0, L_0x15b6e27d0;  1 drivers
L_0x15b6e3380 .concat [ 1 1 0 0], L_0x15b6e3000, L_0x148040250;
L_0x15b6e3420 .concat [ 1 1 0 0], L_0x15b6e2ae0, L_0x15b6e27d0;
L_0x15b6e3540 .functor MUXZ 2, L_0x15b6e3420, L_0x15b6e3380, L_0x15b6e2d30, C4<>;
S_0x15b665890 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6656d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b665580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6655c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6662c0_0 .net "in", 1 0, L_0x15b6e3130;  1 drivers
v0x15b666380_0 .net "out", 0 0, L_0x15b6e3000;  alias, 1 drivers
v0x15b666430_0 .net "vld", 0 0, L_0x15b6e2d30;  alias, 1 drivers
L_0x15b6e2dd0 .part L_0x15b6e3130, 1, 1;
L_0x15b6e2f60 .part L_0x15b6e3130, 0, 1;
S_0x15b665c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b665890;
 .timescale -9 -12;
L_0x15b6e2eb0 .functor NOT 1, L_0x15b6e2dd0, C4<0>, C4<0>, C4<0>;
L_0x15b6e3000 .functor AND 1, L_0x15b6e2eb0, L_0x15b6e2f60, C4<1>, C4<1>;
v0x15b665de0_0 .net *"_ivl_2", 0 0, L_0x15b6e2dd0;  1 drivers
v0x15b665ea0_0 .net *"_ivl_3", 0 0, L_0x15b6e2eb0;  1 drivers
v0x15b665f40_0 .net *"_ivl_5", 0 0, L_0x15b6e2f60;  1 drivers
L_0x15b6e2d30 .reduce/or L_0x15b6e3130;
S_0x15b665fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b665890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b665fd0
v0x15b666220_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b666220_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b666220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x15b666220_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x15b666220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b666220_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x15b666530 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6656d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b666700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b666740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b666fb0_0 .net "in", 1 0, L_0x15b6e2c10;  1 drivers
v0x15b667070_0 .net "out", 0 0, L_0x15b6e2ae0;  alias, 1 drivers
v0x15b667120_0 .net "vld", 0 0, L_0x15b6e27d0;  alias, 1 drivers
L_0x15b6e28b0 .part L_0x15b6e2c10, 1, 1;
L_0x15b6e2a40 .part L_0x15b6e2c10, 0, 1;
S_0x15b666910 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b666530;
 .timescale -9 -12;
L_0x15b6e2990 .functor NOT 1, L_0x15b6e28b0, C4<0>, C4<0>, C4<0>;
L_0x15b6e2ae0 .functor AND 1, L_0x15b6e2990, L_0x15b6e2a40, C4<1>, C4<1>;
v0x15b666ad0_0 .net *"_ivl_2", 0 0, L_0x15b6e28b0;  1 drivers
v0x15b666b90_0 .net *"_ivl_3", 0 0, L_0x15b6e2990;  1 drivers
v0x15b666c30_0 .net *"_ivl_5", 0 0, L_0x15b6e2a40;  1 drivers
L_0x15b6e27d0 .reduce/or L_0x15b6e2c10;
S_0x15b666cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b666530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b666cc0
v0x15b666f10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b666f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b666f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x15b666f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x15b666f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b666f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x15b667720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6652f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b667720
v0x15b667970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b667970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b667970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x15b667970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x15b667970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b667970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x15b668190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b662450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b668190
v0x15b6683e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6683e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6683e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x15b6683e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x15b6683e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6683e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x15b668700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b662290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6688d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b668910 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b66e790_0 .net "in", 7 0, L_0x15b6e2730;  1 drivers
v0x15b66e850_0 .net "out", 2 0, L_0x15b6e25d0;  alias, 1 drivers
v0x15b66e900_0 .net "vld", 0 0, L_0x15b6e2320;  alias, 1 drivers
L_0x15b6e1310 .part L_0x15b6e2730, 0, 4;
L_0x15b6e2240 .part L_0x15b6e2730, 4, 4;
S_0x15b668ae0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b668700;
 .timescale -9 -12;
L_0x15b6e2320 .functor OR 1, L_0x15b6e0f00, L_0x15b6e1e30, C4<0>, C4<0>;
L_0x148040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b66df90_0 .net/2u *"_ivl_4", 0 0, L_0x148040208;  1 drivers
v0x15b66e050_0 .net *"_ivl_6", 2 0, L_0x15b6e23d0;  1 drivers
v0x15b66e0f0_0 .net *"_ivl_8", 2 0, L_0x15b6e24b0;  1 drivers
v0x15b66e1a0_0 .net "out_h", 1 0, L_0x15b6e20e0;  1 drivers
v0x15b66e260_0 .net "out_l", 1 0, L_0x15b6e11b0;  1 drivers
v0x15b66e330_0 .net "out_vh", 0 0, L_0x15b6e1e30;  1 drivers
v0x15b66e3e0_0 .net "out_vl", 0 0, L_0x15b6e0f00;  1 drivers
L_0x15b6e23d0 .concat [ 2 1 0 0], L_0x15b6e20e0, L_0x148040208;
L_0x15b6e24b0 .concat [ 2 1 0 0], L_0x15b6e11b0, L_0x15b6e0f00;
L_0x15b6e25d0 .functor MUXZ 3, L_0x15b6e24b0, L_0x15b6e23d0, L_0x15b6e1e30, C4<>;
S_0x15b668ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b668ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b668990 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6689d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b66b380_0 .net "in", 3 0, L_0x15b6e2240;  1 drivers
v0x15b66b440_0 .net "out", 1 0, L_0x15b6e20e0;  alias, 1 drivers
v0x15b66b4f0_0 .net "vld", 0 0, L_0x15b6e1e30;  alias, 1 drivers
L_0x15b6e17f0 .part L_0x15b6e2240, 0, 2;
L_0x15b6e1d10 .part L_0x15b6e2240, 2, 2;
S_0x15b669020 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b668ca0;
 .timescale -9 -12;
L_0x15b6e1e30 .functor OR 1, L_0x15b6e13b0, L_0x15b6e1910, C4<0>, C4<0>;
L_0x1480401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b66ab80_0 .net/2u *"_ivl_4", 0 0, L_0x1480401c0;  1 drivers
v0x15b66ac40_0 .net *"_ivl_6", 1 0, L_0x15b6e1ee0;  1 drivers
v0x15b66ace0_0 .net *"_ivl_8", 1 0, L_0x15b6e1fc0;  1 drivers
v0x15b66ad90_0 .net "out_h", 0 0, L_0x15b6e1be0;  1 drivers
v0x15b66ae50_0 .net "out_l", 0 0, L_0x15b6e16c0;  1 drivers
v0x15b66af20_0 .net "out_vh", 0 0, L_0x15b6e1910;  1 drivers
v0x15b66afd0_0 .net "out_vl", 0 0, L_0x15b6e13b0;  1 drivers
L_0x15b6e1ee0 .concat [ 1 1 0 0], L_0x15b6e1be0, L_0x1480401c0;
L_0x15b6e1fc0 .concat [ 1 1 0 0], L_0x15b6e16c0, L_0x15b6e13b0;
L_0x15b6e20e0 .functor MUXZ 2, L_0x15b6e1fc0, L_0x15b6e1ee0, L_0x15b6e1910, C4<>;
S_0x15b6691f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b669020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b668eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b668ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b669c20_0 .net "in", 1 0, L_0x15b6e1d10;  1 drivers
v0x15b669ce0_0 .net "out", 0 0, L_0x15b6e1be0;  alias, 1 drivers
v0x15b669d90_0 .net "vld", 0 0, L_0x15b6e1910;  alias, 1 drivers
L_0x15b6e19b0 .part L_0x15b6e1d10, 1, 1;
L_0x15b6e1b40 .part L_0x15b6e1d10, 0, 1;
S_0x15b669570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6691f0;
 .timescale -9 -12;
L_0x15b6e1a90 .functor NOT 1, L_0x15b6e19b0, C4<0>, C4<0>, C4<0>;
L_0x15b6e1be0 .functor AND 1, L_0x15b6e1a90, L_0x15b6e1b40, C4<1>, C4<1>;
v0x15b669740_0 .net *"_ivl_2", 0 0, L_0x15b6e19b0;  1 drivers
v0x15b669800_0 .net *"_ivl_3", 0 0, L_0x15b6e1a90;  1 drivers
v0x15b6698a0_0 .net *"_ivl_5", 0 0, L_0x15b6e1b40;  1 drivers
L_0x15b6e1910 .reduce/or L_0x15b6e1d10;
S_0x15b669930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6691f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b669930
v0x15b669b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b669b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b669b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x15b669b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x15b669b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b669b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x15b669e90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b669020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b66a060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b66a0a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b66a910_0 .net "in", 1 0, L_0x15b6e17f0;  1 drivers
v0x15b66a9d0_0 .net "out", 0 0, L_0x15b6e16c0;  alias, 1 drivers
v0x15b66aa80_0 .net "vld", 0 0, L_0x15b6e13b0;  alias, 1 drivers
L_0x15b6e1490 .part L_0x15b6e17f0, 1, 1;
L_0x15b6e1620 .part L_0x15b6e17f0, 0, 1;
S_0x15b66a270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b669e90;
 .timescale -9 -12;
L_0x15b6e1570 .functor NOT 1, L_0x15b6e1490, C4<0>, C4<0>, C4<0>;
L_0x15b6e16c0 .functor AND 1, L_0x15b6e1570, L_0x15b6e1620, C4<1>, C4<1>;
v0x15b66a430_0 .net *"_ivl_2", 0 0, L_0x15b6e1490;  1 drivers
v0x15b66a4f0_0 .net *"_ivl_3", 0 0, L_0x15b6e1570;  1 drivers
v0x15b66a590_0 .net *"_ivl_5", 0 0, L_0x15b6e1620;  1 drivers
L_0x15b6e13b0 .reduce/or L_0x15b6e17f0;
S_0x15b66a620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b669e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66a620
v0x15b66a870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b66a870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x15b66a870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x15b66a870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66a870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x15b66b080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b668ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66b080
v0x15b66b2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b66b2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66b2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x15b66b2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x15b66b2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66b2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x15b66b5f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b668ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b66b7c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b66b800 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b66dd20_0 .net "in", 3 0, L_0x15b6e1310;  1 drivers
v0x15b66dde0_0 .net "out", 1 0, L_0x15b6e11b0;  alias, 1 drivers
v0x15b66de90_0 .net "vld", 0 0, L_0x15b6e0f00;  alias, 1 drivers
L_0x15b6e08c0 .part L_0x15b6e1310, 0, 2;
L_0x15b6e0de0 .part L_0x15b6e1310, 2, 2;
S_0x15b66b9d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b66b5f0;
 .timescale -9 -12;
L_0x15b6e0f00 .functor OR 1, L_0x15b6e04c0, L_0x15b6e09e0, C4<0>, C4<0>;
L_0x148040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b66d520_0 .net/2u *"_ivl_4", 0 0, L_0x148040178;  1 drivers
v0x15b66d5e0_0 .net *"_ivl_6", 1 0, L_0x15b6e0fb0;  1 drivers
v0x15b66d680_0 .net *"_ivl_8", 1 0, L_0x15b6e1090;  1 drivers
v0x15b66d730_0 .net "out_h", 0 0, L_0x15b6e0cb0;  1 drivers
v0x15b66d7f0_0 .net "out_l", 0 0, L_0x15b6e0790;  1 drivers
v0x15b66d8c0_0 .net "out_vh", 0 0, L_0x15b6e09e0;  1 drivers
v0x15b66d970_0 .net "out_vl", 0 0, L_0x15b6e04c0;  1 drivers
L_0x15b6e0fb0 .concat [ 1 1 0 0], L_0x15b6e0cb0, L_0x148040178;
L_0x15b6e1090 .concat [ 1 1 0 0], L_0x15b6e0790, L_0x15b6e04c0;
L_0x15b6e11b0 .functor MUXZ 2, L_0x15b6e1090, L_0x15b6e0fb0, L_0x15b6e09e0, C4<>;
S_0x15b66bb90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b66b9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b66b880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b66b8c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b66c5c0_0 .net "in", 1 0, L_0x15b6e0de0;  1 drivers
v0x15b66c680_0 .net "out", 0 0, L_0x15b6e0cb0;  alias, 1 drivers
v0x15b66c730_0 .net "vld", 0 0, L_0x15b6e09e0;  alias, 1 drivers
L_0x15b6e0a80 .part L_0x15b6e0de0, 1, 1;
L_0x15b6e0c10 .part L_0x15b6e0de0, 0, 1;
S_0x15b66bf10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b66bb90;
 .timescale -9 -12;
L_0x15b6e0b60 .functor NOT 1, L_0x15b6e0a80, C4<0>, C4<0>, C4<0>;
L_0x15b6e0cb0 .functor AND 1, L_0x15b6e0b60, L_0x15b6e0c10, C4<1>, C4<1>;
v0x15b66c0e0_0 .net *"_ivl_2", 0 0, L_0x15b6e0a80;  1 drivers
v0x15b66c1a0_0 .net *"_ivl_3", 0 0, L_0x15b6e0b60;  1 drivers
v0x15b66c240_0 .net *"_ivl_5", 0 0, L_0x15b6e0c10;  1 drivers
L_0x15b6e09e0 .reduce/or L_0x15b6e0de0;
S_0x15b66c2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b66bb90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66c2d0
v0x15b66c520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b66c520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66c520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x15b66c520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x15b66c520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66c520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x15b66c830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b66b9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b66ca00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b66ca40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b66d2b0_0 .net "in", 1 0, L_0x15b6e08c0;  1 drivers
v0x15b66d370_0 .net "out", 0 0, L_0x15b6e0790;  alias, 1 drivers
v0x15b66d420_0 .net "vld", 0 0, L_0x15b6e04c0;  alias, 1 drivers
L_0x15b6e05a0 .part L_0x15b6e08c0, 1, 1;
L_0x15b6e06f0 .part L_0x15b6e08c0, 0, 1;
S_0x15b66cc10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b66c830;
 .timescale -9 -12;
L_0x15b6e0640 .functor NOT 1, L_0x15b6e05a0, C4<0>, C4<0>, C4<0>;
L_0x15b6e0790 .functor AND 1, L_0x15b6e0640, L_0x15b6e06f0, C4<1>, C4<1>;
v0x15b66cdd0_0 .net *"_ivl_2", 0 0, L_0x15b6e05a0;  1 drivers
v0x15b66ce90_0 .net *"_ivl_3", 0 0, L_0x15b6e0640;  1 drivers
v0x15b66cf30_0 .net *"_ivl_5", 0 0, L_0x15b6e06f0;  1 drivers
L_0x15b6e04c0 .reduce/or L_0x15b6e08c0;
S_0x15b66cfc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b66c830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66cfc0
v0x15b66d210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b66d210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66d210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x15b66d210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x15b66d210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66d210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x15b66da20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b66b5f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66da20
v0x15b66dc70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b66dc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66dc70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x15b66dc70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x15b66dc70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66dc70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x15b66e490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b668700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66e490
v0x15b66e6e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b66e6e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x15b66e6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x15b66e6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66e6e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x15b66ef00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b661eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66ef00
v0x15b66f150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b66f150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66f150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x15b66f150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x15b66f150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66f150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x15b66f970 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6543f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66f970
v0x15b66fbc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15b66fbc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b66fbc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x15b66fbc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x15b66fbc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b66fbc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x15b66fee0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b654040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b66fee0
v0x15b670140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15b670140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b670140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x15b670140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x15b670140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b670140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x15b671170 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x15b671330 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x15b671370 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x15b6713b0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x15b6ebf50 .functor BUFZ 32, L_0x15b6e0030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15b6ec0a0 .functor NOT 32, L_0x15b6ebf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15b6f5fa0 .functor XOR 1, L_0x15b6ebfc0, L_0x148040c28, C4<0>, C4<0>;
v0x15b68fbd0_0 .net/2u *"_ivl_10", 0 0, L_0x148040c28;  1 drivers
v0x15b68fc80_0 .net *"_ivl_12", 0 0, L_0x15b6f5fa0;  1 drivers
L_0x148040c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15b68fd30_0 .net/2u *"_ivl_16", 4 0, L_0x148040c70;  1 drivers
v0x15b68fdf0_0 .net *"_ivl_18", 4 0, L_0x15b6f61f0;  1 drivers
v0x15b68fea0_0 .net *"_ivl_23", 29 0, L_0x15b6f7910;  1 drivers
L_0x148040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b68ff90_0 .net/2u *"_ivl_24", 1 0, L_0x148040e20;  1 drivers
v0x15b690040_0 .net *"_ivl_4", 31 0, L_0x15b6ec0a0;  1 drivers
v0x15b6900f0_0 .net *"_ivl_9", 30 0, L_0x15b6f5f00;  1 drivers
v0x15b6901a0_0 .net "exp", 1 0, L_0x15b6f7b10;  alias, 1 drivers
v0x15b6902b0_0 .net "in", 31 0, L_0x15b6e0030;  alias, 1 drivers
v0x15b690360_0 .net "k", 4 0, L_0x15b6f5d60;  1 drivers
v0x15b690400_0 .net "mant", 29 0, L_0x15b6f7c40;  alias, 1 drivers
v0x15b6904b0_0 .net "rc", 0 0, L_0x15b6ebfc0;  alias, 1 drivers
v0x15b690550_0 .net "regime", 4 0, L_0x15b6f62f0;  alias, 1 drivers
v0x15b690600_0 .net "xin", 31 0, L_0x15b6ebf50;  1 drivers
v0x15b6906b0_0 .net "xin_r", 31 0, L_0x15b6ec110;  1 drivers
v0x15b690760_0 .net "xin_tmp", 31 0, L_0x15b6f7820;  1 drivers
L_0x15b6ebfc0 .part L_0x15b6ebf50, 30, 1;
L_0x15b6ec110 .functor MUXZ 32, L_0x15b6ebf50, L_0x15b6ec0a0, L_0x15b6ebfc0, C4<>;
L_0x15b6f5f00 .part L_0x15b6ec110, 0, 31;
L_0x15b6f6090 .concat [ 1 31 0 0], L_0x15b6f5fa0, L_0x15b6f5f00;
L_0x15b6f61f0 .arith/sub 5, L_0x15b6f5d60, L_0x148040c70;
L_0x15b6f62f0 .functor MUXZ 5, L_0x15b6f5d60, L_0x15b6f61f0, L_0x15b6ebfc0, C4<>;
L_0x15b6f7910 .part L_0x15b6ebf50, 0, 30;
L_0x15b6f79f0 .concat [ 2 30 0 0], L_0x148040e20, L_0x15b6f7910;
L_0x15b6f7b10 .part L_0x15b6f7820, 30, 2;
L_0x15b6f7c40 .part L_0x15b6f7820, 0, 30;
S_0x15b671580 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15b671170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b671580
v0x15b671800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x15b671800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b671800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x15b671800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x15b671800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b671800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x15b6718b0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15b671170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x15b671a80 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x15b671ac0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x15b6f7820 .functor BUFZ 32, L_0x15b6f7270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b673140_0 .net *"_ivl_11", 0 0, L_0x148040dd8;  1 drivers
v0x15b673200_0 .net *"_ivl_6", 0 0, L_0x15b6f7390;  1 drivers
v0x15b6732b0_0 .net *"_ivl_7", 31 0, L_0x15b6f7520;  1 drivers
v0x15b673370_0 .net *"_ivl_9", 30 0, L_0x15b6f7460;  1 drivers
v0x15b673420_0 .net "a", 31 0, L_0x15b6f79f0;  1 drivers
v0x15b673510_0 .net "b", 4 0, L_0x15b6f5d60;  alias, 1 drivers
v0x15b6735c0_0 .net "c", 31 0, L_0x15b6f7820;  alias, 1 drivers
v0x15b673670 .array "tmp", 0 4;
v0x15b673670_0 .net v0x15b673670 0, 31 0, L_0x15b6f76c0; 1 drivers
v0x15b673670_1 .net v0x15b673670 1, 31 0, L_0x15b6f6670; 1 drivers
v0x15b673670_2 .net v0x15b673670 2, 31 0, L_0x15b6f6af0; 1 drivers
v0x15b673670_3 .net v0x15b673670 3, 31 0, L_0x15b6f6eb0; 1 drivers
v0x15b673670_4 .net v0x15b673670 4, 31 0, L_0x15b6f7270; 1 drivers
L_0x15b6f6410 .part L_0x15b6f5d60, 1, 1;
L_0x15b6f67d0 .part L_0x15b6f5d60, 2, 1;
L_0x15b6f6c10 .part L_0x15b6f5d60, 3, 1;
L_0x15b6f6fd0 .part L_0x15b6f5d60, 4, 1;
L_0x15b6f7390 .part L_0x15b6f5d60, 0, 1;
L_0x15b6f7460 .part L_0x15b6f79f0, 0, 31;
L_0x15b6f7520 .concat [ 1 31 0 0], L_0x148040dd8, L_0x15b6f7460;
L_0x15b6f76c0 .functor MUXZ 32, L_0x15b6f79f0, L_0x15b6f7520, L_0x15b6f7390, C4<>;
S_0x15b671cb0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b6718b0;
 .timescale -9 -12;
P_0x15b671e80 .param/l "i" 1 4 296, +C4<01>;
v0x15b671f20_0 .net *"_ivl_1", 0 0, L_0x15b6f6410;  1 drivers
v0x15b671fb0_0 .net *"_ivl_3", 31 0, L_0x15b6f6550;  1 drivers
v0x15b672040_0 .net *"_ivl_5", 29 0, L_0x15b6f64b0;  1 drivers
L_0x148040cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b6720d0_0 .net *"_ivl_7", 1 0, L_0x148040cb8;  1 drivers
L_0x15b6f64b0 .part L_0x15b6f76c0, 0, 30;
L_0x15b6f6550 .concat [ 2 30 0 0], L_0x148040cb8, L_0x15b6f64b0;
L_0x15b6f6670 .functor MUXZ 32, L_0x15b6f76c0, L_0x15b6f6550, L_0x15b6f6410, C4<>;
S_0x15b672170 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b6718b0;
 .timescale -9 -12;
P_0x15b672350 .param/l "i" 1 4 296, +C4<010>;
v0x15b6723e0_0 .net *"_ivl_1", 0 0, L_0x15b6f67d0;  1 drivers
v0x15b672490_0 .net *"_ivl_3", 31 0, L_0x15b6f6a10;  1 drivers
v0x15b672540_0 .net *"_ivl_5", 27 0, L_0x15b6f6970;  1 drivers
L_0x148040d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b672600_0 .net *"_ivl_7", 3 0, L_0x148040d00;  1 drivers
L_0x15b6f6970 .part L_0x15b6f6670, 0, 28;
L_0x15b6f6a10 .concat [ 4 28 0 0], L_0x148040d00, L_0x15b6f6970;
L_0x15b6f6af0 .functor MUXZ 32, L_0x15b6f6670, L_0x15b6f6a10, L_0x15b6f67d0, C4<>;
S_0x15b6726b0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b6718b0;
 .timescale -9 -12;
P_0x15b6728a0 .param/l "i" 1 4 296, +C4<011>;
v0x15b672930_0 .net *"_ivl_1", 0 0, L_0x15b6f6c10;  1 drivers
v0x15b6729e0_0 .net *"_ivl_3", 31 0, L_0x15b6f6d90;  1 drivers
v0x15b672a90_0 .net *"_ivl_5", 23 0, L_0x15b6f6cb0;  1 drivers
L_0x148040d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b672b50_0 .net *"_ivl_7", 7 0, L_0x148040d48;  1 drivers
L_0x15b6f6cb0 .part L_0x15b6f6af0, 0, 24;
L_0x15b6f6d90 .concat [ 8 24 0 0], L_0x148040d48, L_0x15b6f6cb0;
L_0x15b6f6eb0 .functor MUXZ 32, L_0x15b6f6af0, L_0x15b6f6d90, L_0x15b6f6c10, C4<>;
S_0x15b672c00 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x15b6718b0;
 .timescale -9 -12;
P_0x15b672dd0 .param/l "i" 1 4 296, +C4<0100>;
v0x15b672e70_0 .net *"_ivl_1", 0 0, L_0x15b6f6fd0;  1 drivers
v0x15b672f20_0 .net *"_ivl_3", 31 0, L_0x15b6f7150;  1 drivers
v0x15b672fd0_0 .net *"_ivl_5", 15 0, L_0x15b6f7070;  1 drivers
L_0x148040d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b673090_0 .net *"_ivl_7", 15 0, L_0x148040d90;  1 drivers
L_0x15b6f7070 .part L_0x15b6f6eb0, 0, 16;
L_0x15b6f7150 .concat [ 16 16 0 0], L_0x148040d90, L_0x15b6f7070;
L_0x15b6f7270 .functor MUXZ 32, L_0x15b6f6eb0, L_0x15b6f7150, L_0x15b6f6fd0, C4<>;
S_0x15b6737c0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15b671170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x15b673980 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x15b6739c0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x15b68f970_0 .net "in", 31 0, L_0x15b6f6090;  1 drivers
v0x15b68fa40_0 .net "out", 4 0, L_0x15b6f5d60;  alias, 1 drivers
v0x15b68fb10_0 .net "vld", 0 0, L_0x15b6f5ab0;  1 drivers
S_0x15b673b70 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b6737c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b673a40 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x15b673a80 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x15b68f3f0_0 .net "in", 31 0, L_0x15b6f6090;  alias, 1 drivers
v0x15b68f4b0_0 .net "out", 4 0, L_0x15b6f5d60;  alias, 1 drivers
v0x15b68f570_0 .net "vld", 0 0, L_0x15b6f5ab0;  alias, 1 drivers
L_0x15b6f0e40 .part L_0x15b6f6090, 0, 16;
L_0x15b6f5a10 .part L_0x15b6f6090, 16, 16;
S_0x15b673ef0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b673b70;
 .timescale -9 -12;
L_0x15b6f5ab0 .functor OR 1, L_0x15b6f0a30, L_0x15b6f5600, C4<0>, C4<0>;
L_0x148040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b68ebf0_0 .net/2u *"_ivl_4", 0 0, L_0x148040be0;  1 drivers
v0x15b68ecb0_0 .net *"_ivl_6", 4 0, L_0x15b6f5b60;  1 drivers
v0x15b68ed50_0 .net *"_ivl_8", 4 0, L_0x15b6f5c40;  1 drivers
v0x15b68ee00_0 .net "out_h", 3 0, L_0x15b6f58b0;  1 drivers
v0x15b68eec0_0 .net "out_l", 3 0, L_0x15b6f0ce0;  1 drivers
v0x15b68ef90_0 .net "out_vh", 0 0, L_0x15b6f5600;  1 drivers
v0x15b68f040_0 .net "out_vl", 0 0, L_0x15b6f0a30;  1 drivers
L_0x15b6f5b60 .concat [ 4 1 0 0], L_0x15b6f58b0, L_0x148040be0;
L_0x15b6f5c40 .concat [ 4 1 0 0], L_0x15b6f0ce0, L_0x15b6f0a30;
L_0x15b6f5d60 .functor MUXZ 5, L_0x15b6f5c40, L_0x15b6f5b60, L_0x15b6f5600, C4<>;
S_0x15b6740c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b673ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b673d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b673dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b6813c0_0 .net "in", 15 0, L_0x15b6f5a10;  1 drivers
v0x15b681480_0 .net "out", 3 0, L_0x15b6f58b0;  alias, 1 drivers
v0x15b681530_0 .net "vld", 0 0, L_0x15b6f5600;  alias, 1 drivers
L_0x15b6f31d0 .part L_0x15b6f5a10, 0, 8;
L_0x15b6f5520 .part L_0x15b6f5a10, 8, 8;
S_0x15b674440 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6740c0;
 .timescale -9 -12;
L_0x15b6f5600 .functor OR 1, L_0x15b6f2dc0, L_0x15b6f5110, C4<0>, C4<0>;
L_0x148040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b680bc0_0 .net/2u *"_ivl_4", 0 0, L_0x148040b98;  1 drivers
v0x15b680c80_0 .net *"_ivl_6", 3 0, L_0x15b6f56b0;  1 drivers
v0x15b680d20_0 .net *"_ivl_8", 3 0, L_0x15b6f5790;  1 drivers
v0x15b680dd0_0 .net "out_h", 2 0, L_0x15b6f53c0;  1 drivers
v0x15b680e90_0 .net "out_l", 2 0, L_0x15b6f3070;  1 drivers
v0x15b680f60_0 .net "out_vh", 0 0, L_0x15b6f5110;  1 drivers
v0x15b681010_0 .net "out_vl", 0 0, L_0x15b6f2dc0;  1 drivers
L_0x15b6f56b0 .concat [ 3 1 0 0], L_0x15b6f53c0, L_0x148040b98;
L_0x15b6f5790 .concat [ 3 1 0 0], L_0x15b6f3070, L_0x15b6f2dc0;
L_0x15b6f58b0 .functor MUXZ 4, L_0x15b6f5790, L_0x15b6f56b0, L_0x15b6f5110, C4<>;
S_0x15b674610 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b674440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6742d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b674310 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b67a650_0 .net "in", 7 0, L_0x15b6f5520;  1 drivers
v0x15b67a710_0 .net "out", 2 0, L_0x15b6f53c0;  alias, 1 drivers
v0x15b67a7c0_0 .net "vld", 0 0, L_0x15b6f5110;  alias, 1 drivers
L_0x15b6f4100 .part L_0x15b6f5520, 0, 4;
L_0x15b6f5030 .part L_0x15b6f5520, 4, 4;
S_0x15b674990 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b674610;
 .timescale -9 -12;
L_0x15b6f5110 .functor OR 1, L_0x15b6f3cf0, L_0x15b6f4c20, C4<0>, C4<0>;
L_0x148040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b679e50_0 .net/2u *"_ivl_4", 0 0, L_0x148040b50;  1 drivers
v0x15b679f10_0 .net *"_ivl_6", 2 0, L_0x15b6f51c0;  1 drivers
v0x15b679fb0_0 .net *"_ivl_8", 2 0, L_0x15b6f52a0;  1 drivers
v0x15b67a060_0 .net "out_h", 1 0, L_0x15b6f4ed0;  1 drivers
v0x15b67a120_0 .net "out_l", 1 0, L_0x15b6f3fa0;  1 drivers
v0x15b67a1f0_0 .net "out_vh", 0 0, L_0x15b6f4c20;  1 drivers
v0x15b67a2a0_0 .net "out_vl", 0 0, L_0x15b6f3cf0;  1 drivers
L_0x15b6f51c0 .concat [ 2 1 0 0], L_0x15b6f4ed0, L_0x148040b50;
L_0x15b6f52a0 .concat [ 2 1 0 0], L_0x15b6f3fa0, L_0x15b6f3cf0;
L_0x15b6f53c0 .functor MUXZ 3, L_0x15b6f52a0, L_0x15b6f51c0, L_0x15b6f4c20, C4<>;
S_0x15b674b60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b674990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b674820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b674860 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b677240_0 .net "in", 3 0, L_0x15b6f5030;  1 drivers
v0x15b677300_0 .net "out", 1 0, L_0x15b6f4ed0;  alias, 1 drivers
v0x15b6773b0_0 .net "vld", 0 0, L_0x15b6f4c20;  alias, 1 drivers
L_0x15b6f45e0 .part L_0x15b6f5030, 0, 2;
L_0x15b6f4b00 .part L_0x15b6f5030, 2, 2;
S_0x15b674ee0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b674b60;
 .timescale -9 -12;
L_0x15b6f4c20 .functor OR 1, L_0x15b6f41a0, L_0x15b6f4700, C4<0>, C4<0>;
L_0x148040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b676a40_0 .net/2u *"_ivl_4", 0 0, L_0x148040b08;  1 drivers
v0x15b676b00_0 .net *"_ivl_6", 1 0, L_0x15b6f4cd0;  1 drivers
v0x15b676ba0_0 .net *"_ivl_8", 1 0, L_0x15b6f4db0;  1 drivers
v0x15b676c50_0 .net "out_h", 0 0, L_0x15b6f49d0;  1 drivers
v0x15b676d10_0 .net "out_l", 0 0, L_0x15b6f44b0;  1 drivers
v0x15b676de0_0 .net "out_vh", 0 0, L_0x15b6f4700;  1 drivers
v0x15b676e90_0 .net "out_vl", 0 0, L_0x15b6f41a0;  1 drivers
L_0x15b6f4cd0 .concat [ 1 1 0 0], L_0x15b6f49d0, L_0x148040b08;
L_0x15b6f4db0 .concat [ 1 1 0 0], L_0x15b6f44b0, L_0x15b6f41a0;
L_0x15b6f4ed0 .functor MUXZ 2, L_0x15b6f4db0, L_0x15b6f4cd0, L_0x15b6f4700, C4<>;
S_0x15b6750b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b674ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b674d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b674db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b675ae0_0 .net "in", 1 0, L_0x15b6f4b00;  1 drivers
v0x15b675ba0_0 .net "out", 0 0, L_0x15b6f49d0;  alias, 1 drivers
v0x15b675c50_0 .net "vld", 0 0, L_0x15b6f4700;  alias, 1 drivers
L_0x15b6f47a0 .part L_0x15b6f4b00, 1, 1;
L_0x15b6f4930 .part L_0x15b6f4b00, 0, 1;
S_0x15b675430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6750b0;
 .timescale -9 -12;
L_0x15b6f4880 .functor NOT 1, L_0x15b6f47a0, C4<0>, C4<0>, C4<0>;
L_0x15b6f49d0 .functor AND 1, L_0x15b6f4880, L_0x15b6f4930, C4<1>, C4<1>;
v0x15b675600_0 .net *"_ivl_2", 0 0, L_0x15b6f47a0;  1 drivers
v0x15b6756c0_0 .net *"_ivl_3", 0 0, L_0x15b6f4880;  1 drivers
v0x15b675760_0 .net *"_ivl_5", 0 0, L_0x15b6f4930;  1 drivers
L_0x15b6f4700 .reduce/or L_0x15b6f4b00;
S_0x15b6757f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6750b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6757f0
v0x15b675a40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b675a40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b675a40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x15b675a40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x15b675a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b675a40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x15b675d50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b674ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b675f20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b675f60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6767d0_0 .net "in", 1 0, L_0x15b6f45e0;  1 drivers
v0x15b676890_0 .net "out", 0 0, L_0x15b6f44b0;  alias, 1 drivers
v0x15b676940_0 .net "vld", 0 0, L_0x15b6f41a0;  alias, 1 drivers
L_0x15b6f4280 .part L_0x15b6f45e0, 1, 1;
L_0x15b6f4410 .part L_0x15b6f45e0, 0, 1;
S_0x15b676130 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b675d50;
 .timescale -9 -12;
L_0x15b6f4360 .functor NOT 1, L_0x15b6f4280, C4<0>, C4<0>, C4<0>;
L_0x15b6f44b0 .functor AND 1, L_0x15b6f4360, L_0x15b6f4410, C4<1>, C4<1>;
v0x15b6762f0_0 .net *"_ivl_2", 0 0, L_0x15b6f4280;  1 drivers
v0x15b6763b0_0 .net *"_ivl_3", 0 0, L_0x15b6f4360;  1 drivers
v0x15b676450_0 .net *"_ivl_5", 0 0, L_0x15b6f4410;  1 drivers
L_0x15b6f41a0 .reduce/or L_0x15b6f45e0;
S_0x15b6764e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b675d50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6764e0
v0x15b676730_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b676730_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b676730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x15b676730_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x15b676730_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b676730_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x15b676f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b674b60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b676f40
v0x15b677190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b677190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b677190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x15b677190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x15b677190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b677190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x15b6774b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b674990;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b677680 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6776c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b679be0_0 .net "in", 3 0, L_0x15b6f4100;  1 drivers
v0x15b679ca0_0 .net "out", 1 0, L_0x15b6f3fa0;  alias, 1 drivers
v0x15b679d50_0 .net "vld", 0 0, L_0x15b6f3cf0;  alias, 1 drivers
L_0x15b6f36b0 .part L_0x15b6f4100, 0, 2;
L_0x15b6f3bd0 .part L_0x15b6f4100, 2, 2;
S_0x15b677890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6774b0;
 .timescale -9 -12;
L_0x15b6f3cf0 .functor OR 1, L_0x15b6f3270, L_0x15b6f37d0, C4<0>, C4<0>;
L_0x148040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6793e0_0 .net/2u *"_ivl_4", 0 0, L_0x148040ac0;  1 drivers
v0x15b6794a0_0 .net *"_ivl_6", 1 0, L_0x15b6f3da0;  1 drivers
v0x15b679540_0 .net *"_ivl_8", 1 0, L_0x15b6f3e80;  1 drivers
v0x15b6795f0_0 .net "out_h", 0 0, L_0x15b6f3aa0;  1 drivers
v0x15b6796b0_0 .net "out_l", 0 0, L_0x15b6f3580;  1 drivers
v0x15b679780_0 .net "out_vh", 0 0, L_0x15b6f37d0;  1 drivers
v0x15b679830_0 .net "out_vl", 0 0, L_0x15b6f3270;  1 drivers
L_0x15b6f3da0 .concat [ 1 1 0 0], L_0x15b6f3aa0, L_0x148040ac0;
L_0x15b6f3e80 .concat [ 1 1 0 0], L_0x15b6f3580, L_0x15b6f3270;
L_0x15b6f3fa0 .functor MUXZ 2, L_0x15b6f3e80, L_0x15b6f3da0, L_0x15b6f37d0, C4<>;
S_0x15b677a50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b677890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b677740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b677780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b678480_0 .net "in", 1 0, L_0x15b6f3bd0;  1 drivers
v0x15b678540_0 .net "out", 0 0, L_0x15b6f3aa0;  alias, 1 drivers
v0x15b6785f0_0 .net "vld", 0 0, L_0x15b6f37d0;  alias, 1 drivers
L_0x15b6f3870 .part L_0x15b6f3bd0, 1, 1;
L_0x15b6f3a00 .part L_0x15b6f3bd0, 0, 1;
S_0x15b677dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b677a50;
 .timescale -9 -12;
L_0x15b6f3950 .functor NOT 1, L_0x15b6f3870, C4<0>, C4<0>, C4<0>;
L_0x15b6f3aa0 .functor AND 1, L_0x15b6f3950, L_0x15b6f3a00, C4<1>, C4<1>;
v0x15b677fa0_0 .net *"_ivl_2", 0 0, L_0x15b6f3870;  1 drivers
v0x15b678060_0 .net *"_ivl_3", 0 0, L_0x15b6f3950;  1 drivers
v0x15b678100_0 .net *"_ivl_5", 0 0, L_0x15b6f3a00;  1 drivers
L_0x15b6f37d0 .reduce/or L_0x15b6f3bd0;
S_0x15b678190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b677a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b678190
v0x15b6783e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6783e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6783e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x15b6783e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x15b6783e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6783e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x15b6786f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b677890;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6788c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b678900 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b679170_0 .net "in", 1 0, L_0x15b6f36b0;  1 drivers
v0x15b679230_0 .net "out", 0 0, L_0x15b6f3580;  alias, 1 drivers
v0x15b6792e0_0 .net "vld", 0 0, L_0x15b6f3270;  alias, 1 drivers
L_0x15b6f3350 .part L_0x15b6f36b0, 1, 1;
L_0x15b6f34e0 .part L_0x15b6f36b0, 0, 1;
S_0x15b678ad0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6786f0;
 .timescale -9 -12;
L_0x15b6f3430 .functor NOT 1, L_0x15b6f3350, C4<0>, C4<0>, C4<0>;
L_0x15b6f3580 .functor AND 1, L_0x15b6f3430, L_0x15b6f34e0, C4<1>, C4<1>;
v0x15b678c90_0 .net *"_ivl_2", 0 0, L_0x15b6f3350;  1 drivers
v0x15b678d50_0 .net *"_ivl_3", 0 0, L_0x15b6f3430;  1 drivers
v0x15b678df0_0 .net *"_ivl_5", 0 0, L_0x15b6f34e0;  1 drivers
L_0x15b6f3270 .reduce/or L_0x15b6f36b0;
S_0x15b678e80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6786f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b678e80
v0x15b6790d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6790d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6790d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x15b6790d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x15b6790d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6790d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x15b6798e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6774b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6798e0
v0x15b679b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b679b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b679b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x15b679b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x15b679b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b679b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x15b67a350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b674610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67a350
v0x15b67a5a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b67a5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67a5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x15b67a5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x15b67a5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67a5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x15b67a8c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b674440;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67aa90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b67aad0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b680950_0 .net "in", 7 0, L_0x15b6f31d0;  1 drivers
v0x15b680a10_0 .net "out", 2 0, L_0x15b6f3070;  alias, 1 drivers
v0x15b680ac0_0 .net "vld", 0 0, L_0x15b6f2dc0;  alias, 1 drivers
L_0x15b6f1db0 .part L_0x15b6f31d0, 0, 4;
L_0x15b6f2ce0 .part L_0x15b6f31d0, 4, 4;
S_0x15b67aca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b67a8c0;
 .timescale -9 -12;
L_0x15b6f2dc0 .functor OR 1, L_0x15b6f19a0, L_0x15b6f28d0, C4<0>, C4<0>;
L_0x148040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b680150_0 .net/2u *"_ivl_4", 0 0, L_0x148040a78;  1 drivers
v0x15b680210_0 .net *"_ivl_6", 2 0, L_0x15b6f2e70;  1 drivers
v0x15b6802b0_0 .net *"_ivl_8", 2 0, L_0x15b6f2f50;  1 drivers
v0x15b680360_0 .net "out_h", 1 0, L_0x15b6f2b80;  1 drivers
v0x15b680420_0 .net "out_l", 1 0, L_0x15b6f1c50;  1 drivers
v0x15b6804f0_0 .net "out_vh", 0 0, L_0x15b6f28d0;  1 drivers
v0x15b6805a0_0 .net "out_vl", 0 0, L_0x15b6f19a0;  1 drivers
L_0x15b6f2e70 .concat [ 2 1 0 0], L_0x15b6f2b80, L_0x148040a78;
L_0x15b6f2f50 .concat [ 2 1 0 0], L_0x15b6f1c50, L_0x15b6f19a0;
L_0x15b6f3070 .functor MUXZ 3, L_0x15b6f2f50, L_0x15b6f2e70, L_0x15b6f28d0, C4<>;
S_0x15b67ae60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b67aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67ab50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b67ab90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b67d540_0 .net "in", 3 0, L_0x15b6f2ce0;  1 drivers
v0x15b67d600_0 .net "out", 1 0, L_0x15b6f2b80;  alias, 1 drivers
v0x15b67d6b0_0 .net "vld", 0 0, L_0x15b6f28d0;  alias, 1 drivers
L_0x15b6f2290 .part L_0x15b6f2ce0, 0, 2;
L_0x15b6f27b0 .part L_0x15b6f2ce0, 2, 2;
S_0x15b67b1e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b67ae60;
 .timescale -9 -12;
L_0x15b6f28d0 .functor OR 1, L_0x15b6f1e50, L_0x15b6f23b0, C4<0>, C4<0>;
L_0x148040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b67cd40_0 .net/2u *"_ivl_4", 0 0, L_0x148040a30;  1 drivers
v0x15b67ce00_0 .net *"_ivl_6", 1 0, L_0x15b6f2980;  1 drivers
v0x15b67cea0_0 .net *"_ivl_8", 1 0, L_0x15b6f2a60;  1 drivers
v0x15b67cf50_0 .net "out_h", 0 0, L_0x15b6f2680;  1 drivers
v0x15b67d010_0 .net "out_l", 0 0, L_0x15b6f2160;  1 drivers
v0x15b67d0e0_0 .net "out_vh", 0 0, L_0x15b6f23b0;  1 drivers
v0x15b67d190_0 .net "out_vl", 0 0, L_0x15b6f1e50;  1 drivers
L_0x15b6f2980 .concat [ 1 1 0 0], L_0x15b6f2680, L_0x148040a30;
L_0x15b6f2a60 .concat [ 1 1 0 0], L_0x15b6f2160, L_0x15b6f1e50;
L_0x15b6f2b80 .functor MUXZ 2, L_0x15b6f2a60, L_0x15b6f2980, L_0x15b6f23b0, C4<>;
S_0x15b67b3b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b67b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67b070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b67b0b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b67bde0_0 .net "in", 1 0, L_0x15b6f27b0;  1 drivers
v0x15b67bea0_0 .net "out", 0 0, L_0x15b6f2680;  alias, 1 drivers
v0x15b67bf50_0 .net "vld", 0 0, L_0x15b6f23b0;  alias, 1 drivers
L_0x15b6f2450 .part L_0x15b6f27b0, 1, 1;
L_0x15b6f25e0 .part L_0x15b6f27b0, 0, 1;
S_0x15b67b730 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b67b3b0;
 .timescale -9 -12;
L_0x15b6f2530 .functor NOT 1, L_0x15b6f2450, C4<0>, C4<0>, C4<0>;
L_0x15b6f2680 .functor AND 1, L_0x15b6f2530, L_0x15b6f25e0, C4<1>, C4<1>;
v0x15b67b900_0 .net *"_ivl_2", 0 0, L_0x15b6f2450;  1 drivers
v0x15b67b9c0_0 .net *"_ivl_3", 0 0, L_0x15b6f2530;  1 drivers
v0x15b67ba60_0 .net *"_ivl_5", 0 0, L_0x15b6f25e0;  1 drivers
L_0x15b6f23b0 .reduce/or L_0x15b6f27b0;
S_0x15b67baf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67b3b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67baf0
v0x15b67bd40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b67bd40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67bd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x15b67bd40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x15b67bd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67bd40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x15b67c050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b67b1e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67c220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b67c260 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b67cad0_0 .net "in", 1 0, L_0x15b6f2290;  1 drivers
v0x15b67cb90_0 .net "out", 0 0, L_0x15b6f2160;  alias, 1 drivers
v0x15b67cc40_0 .net "vld", 0 0, L_0x15b6f1e50;  alias, 1 drivers
L_0x15b6f1f30 .part L_0x15b6f2290, 1, 1;
L_0x15b6f20c0 .part L_0x15b6f2290, 0, 1;
S_0x15b67c430 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b67c050;
 .timescale -9 -12;
L_0x15b6f2010 .functor NOT 1, L_0x15b6f1f30, C4<0>, C4<0>, C4<0>;
L_0x15b6f2160 .functor AND 1, L_0x15b6f2010, L_0x15b6f20c0, C4<1>, C4<1>;
v0x15b67c5f0_0 .net *"_ivl_2", 0 0, L_0x15b6f1f30;  1 drivers
v0x15b67c6b0_0 .net *"_ivl_3", 0 0, L_0x15b6f2010;  1 drivers
v0x15b67c750_0 .net *"_ivl_5", 0 0, L_0x15b6f20c0;  1 drivers
L_0x15b6f1e50 .reduce/or L_0x15b6f2290;
S_0x15b67c7e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67c050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67c7e0
v0x15b67ca30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b67ca30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67ca30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x15b67ca30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x15b67ca30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67ca30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x15b67d240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67ae60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67d240
v0x15b67d490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b67d490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67d490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x15b67d490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x15b67d490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67d490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x15b67d7b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b67aca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67d980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b67d9c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b67fee0_0 .net "in", 3 0, L_0x15b6f1db0;  1 drivers
v0x15b67ffa0_0 .net "out", 1 0, L_0x15b6f1c50;  alias, 1 drivers
v0x15b680050_0 .net "vld", 0 0, L_0x15b6f19a0;  alias, 1 drivers
L_0x15b6f1360 .part L_0x15b6f1db0, 0, 2;
L_0x15b6f1880 .part L_0x15b6f1db0, 2, 2;
S_0x15b67db90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b67d7b0;
 .timescale -9 -12;
L_0x15b6f19a0 .functor OR 1, L_0x15b6f0f20, L_0x15b6f1480, C4<0>, C4<0>;
L_0x1480409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b67f6e0_0 .net/2u *"_ivl_4", 0 0, L_0x1480409e8;  1 drivers
v0x15b67f7a0_0 .net *"_ivl_6", 1 0, L_0x15b6f1a50;  1 drivers
v0x15b67f840_0 .net *"_ivl_8", 1 0, L_0x15b6f1b30;  1 drivers
v0x15b67f8f0_0 .net "out_h", 0 0, L_0x15b6f1750;  1 drivers
v0x15b67f9b0_0 .net "out_l", 0 0, L_0x15b6f1230;  1 drivers
v0x15b67fa80_0 .net "out_vh", 0 0, L_0x15b6f1480;  1 drivers
v0x15b67fb30_0 .net "out_vl", 0 0, L_0x15b6f0f20;  1 drivers
L_0x15b6f1a50 .concat [ 1 1 0 0], L_0x15b6f1750, L_0x1480409e8;
L_0x15b6f1b30 .concat [ 1 1 0 0], L_0x15b6f1230, L_0x15b6f0f20;
L_0x15b6f1c50 .functor MUXZ 2, L_0x15b6f1b30, L_0x15b6f1a50, L_0x15b6f1480, C4<>;
S_0x15b67dd50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b67db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67da40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b67da80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b67e780_0 .net "in", 1 0, L_0x15b6f1880;  1 drivers
v0x15b67e840_0 .net "out", 0 0, L_0x15b6f1750;  alias, 1 drivers
v0x15b67e8f0_0 .net "vld", 0 0, L_0x15b6f1480;  alias, 1 drivers
L_0x15b6f1520 .part L_0x15b6f1880, 1, 1;
L_0x15b6f16b0 .part L_0x15b6f1880, 0, 1;
S_0x15b67e0d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b67dd50;
 .timescale -9 -12;
L_0x15b6f1600 .functor NOT 1, L_0x15b6f1520, C4<0>, C4<0>, C4<0>;
L_0x15b6f1750 .functor AND 1, L_0x15b6f1600, L_0x15b6f16b0, C4<1>, C4<1>;
v0x15b67e2a0_0 .net *"_ivl_2", 0 0, L_0x15b6f1520;  1 drivers
v0x15b67e360_0 .net *"_ivl_3", 0 0, L_0x15b6f1600;  1 drivers
v0x15b67e400_0 .net *"_ivl_5", 0 0, L_0x15b6f16b0;  1 drivers
L_0x15b6f1480 .reduce/or L_0x15b6f1880;
S_0x15b67e490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67dd50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67e490
v0x15b67e6e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b67e6e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67e6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x15b67e6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x15b67e6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67e6e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x15b67e9f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b67db90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b67ebc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b67ec00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b67f470_0 .net "in", 1 0, L_0x15b6f1360;  1 drivers
v0x15b67f530_0 .net "out", 0 0, L_0x15b6f1230;  alias, 1 drivers
v0x15b67f5e0_0 .net "vld", 0 0, L_0x15b6f0f20;  alias, 1 drivers
L_0x15b6f1000 .part L_0x15b6f1360, 1, 1;
L_0x15b6f1190 .part L_0x15b6f1360, 0, 1;
S_0x15b67edd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b67e9f0;
 .timescale -9 -12;
L_0x15b6f10e0 .functor NOT 1, L_0x15b6f1000, C4<0>, C4<0>, C4<0>;
L_0x15b6f1230 .functor AND 1, L_0x15b6f10e0, L_0x15b6f1190, C4<1>, C4<1>;
v0x15b67ef90_0 .net *"_ivl_2", 0 0, L_0x15b6f1000;  1 drivers
v0x15b67f050_0 .net *"_ivl_3", 0 0, L_0x15b6f10e0;  1 drivers
v0x15b67f0f0_0 .net *"_ivl_5", 0 0, L_0x15b6f1190;  1 drivers
L_0x15b6f0f20 .reduce/or L_0x15b6f1360;
S_0x15b67f180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67e9f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67f180
v0x15b67f3d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b67f3d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67f3d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x15b67f3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x15b67f3d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67f3d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x15b67fbe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67d7b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b67fbe0
v0x15b67fe30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b67fe30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b67fe30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x15b67fe30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x15b67fe30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b67fe30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x15b680650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b67a8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b680650
v0x15b6808a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6808a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6808a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x15b6808a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x15b6808a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6808a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x15b6810c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6740c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6810c0
v0x15b681310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b681310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b681310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x15b681310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x15b681310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b681310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x15b681630 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b673ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b681800 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b681840 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b68e980_0 .net "in", 15 0, L_0x15b6f0e40;  1 drivers
v0x15b68ea40_0 .net "out", 3 0, L_0x15b6f0ce0;  alias, 1 drivers
v0x15b68eaf0_0 .net "vld", 0 0, L_0x15b6f0a30;  alias, 1 drivers
L_0x15b6ee4e0 .part L_0x15b6f0e40, 0, 8;
L_0x15b6f0950 .part L_0x15b6f0e40, 8, 8;
S_0x15b681a10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b681630;
 .timescale -9 -12;
L_0x15b6f0a30 .functor OR 1, L_0x15b6ee0d0, L_0x15b6f0540, C4<0>, C4<0>;
L_0x1480409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b68e180_0 .net/2u *"_ivl_4", 0 0, L_0x1480409a0;  1 drivers
v0x15b68e240_0 .net *"_ivl_6", 3 0, L_0x15b6f0ae0;  1 drivers
v0x15b68e2e0_0 .net *"_ivl_8", 3 0, L_0x15b6f0bc0;  1 drivers
v0x15b68e390_0 .net "out_h", 2 0, L_0x15b6f07f0;  1 drivers
v0x15b68e450_0 .net "out_l", 2 0, L_0x15b6ee380;  1 drivers
v0x15b68e520_0 .net "out_vh", 0 0, L_0x15b6f0540;  1 drivers
v0x15b68e5d0_0 .net "out_vl", 0 0, L_0x15b6ee0d0;  1 drivers
L_0x15b6f0ae0 .concat [ 3 1 0 0], L_0x15b6f07f0, L_0x1480409a0;
L_0x15b6f0bc0 .concat [ 3 1 0 0], L_0x15b6ee380, L_0x15b6ee0d0;
L_0x15b6f0ce0 .functor MUXZ 4, L_0x15b6f0bc0, L_0x15b6f0ae0, L_0x15b6f0540, C4<>;
S_0x15b681bd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b681a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6818c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b681900 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b687c10_0 .net "in", 7 0, L_0x15b6f0950;  1 drivers
v0x15b687cd0_0 .net "out", 2 0, L_0x15b6f07f0;  alias, 1 drivers
v0x15b687d80_0 .net "vld", 0 0, L_0x15b6f0540;  alias, 1 drivers
L_0x15b6ef410 .part L_0x15b6f0950, 0, 4;
L_0x15b6f0460 .part L_0x15b6f0950, 4, 4;
S_0x15b681f50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b681bd0;
 .timescale -9 -12;
L_0x15b6f0540 .functor OR 1, L_0x15b6ef000, L_0x15b6eff30, C4<0>, C4<0>;
L_0x148040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b687410_0 .net/2u *"_ivl_4", 0 0, L_0x148040958;  1 drivers
v0x15b6874d0_0 .net *"_ivl_6", 2 0, L_0x15b6f05f0;  1 drivers
v0x15b687570_0 .net *"_ivl_8", 2 0, L_0x15b6f06d0;  1 drivers
v0x15b687620_0 .net "out_h", 1 0, L_0x15b6f0300;  1 drivers
v0x15b6876e0_0 .net "out_l", 1 0, L_0x15b6ef2b0;  1 drivers
v0x15b6877b0_0 .net "out_vh", 0 0, L_0x15b6eff30;  1 drivers
v0x15b687860_0 .net "out_vl", 0 0, L_0x15b6ef000;  1 drivers
L_0x15b6f05f0 .concat [ 2 1 0 0], L_0x15b6f0300, L_0x148040958;
L_0x15b6f06d0 .concat [ 2 1 0 0], L_0x15b6ef2b0, L_0x15b6ef000;
L_0x15b6f07f0 .functor MUXZ 3, L_0x15b6f06d0, L_0x15b6f05f0, L_0x15b6eff30, C4<>;
S_0x15b682120 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b681f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b681de0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b681e20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b684800_0 .net "in", 3 0, L_0x15b6f0460;  1 drivers
v0x15b6848c0_0 .net "out", 1 0, L_0x15b6f0300;  alias, 1 drivers
v0x15b684970_0 .net "vld", 0 0, L_0x15b6eff30;  alias, 1 drivers
L_0x15b6ef8f0 .part L_0x15b6f0460, 0, 2;
L_0x15b6efe10 .part L_0x15b6f0460, 2, 2;
S_0x15b6824a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b682120;
 .timescale -9 -12;
L_0x15b6eff30 .functor OR 1, L_0x15b6ef4b0, L_0x15b6efa10, C4<0>, C4<0>;
L_0x148040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b684000_0 .net/2u *"_ivl_4", 0 0, L_0x148040910;  1 drivers
v0x15b6840c0_0 .net *"_ivl_6", 1 0, L_0x15b6e8e40;  1 drivers
v0x15b684160_0 .net *"_ivl_8", 1 0, L_0x15b6f01e0;  1 drivers
v0x15b684210_0 .net "out_h", 0 0, L_0x15b6efce0;  1 drivers
v0x15b6842d0_0 .net "out_l", 0 0, L_0x15b6ef7c0;  1 drivers
v0x15b6843a0_0 .net "out_vh", 0 0, L_0x15b6efa10;  1 drivers
v0x15b684450_0 .net "out_vl", 0 0, L_0x15b6ef4b0;  1 drivers
L_0x15b6e8e40 .concat [ 1 1 0 0], L_0x15b6efce0, L_0x148040910;
L_0x15b6f01e0 .concat [ 1 1 0 0], L_0x15b6ef7c0, L_0x15b6ef4b0;
L_0x15b6f0300 .functor MUXZ 2, L_0x15b6f01e0, L_0x15b6e8e40, L_0x15b6efa10, C4<>;
S_0x15b682670 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6824a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b682330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b682370 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6830a0_0 .net "in", 1 0, L_0x15b6efe10;  1 drivers
v0x15b683160_0 .net "out", 0 0, L_0x15b6efce0;  alias, 1 drivers
v0x15b683210_0 .net "vld", 0 0, L_0x15b6efa10;  alias, 1 drivers
L_0x15b6efab0 .part L_0x15b6efe10, 1, 1;
L_0x15b6efc40 .part L_0x15b6efe10, 0, 1;
S_0x15b6829f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b682670;
 .timescale -9 -12;
L_0x15b6efb90 .functor NOT 1, L_0x15b6efab0, C4<0>, C4<0>, C4<0>;
L_0x15b6efce0 .functor AND 1, L_0x15b6efb90, L_0x15b6efc40, C4<1>, C4<1>;
v0x15b682bc0_0 .net *"_ivl_2", 0 0, L_0x15b6efab0;  1 drivers
v0x15b682c80_0 .net *"_ivl_3", 0 0, L_0x15b6efb90;  1 drivers
v0x15b682d20_0 .net *"_ivl_5", 0 0, L_0x15b6efc40;  1 drivers
L_0x15b6efa10 .reduce/or L_0x15b6efe10;
S_0x15b682db0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b682670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b682db0
v0x15b683000_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b683000_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b683000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x15b683000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x15b683000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b683000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x15b683310 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6824a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6834e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b683520 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b683d90_0 .net "in", 1 0, L_0x15b6ef8f0;  1 drivers
v0x15b683e50_0 .net "out", 0 0, L_0x15b6ef7c0;  alias, 1 drivers
v0x15b683f00_0 .net "vld", 0 0, L_0x15b6ef4b0;  alias, 1 drivers
L_0x15b6ef590 .part L_0x15b6ef8f0, 1, 1;
L_0x15b6ef720 .part L_0x15b6ef8f0, 0, 1;
S_0x15b6836f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b683310;
 .timescale -9 -12;
L_0x15b6ef670 .functor NOT 1, L_0x15b6ef590, C4<0>, C4<0>, C4<0>;
L_0x15b6ef7c0 .functor AND 1, L_0x15b6ef670, L_0x15b6ef720, C4<1>, C4<1>;
v0x15b6838b0_0 .net *"_ivl_2", 0 0, L_0x15b6ef590;  1 drivers
v0x15b683970_0 .net *"_ivl_3", 0 0, L_0x15b6ef670;  1 drivers
v0x15b683a10_0 .net *"_ivl_5", 0 0, L_0x15b6ef720;  1 drivers
L_0x15b6ef4b0 .reduce/or L_0x15b6ef8f0;
S_0x15b683aa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b683310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b683aa0
v0x15b683cf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b683cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b683cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x15b683cf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x15b683cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b683cf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x15b684500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b682120;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b684500
v0x15b684750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b684750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b684750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x15b684750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x15b684750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b684750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x15b684a70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b681f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b684c40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b684c80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6871a0_0 .net "in", 3 0, L_0x15b6ef410;  1 drivers
v0x15b687260_0 .net "out", 1 0, L_0x15b6ef2b0;  alias, 1 drivers
v0x15b687310_0 .net "vld", 0 0, L_0x15b6ef000;  alias, 1 drivers
L_0x15b6ee9c0 .part L_0x15b6ef410, 0, 2;
L_0x15b6eeee0 .part L_0x15b6ef410, 2, 2;
S_0x15b684e50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b684a70;
 .timescale -9 -12;
L_0x15b6ef000 .functor OR 1, L_0x15b6ee580, L_0x15b6eeae0, C4<0>, C4<0>;
L_0x1480408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6869a0_0 .net/2u *"_ivl_4", 0 0, L_0x1480408c8;  1 drivers
v0x15b686a60_0 .net *"_ivl_6", 1 0, L_0x15b6ef0b0;  1 drivers
v0x15b686b00_0 .net *"_ivl_8", 1 0, L_0x15b6ef190;  1 drivers
v0x15b686bb0_0 .net "out_h", 0 0, L_0x15b6eedb0;  1 drivers
v0x15b686c70_0 .net "out_l", 0 0, L_0x15b6ee890;  1 drivers
v0x15b686d40_0 .net "out_vh", 0 0, L_0x15b6eeae0;  1 drivers
v0x15b686df0_0 .net "out_vl", 0 0, L_0x15b6ee580;  1 drivers
L_0x15b6ef0b0 .concat [ 1 1 0 0], L_0x15b6eedb0, L_0x1480408c8;
L_0x15b6ef190 .concat [ 1 1 0 0], L_0x15b6ee890, L_0x15b6ee580;
L_0x15b6ef2b0 .functor MUXZ 2, L_0x15b6ef190, L_0x15b6ef0b0, L_0x15b6eeae0, C4<>;
S_0x15b685010 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b684e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b684d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b684d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b685a40_0 .net "in", 1 0, L_0x15b6eeee0;  1 drivers
v0x15b685b00_0 .net "out", 0 0, L_0x15b6eedb0;  alias, 1 drivers
v0x15b685bb0_0 .net "vld", 0 0, L_0x15b6eeae0;  alias, 1 drivers
L_0x15b6eeb80 .part L_0x15b6eeee0, 1, 1;
L_0x15b6eed10 .part L_0x15b6eeee0, 0, 1;
S_0x15b685390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b685010;
 .timescale -9 -12;
L_0x15b6eec60 .functor NOT 1, L_0x15b6eeb80, C4<0>, C4<0>, C4<0>;
L_0x15b6eedb0 .functor AND 1, L_0x15b6eec60, L_0x15b6eed10, C4<1>, C4<1>;
v0x15b685560_0 .net *"_ivl_2", 0 0, L_0x15b6eeb80;  1 drivers
v0x15b685620_0 .net *"_ivl_3", 0 0, L_0x15b6eec60;  1 drivers
v0x15b6856c0_0 .net *"_ivl_5", 0 0, L_0x15b6eed10;  1 drivers
L_0x15b6eeae0 .reduce/or L_0x15b6eeee0;
S_0x15b685750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b685010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b685750
v0x15b6859a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6859a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6859a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x15b6859a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x15b6859a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6859a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x15b685cb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b684e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b685e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b685ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b686730_0 .net "in", 1 0, L_0x15b6ee9c0;  1 drivers
v0x15b6867f0_0 .net "out", 0 0, L_0x15b6ee890;  alias, 1 drivers
v0x15b6868a0_0 .net "vld", 0 0, L_0x15b6ee580;  alias, 1 drivers
L_0x15b6ee660 .part L_0x15b6ee9c0, 1, 1;
L_0x15b6ee7f0 .part L_0x15b6ee9c0, 0, 1;
S_0x15b686090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b685cb0;
 .timescale -9 -12;
L_0x15b6ee740 .functor NOT 1, L_0x15b6ee660, C4<0>, C4<0>, C4<0>;
L_0x15b6ee890 .functor AND 1, L_0x15b6ee740, L_0x15b6ee7f0, C4<1>, C4<1>;
v0x15b686250_0 .net *"_ivl_2", 0 0, L_0x15b6ee660;  1 drivers
v0x15b686310_0 .net *"_ivl_3", 0 0, L_0x15b6ee740;  1 drivers
v0x15b6863b0_0 .net *"_ivl_5", 0 0, L_0x15b6ee7f0;  1 drivers
L_0x15b6ee580 .reduce/or L_0x15b6ee9c0;
S_0x15b686440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b685cb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b686440
v0x15b686690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b686690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b686690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x15b686690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x15b686690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b686690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x15b686ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b684a70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b686ea0
v0x15b6870f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6870f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6870f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x15b6870f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x15b6870f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6870f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x15b687910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b681bd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b687910
v0x15b687b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b687b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b687b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x15b687b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x15b687b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b687b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x15b687e80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b681a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b688050 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b688090 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b68df10_0 .net "in", 7 0, L_0x15b6ee4e0;  1 drivers
v0x15b68dfd0_0 .net "out", 2 0, L_0x15b6ee380;  alias, 1 drivers
v0x15b68e080_0 .net "vld", 0 0, L_0x15b6ee0d0;  alias, 1 drivers
L_0x15b6ed0c0 .part L_0x15b6ee4e0, 0, 4;
L_0x15b6edff0 .part L_0x15b6ee4e0, 4, 4;
S_0x15b688260 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b687e80;
 .timescale -9 -12;
L_0x15b6ee0d0 .functor OR 1, L_0x15b6eccb0, L_0x15b6edbe0, C4<0>, C4<0>;
L_0x148040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b68d710_0 .net/2u *"_ivl_4", 0 0, L_0x148040880;  1 drivers
v0x15b68d7d0_0 .net *"_ivl_6", 2 0, L_0x15b6ee180;  1 drivers
v0x15b68d870_0 .net *"_ivl_8", 2 0, L_0x15b6ee260;  1 drivers
v0x15b68d920_0 .net "out_h", 1 0, L_0x15b6ede90;  1 drivers
v0x15b68d9e0_0 .net "out_l", 1 0, L_0x15b6ecf60;  1 drivers
v0x15b68dab0_0 .net "out_vh", 0 0, L_0x15b6edbe0;  1 drivers
v0x15b68db60_0 .net "out_vl", 0 0, L_0x15b6eccb0;  1 drivers
L_0x15b6ee180 .concat [ 2 1 0 0], L_0x15b6ede90, L_0x148040880;
L_0x15b6ee260 .concat [ 2 1 0 0], L_0x15b6ecf60, L_0x15b6eccb0;
L_0x15b6ee380 .functor MUXZ 3, L_0x15b6ee260, L_0x15b6ee180, L_0x15b6edbe0, C4<>;
S_0x15b688420 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b688260;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b688110 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b688150 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b68ab00_0 .net "in", 3 0, L_0x15b6edff0;  1 drivers
v0x15b68abc0_0 .net "out", 1 0, L_0x15b6ede90;  alias, 1 drivers
v0x15b68ac70_0 .net "vld", 0 0, L_0x15b6edbe0;  alias, 1 drivers
L_0x15b6ed5a0 .part L_0x15b6edff0, 0, 2;
L_0x15b6edac0 .part L_0x15b6edff0, 2, 2;
S_0x15b6887a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b688420;
 .timescale -9 -12;
L_0x15b6edbe0 .functor OR 1, L_0x15b6ed160, L_0x15b6ed6c0, C4<0>, C4<0>;
L_0x148040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b68a300_0 .net/2u *"_ivl_4", 0 0, L_0x148040838;  1 drivers
v0x15b68a3c0_0 .net *"_ivl_6", 1 0, L_0x15b6edc90;  1 drivers
v0x15b68a460_0 .net *"_ivl_8", 1 0, L_0x15b6edd70;  1 drivers
v0x15b68a510_0 .net "out_h", 0 0, L_0x15b6ed990;  1 drivers
v0x15b68a5d0_0 .net "out_l", 0 0, L_0x15b6ed470;  1 drivers
v0x15b68a6a0_0 .net "out_vh", 0 0, L_0x15b6ed6c0;  1 drivers
v0x15b68a750_0 .net "out_vl", 0 0, L_0x15b6ed160;  1 drivers
L_0x15b6edc90 .concat [ 1 1 0 0], L_0x15b6ed990, L_0x148040838;
L_0x15b6edd70 .concat [ 1 1 0 0], L_0x15b6ed470, L_0x15b6ed160;
L_0x15b6ede90 .functor MUXZ 2, L_0x15b6edd70, L_0x15b6edc90, L_0x15b6ed6c0, C4<>;
S_0x15b688970 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6887a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b688630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b688670 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6893a0_0 .net "in", 1 0, L_0x15b6edac0;  1 drivers
v0x15b689460_0 .net "out", 0 0, L_0x15b6ed990;  alias, 1 drivers
v0x15b689510_0 .net "vld", 0 0, L_0x15b6ed6c0;  alias, 1 drivers
L_0x15b6ed760 .part L_0x15b6edac0, 1, 1;
L_0x15b6ed8f0 .part L_0x15b6edac0, 0, 1;
S_0x15b688cf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b688970;
 .timescale -9 -12;
L_0x15b6ed840 .functor NOT 1, L_0x15b6ed760, C4<0>, C4<0>, C4<0>;
L_0x15b6ed990 .functor AND 1, L_0x15b6ed840, L_0x15b6ed8f0, C4<1>, C4<1>;
v0x15b688ec0_0 .net *"_ivl_2", 0 0, L_0x15b6ed760;  1 drivers
v0x15b688f80_0 .net *"_ivl_3", 0 0, L_0x15b6ed840;  1 drivers
v0x15b689020_0 .net *"_ivl_5", 0 0, L_0x15b6ed8f0;  1 drivers
L_0x15b6ed6c0 .reduce/or L_0x15b6edac0;
S_0x15b6890b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b688970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6890b0
v0x15b689300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b689300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b689300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x15b689300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x15b689300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b689300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x15b689610 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6887a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6897e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b689820 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b68a090_0 .net "in", 1 0, L_0x15b6ed5a0;  1 drivers
v0x15b68a150_0 .net "out", 0 0, L_0x15b6ed470;  alias, 1 drivers
v0x15b68a200_0 .net "vld", 0 0, L_0x15b6ed160;  alias, 1 drivers
L_0x15b6ed240 .part L_0x15b6ed5a0, 1, 1;
L_0x15b6ed3d0 .part L_0x15b6ed5a0, 0, 1;
S_0x15b6899f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b689610;
 .timescale -9 -12;
L_0x15b6ed320 .functor NOT 1, L_0x15b6ed240, C4<0>, C4<0>, C4<0>;
L_0x15b6ed470 .functor AND 1, L_0x15b6ed320, L_0x15b6ed3d0, C4<1>, C4<1>;
v0x15b689bb0_0 .net *"_ivl_2", 0 0, L_0x15b6ed240;  1 drivers
v0x15b689c70_0 .net *"_ivl_3", 0 0, L_0x15b6ed320;  1 drivers
v0x15b689d10_0 .net *"_ivl_5", 0 0, L_0x15b6ed3d0;  1 drivers
L_0x15b6ed160 .reduce/or L_0x15b6ed5a0;
S_0x15b689da0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b689610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b689da0
v0x15b689ff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b689ff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b689ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x15b689ff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x15b689ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b689ff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x15b68a800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b688420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68a800
v0x15b68aa50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b68aa50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68aa50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x15b68aa50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x15b68aa50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68aa50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x15b68ad70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b688260;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b68af40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b68af80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b68d4a0_0 .net "in", 3 0, L_0x15b6ed0c0;  1 drivers
v0x15b68d560_0 .net "out", 1 0, L_0x15b6ecf60;  alias, 1 drivers
v0x15b68d610_0 .net "vld", 0 0, L_0x15b6eccb0;  alias, 1 drivers
L_0x15b6ec670 .part L_0x15b6ed0c0, 0, 2;
L_0x15b6ecb90 .part L_0x15b6ed0c0, 2, 2;
S_0x15b68b150 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b68ad70;
 .timescale -9 -12;
L_0x15b6eccb0 .functor OR 1, L_0x15b6ec230, L_0x15b6ec790, C4<0>, C4<0>;
L_0x1480407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b68cca0_0 .net/2u *"_ivl_4", 0 0, L_0x1480407f0;  1 drivers
v0x15b68cd60_0 .net *"_ivl_6", 1 0, L_0x15b6ecd60;  1 drivers
v0x15b68ce00_0 .net *"_ivl_8", 1 0, L_0x15b6ece40;  1 drivers
v0x15b68ceb0_0 .net "out_h", 0 0, L_0x15b6eca60;  1 drivers
v0x15b68cf70_0 .net "out_l", 0 0, L_0x15b6ec540;  1 drivers
v0x15b68d040_0 .net "out_vh", 0 0, L_0x15b6ec790;  1 drivers
v0x15b68d0f0_0 .net "out_vl", 0 0, L_0x15b6ec230;  1 drivers
L_0x15b6ecd60 .concat [ 1 1 0 0], L_0x15b6eca60, L_0x1480407f0;
L_0x15b6ece40 .concat [ 1 1 0 0], L_0x15b6ec540, L_0x15b6ec230;
L_0x15b6ecf60 .functor MUXZ 2, L_0x15b6ece40, L_0x15b6ecd60, L_0x15b6ec790, C4<>;
S_0x15b68b310 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b68b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b68b000 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b68b040 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b68bd40_0 .net "in", 1 0, L_0x15b6ecb90;  1 drivers
v0x15b68be00_0 .net "out", 0 0, L_0x15b6eca60;  alias, 1 drivers
v0x15b68beb0_0 .net "vld", 0 0, L_0x15b6ec790;  alias, 1 drivers
L_0x15b6ec830 .part L_0x15b6ecb90, 1, 1;
L_0x15b6ec9c0 .part L_0x15b6ecb90, 0, 1;
S_0x15b68b690 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b68b310;
 .timescale -9 -12;
L_0x15b6ec910 .functor NOT 1, L_0x15b6ec830, C4<0>, C4<0>, C4<0>;
L_0x15b6eca60 .functor AND 1, L_0x15b6ec910, L_0x15b6ec9c0, C4<1>, C4<1>;
v0x15b68b860_0 .net *"_ivl_2", 0 0, L_0x15b6ec830;  1 drivers
v0x15b68b920_0 .net *"_ivl_3", 0 0, L_0x15b6ec910;  1 drivers
v0x15b68b9c0_0 .net *"_ivl_5", 0 0, L_0x15b6ec9c0;  1 drivers
L_0x15b6ec790 .reduce/or L_0x15b6ecb90;
S_0x15b68ba50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b68b310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68ba50
v0x15b68bca0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b68bca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68bca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x15b68bca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x15b68bca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68bca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x15b68bfb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b68b150;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b68c180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b68c1c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b68ca30_0 .net "in", 1 0, L_0x15b6ec670;  1 drivers
v0x15b68caf0_0 .net "out", 0 0, L_0x15b6ec540;  alias, 1 drivers
v0x15b68cba0_0 .net "vld", 0 0, L_0x15b6ec230;  alias, 1 drivers
L_0x15b6ec310 .part L_0x15b6ec670, 1, 1;
L_0x15b6ec4a0 .part L_0x15b6ec670, 0, 1;
S_0x15b68c390 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b68bfb0;
 .timescale -9 -12;
L_0x15b6ec3f0 .functor NOT 1, L_0x15b6ec310, C4<0>, C4<0>, C4<0>;
L_0x15b6ec540 .functor AND 1, L_0x15b6ec3f0, L_0x15b6ec4a0, C4<1>, C4<1>;
v0x15b68c550_0 .net *"_ivl_2", 0 0, L_0x15b6ec310;  1 drivers
v0x15b68c610_0 .net *"_ivl_3", 0 0, L_0x15b6ec3f0;  1 drivers
v0x15b68c6b0_0 .net *"_ivl_5", 0 0, L_0x15b6ec4a0;  1 drivers
L_0x15b6ec230 .reduce/or L_0x15b6ec670;
S_0x15b68c740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b68bfb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68c740
v0x15b68c990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b68c990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68c990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x15b68c990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x15b68c990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68c990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x15b68d1a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b68ad70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68d1a0
v0x15b68d3f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b68d3f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68d3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x15b68d3f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x15b68d3f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68d3f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x15b68dc10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b687e80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68dc10
v0x15b68de60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b68de60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68de60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x15b68de60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x15b68de60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68de60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x15b68e680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b681630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68e680
v0x15b68e8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b68e8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68e8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x15b68e8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x15b68e8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68e8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x15b68f0f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b673b70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68f0f0
v0x15b68f340_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15b68f340_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68f340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x15b68f340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x15b68f340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68f340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x15b68f660 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b6737c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b68f660
v0x15b68f8c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15b68f8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b68f8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x15b68f8c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x15b68f8c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b68f8c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x15b6908f0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15b690bb0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1480410a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b691170_0 .net/2u *"_ivl_0", 0 0, L_0x1480410a8;  1 drivers
L_0x1480410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b691230_0 .net/2u *"_ivl_4", 0 0, L_0x1480410f0;  1 drivers
v0x15b6912d0_0 .net "a", 7 0, L_0x15b6f9b60;  1 drivers
v0x15b691380_0 .net "ain", 8 0, L_0x15b6f9820;  1 drivers
v0x15b691440_0 .net "b", 7 0, L_0x15b6f8e60;  1 drivers
v0x15b691520_0 .net "bin", 8 0, L_0x15b6f9940;  1 drivers
v0x15b6915c0_0 .net "c", 8 0, L_0x15b6f9a60;  alias, 1 drivers
L_0x15b6f9820 .concat [ 8 1 0 0], L_0x15b6f9b60, L_0x1480410a8;
L_0x15b6f9940 .concat [ 8 1 0 0], L_0x15b6f8e60, L_0x1480410f0;
S_0x15b690cc0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b6908f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x15b690e80 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x15b690c30_0 .net "a", 8 0, L_0x15b6f9820;  alias, 1 drivers
v0x15b690fb0_0 .net "b", 8 0, L_0x15b6f9940;  alias, 1 drivers
v0x15b691060_0 .net "c", 8 0, L_0x15b6f9a60;  alias, 1 drivers
L_0x15b6f9a60 .arith/sub 9, L_0x15b6f9820, L_0x15b6f9940;
S_0x15b6916b0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x15b628e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x15b691870 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x15b6918b0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x13b80c210 .functor NOT 8, L_0x13b80cd30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13b80c5a0 .functor NOT 1, L_0x13b80c500, C4<0>, C4<0>, C4<0>;
L_0x13b80c7d0 .functor OR 1, L_0x13b80c5a0, L_0x13b80c6f0, C4<0>, C4<0>;
v0x15b691f20_0 .net *"_ivl_10", 0 0, L_0x13b80c5a0;  1 drivers
v0x15b691fd0_0 .net *"_ivl_13", 1 0, L_0x13b80c610;  1 drivers
v0x15b692080_0 .net *"_ivl_15", 0 0, L_0x13b80c6f0;  1 drivers
v0x15b692130_0 .net *"_ivl_17", 0 0, L_0x13b80c7d0;  1 drivers
v0x15b6921d0_0 .net *"_ivl_19", 4 0, L_0x13b80c8c0;  1 drivers
L_0x148041b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x15b6922c0_0 .net/2u *"_ivl_20", 4 0, L_0x148041b58;  1 drivers
v0x15b692370_0 .net *"_ivl_22", 4 0, L_0x13b80c9a0;  1 drivers
v0x15b692420_0 .net *"_ivl_25", 4 0, L_0x13b80cae0;  1 drivers
v0x15b6924d0_0 .net *"_ivl_5", 0 0, L_0x13b80c300;  1 drivers
v0x15b6925e0_0 .net *"_ivl_9", 0 0, L_0x13b80c500;  1 drivers
v0x15b692690_0 .net "e_o", 1 0, L_0x13b80bc20;  alias, 1 drivers
v0x15b692740_0 .net "exp_o", 7 0, L_0x13b80cd30;  1 drivers
v0x15b6927f0_0 .net "exp_oN", 7 0, L_0x13b80c3a0;  1 drivers
v0x15b6928a0_0 .net "exp_oN_tmp", 7 0, L_0x13b80bcc0;  1 drivers
v0x15b692960_0 .net "r_o", 4 0, L_0x13b80cc50;  alias, 1 drivers
L_0x13b80bc20 .part L_0x13b80cd30, 0, 2;
L_0x13b80c300 .part L_0x13b80cd30, 7, 1;
L_0x13b80c3a0 .functor MUXZ 8, L_0x13b80cd30, L_0x13b80bcc0, L_0x13b80c300, C4<>;
L_0x13b80c500 .part L_0x13b80cd30, 7, 1;
L_0x13b80c610 .part L_0x13b80c3a0, 0, 2;
L_0x13b80c6f0 .reduce/or L_0x13b80c610;
L_0x13b80c8c0 .part L_0x13b80c3a0, 2, 5;
L_0x13b80c9a0 .arith/sum 5, L_0x13b80c8c0, L_0x148041b58;
L_0x13b80cae0 .part L_0x13b80c3a0, 2, 5;
L_0x13b80cc50 .functor MUXZ 5, L_0x13b80cae0, L_0x13b80c9a0, L_0x13b80c7d0, C4<>;
S_0x15b691a80 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x15b6916b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x15b691c50 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x148041b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x15b691cd0_0 .net/2u *"_ivl_0", 7 0, L_0x148041b10;  1 drivers
v0x15b691d90_0 .net "a", 7 0, L_0x13b80c210;  1 drivers
v0x15b691e30_0 .net "c", 7 0, L_0x13b80bcc0;  alias, 1 drivers
L_0x13b80bcc0 .arith/sum 8, L_0x13b80c210, L_0x148041b10;
S_0x15b697f10 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 110, 3 110 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b6980f0_0 .var "P", 31 0;
v0x15b698180_0 .var/i "count", 31 0;
v0x15b698210_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x15b697f10
v0x15b698380_0 .var/i "j", 31 0;
v0x15b698470_0 .var/i "nbits", 31 0;
v0x15b698520_0 .var/i "num", 31 0;
v0x15b6985d0_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x15b698470_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x15b6980f0_0;
    %load/vec4 v0x15b698470_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x15b6985d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b698180_0, 0, 32;
    %load/vec4 v0x15b698470_0;
    %subi 2, 0, 32;
    %store/vec4 v0x15b698380_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x15b698380_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x15b6980f0_0;
    %load/vec4 v0x15b698380_0;
    %part/s 1;
    %load/vec4 v0x15b6985d0_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x15b698180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b698180_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x15b698380_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x15b698380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b698380_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x15b698470_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b698180_0;
    %add;
    %load/vec4 v0x15b698210_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b698180_0;
    %add;
    %load/vec4 v0x15b698210_0;
    %add;
    %load/vec4 v0x15b698520_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x15b698670 .scope function.vec4.s7, "get_scale" "get_scale" 3 63, 3 63 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b698830_0 .var "P", 31 0;
v0x15b6988f0_0 .var "P_in", 31 0;
v0x15b698990_0 .var "X", 31 0;
v0x15b698a40_0 .var/i "current_nbits", 31 0;
v0x15b698af0_0 .var "exponent", 1 0;
v0x15b698be0_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x15b698670
v0x15b698d40_0 .var/i "k", 31 0;
v0x15b698df0_0 .var "low_part", 29 0;
v0x15b698f00_0 .var "low_part_shifted", 31 0;
v0x15b698fb0_0 .var "mask", 31 0;
v0x15b699060_0 .var "rc", 0 0;
v0x15b699100_0 .var/i "regime", 31 0;
v0x15b6991b0_0 .var "xin", 31 0;
v0x15b699260_0 .var "xin_r", 31 0;
v0x15b699310_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b698a40_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x15b698fb0_0, 0, 32;
    %load/vec4 v0x15b6988f0_0;
    %load/vec4 v0x15b698fb0_0;
    %and;
    %store/vec4 v0x15b698830_0, 0, 32;
    %load/vec4 v0x15b698830_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.210, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %load/vec4 v0x15b698830_0;
    %load/vec4 v0x15b698a40_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x15b699060_0, 0, 1;
    %load/vec4 v0x15b698830_0;
    %store/vec4 v0x15b6991b0_0, 0, 32;
    %load/vec4 v0x15b699060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.212, 8;
    %load/vec4 v0x15b6991b0_0;
    %inv;
    %load/vec4 v0x15b698fb0_0;
    %and;
    %store/vec4 v0x15b699260_0, 0, 32;
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x15b6991b0_0;
    %store/vec4 v0x15b699260_0, 0, 32;
T_101.213 ;
    %load/vec4 v0x15b699260_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b698a40_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x15b699060_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x15b698990_0, 0, 32;
    %load/vec4 v0x15b698990_0;
    %load/vec4 v0x15b698a40_0;
    %store/vec4 v0x15b628d20_0, 0, 32;
    %store/vec4 v0x15b628db0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x15b6196a0;
    %store/vec4 v0x15b698d40_0, 0, 32;
    %load/vec4 v0x15b699060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x15b698d40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b699100_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x15b698d40_0;
    %store/vec4 v0x15b699100_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x15b698a40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.216, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x15b698df0_0, 0, 30;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x15b6991b0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b698a40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x15b698df0_0, 0, 30;
T_101.217 ;
    %load/vec4 v0x15b698df0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x15b698f00_0, 0, 32;
    %load/vec4 v0x15b698f00_0;
    %load/vec4 v0x15b698d40_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x15b698fb0_0;
    %and;
    %store/vec4 v0x15b699310_0, 0, 32;
    %load/vec4 v0x15b699310_0;
    %load/vec4 v0x15b698a40_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x15b698af0_0, 0, 2;
    %load/vec4 v0x15b699100_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x15b698af0_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.211 ;
    %end;
S_0x15b6993c0 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 29, 3 29 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b699580_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x15b6993c0
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x15b699580_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.218, 4;
    %load/vec4 v0x15b699580_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x15b699580_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.219 ;
    %end;
S_0x15b6996e0 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 19, 3 19 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b6998a0_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x15b6996e0
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x15b6998a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.220, 4;
    %load/vec4 v0x15b6998a0_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x15b6998a0_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.221 ;
    %end;
S_0x15b699a00 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 138, 3 138 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b699bc0_0 .var "PA", 31 0;
v0x15b699c80_0 .var "PB", 31 0;
v0x15b699d30_0 .var/i "current_nbits", 31 0;
v0x15b699df0_0 .var/i "es", 31 0;
v0x15b699ea0_0 .var/i "frac_indexA", 31 0;
v0x15b699f90_0 .var/i "frac_indexB", 31 0;
v0x15b69a040_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x15b699a00
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x15b699bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.224, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x15b699c80_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.224;
    %jmp/0xz  T_104.222, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.223;
T_104.222 ;
    %load/vec4 v0x15b699bc0_0;
    %load/vec4 v0x15b699d30_0;
    %load/vec4 v0x15b699df0_0;
    %load/vec4 v0x15b69a040_0;
    %store/vec4 v0x15b698520_0, 0, 32;
    %store/vec4 v0x15b698210_0, 0, 32;
    %store/vec4 v0x15b698470_0, 0, 32;
    %store/vec4 v0x15b6980f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x15b697f10;
    %store/vec4 v0x15b699ea0_0, 0, 32;
    %load/vec4 v0x15b699c80_0;
    %load/vec4 v0x15b699d30_0;
    %load/vec4 v0x15b699df0_0;
    %load/vec4 v0x15b69a040_0;
    %store/vec4 v0x15b698520_0, 0, 32;
    %store/vec4 v0x15b698210_0, 0, 32;
    %store/vec4 v0x15b698470_0, 0, 32;
    %store/vec4 v0x15b6980f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x15b697f10;
    %store/vec4 v0x15b699f90_0, 0, 32;
    %load/vec4 v0x15b699ea0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15b699ea0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/1 T_104.228, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15b699f90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.228;
    %jmp/1 T_104.227, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x15b699f90_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.227;
    %jmp/0xz  T_104.225, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.226;
T_104.225 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.226 ;
T_104.223 ;
    %end;
S_0x15b69a190 .scope module, "trunc_adder" "posit_add" 3 175, 4 2 0, S_0x15b619370;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x15b69a350 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x15b69a390 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x15b69a3d0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x1480436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13b8110a0 .functor BUFZ 1, L_0x1480436a0, C4<0>, C4<0>, C4<0>;
L_0x13b811730 .functor NOT 1, L_0x13b811360, C4<0>, C4<0>, C4<0>;
L_0x13b8117a0 .functor AND 1, L_0x13b811690, L_0x13b811730, C4<1>, C4<1>;
L_0x13b811990 .functor NOT 1, L_0x13b811560, C4<0>, C4<0>, C4<0>;
L_0x13b811a00 .functor AND 1, L_0x13b811890, L_0x13b811990, C4<1>, C4<1>;
L_0x13b811c60 .functor OR 1, L_0x13b811b40, L_0x13b811360, C4<0>, C4<0>;
L_0x13b811cd0 .functor NOT 1, L_0x13b811c60, C4<0>, C4<0>, C4<0>;
L_0x13b811f50 .functor OR 1, L_0x13b811dc0, L_0x13b811560, C4<0>, C4<0>;
L_0x13b811fc0 .functor NOT 1, L_0x13b811f50, C4<0>, C4<0>, C4<0>;
L_0x13b8120c0 .functor OR 1, L_0x13b8117a0, L_0x13b811a00, C4<0>, C4<0>;
L_0x13b812170 .functor AND 1, L_0x13b811cd0, L_0x13b811fc0, C4<1>, C4<1>;
L_0x13b81ffd0 .functor XNOR 1, L_0x13b811110, L_0x13b8111b0, C4<0>, C4<0>;
L_0x13b821d20 .functor BUFZ 4, L_0x13b821a30, C4<0000>, C4<0000>, C4<0000>;
L_0x13b823730 .functor OR 1, L_0x13b821bf0, L_0x13b823870, C4<0>, C4<0>;
L_0x13b82c580 .functor OR 1, L_0x13b82c440, L_0x13b82c840, C4<0>, C4<0>;
L_0x13b821e10 .functor AND 1, L_0x13b82a520, L_0x13b82c580, C4<1>, C4<1>;
L_0x13b82ca20 .functor AND 1, L_0x13b82a480, L_0x13b82a520, C4<1>, C4<1>;
L_0x13b82cb60 .functor OR 1, L_0x13b82c440, L_0x13b82c840, C4<0>, C4<0>;
L_0x13b82c920 .functor NOT 1, L_0x13b82cb60, C4<0>, C4<0>, C4<0>;
L_0x13b82ccb0 .functor AND 1, L_0x13b82ca20, L_0x13b82c920, C4<1>, C4<1>;
L_0x13b82cd20 .functor OR 1, L_0x13b821e10, L_0x13b82ccb0, C4<0>, C4<0>;
L_0x13b82dc00 .functor OR 1, L_0x13b8120c0, L_0x13b812170, C4<0>, C4<0>;
L_0x13b82dd10 .functor NOT 1, L_0x13b82dc70, C4<0>, C4<0>, C4<0>;
L_0x13b82de80 .functor OR 1, L_0x13b82dc00, L_0x13b82dd10, C4<0>, C4<0>;
L_0x13b82e390 .functor BUFZ 1, L_0x13b8110a0, C4<0>, C4<0>, C4<0>;
v0x15b6d7200_0 .net "DSR_e_diff", 3 0, L_0x13b821d20;  1 drivers
v0x15b6d72b0_0 .net "DSR_left_out", 15 0, L_0x13b829820;  1 drivers
v0x15b6d7350_0 .net "DSR_left_out_t", 15 0, L_0x13b8295f0;  1 drivers
v0x15b6d7420_0 .net "DSR_right_in", 15 0, L_0x13b810640;  1 drivers
v0x15b6d74d0_0 .net "DSR_right_out", 15 0, L_0x13b822dc0;  1 drivers
v0x15b6d7620_0 .net "G", 0 0, L_0x13b82a520;  1 drivers
v0x15b6d76b0_0 .net "L", 0 0, L_0x13b82a480;  1 drivers
v0x15b6d7740_0 .net "LOD_in", 15 0, L_0x13b823a60;  1 drivers
v0x15b6d77e0_0 .net "R", 0 0, L_0x13b82c440;  1 drivers
v0x15b6d78f0_0 .net "St", 0 0, L_0x13b82c840;  1 drivers
v0x15b6d7980_0 .net *"_ivl_10", 14 0, L_0x13b811280;  1 drivers
v0x15b6d7a30_0 .net *"_ivl_100", 0 0, L_0x13b8217c0;  1 drivers
L_0x148042ba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x15b6d7ad0_0 .net/2u *"_ivl_101", 3 0, L_0x148042ba8;  1 drivers
v0x15b6d7b80_0 .net *"_ivl_104", 3 0, L_0x13b821b50;  1 drivers
v0x15b6d7c30_0 .net *"_ivl_112", 0 0, L_0x13b821bf0;  1 drivers
v0x15b6d7ce0_0 .net *"_ivl_114", 0 0, L_0x13b823870;  1 drivers
v0x15b6d7d90_0 .net *"_ivl_115", 0 0, L_0x13b823730;  1 drivers
v0x15b6d7f20_0 .net *"_ivl_118", 14 0, L_0x13b8237a0;  1 drivers
v0x15b6d7fb0_0 .net *"_ivl_124", 0 0, L_0x13b829780;  1 drivers
v0x15b6d8060_0 .net *"_ivl_126", 14 0, L_0x13b823b00;  1 drivers
L_0x148043148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d8110_0 .net/2u *"_ivl_127", 0 0, L_0x148043148;  1 drivers
v0x15b6d81c0_0 .net *"_ivl_129", 15 0, L_0x13b829990;  1 drivers
L_0x148043220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15b6d8270_0 .net/2u *"_ivl_135", 2 0, L_0x148043220;  1 drivers
v0x15b6d8320_0 .net *"_ivl_14", 14 0, L_0x13b811480;  1 drivers
L_0x148043460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d83d0_0 .net/2u *"_ivl_143", 15 0, L_0x148043460;  1 drivers
v0x15b6d8480_0 .net *"_ivl_154", 17 0, L_0x13b82c4e0;  1 drivers
v0x15b6d8530_0 .net *"_ivl_157", 0 0, L_0x13b82c580;  1 drivers
v0x15b6d85e0_0 .net *"_ivl_159", 0 0, L_0x13b821e10;  1 drivers
v0x15b6d8690_0 .net *"_ivl_161", 0 0, L_0x13b82ca20;  1 drivers
v0x15b6d8740_0 .net *"_ivl_163", 0 0, L_0x13b82cb60;  1 drivers
v0x15b6d87f0_0 .net *"_ivl_165", 0 0, L_0x13b82c920;  1 drivers
v0x15b6d88a0_0 .net *"_ivl_167", 0 0, L_0x13b82ccb0;  1 drivers
L_0x1480434a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d8950_0 .net/2u *"_ivl_171", 14 0, L_0x1480434a8;  1 drivers
v0x15b6d7e40_0 .net *"_ivl_177", 31 0, L_0x13b82d3c0;  1 drivers
v0x15b6d8be0_0 .net *"_ivl_18", 0 0, L_0x13b811690;  1 drivers
L_0x148043580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d8c70_0 .net *"_ivl_180", 27 0, L_0x148043580;  1 drivers
L_0x1480435c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x15b6d8d10_0 .net/2u *"_ivl_181", 31 0, L_0x1480435c8;  1 drivers
v0x15b6d8dc0_0 .net *"_ivl_183", 0 0, L_0x13b82cf80;  1 drivers
v0x15b6d8e60_0 .net *"_ivl_186", 15 0, L_0x13b82d020;  1 drivers
v0x15b6d8f10_0 .net *"_ivl_188", 15 0, L_0x13b82d760;  1 drivers
v0x15b6d8fc0_0 .net *"_ivl_19", 0 0, L_0x13b811730;  1 drivers
L_0x148043610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d9070_0 .net *"_ivl_191", 15 0, L_0x148043610;  1 drivers
v0x15b6d9120_0 .net *"_ivl_194", 15 0, L_0x13b82d560;  1 drivers
v0x15b6d91d0_0 .net *"_ivl_197", 0 0, L_0x13b82dc00;  1 drivers
v0x15b6d9280_0 .net *"_ivl_200", 0 0, L_0x13b82dc70;  1 drivers
v0x15b6d9330_0 .net *"_ivl_201", 0 0, L_0x13b82dd10;  1 drivers
v0x15b6d93e0_0 .net *"_ivl_203", 0 0, L_0x13b82de80;  1 drivers
L_0x148043658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d9490_0 .net/2u *"_ivl_205", 14 0, L_0x148043658;  1 drivers
v0x15b6d9540_0 .net *"_ivl_207", 15 0, L_0x13b82def0;  1 drivers
v0x15b6d95f0_0 .net *"_ivl_210", 14 0, L_0x13b82d9a0;  1 drivers
v0x15b6d96a0_0 .net *"_ivl_211", 15 0, L_0x13b82da40;  1 drivers
v0x15b6d9750_0 .net *"_ivl_24", 0 0, L_0x13b811890;  1 drivers
v0x15b6d9800_0 .net *"_ivl_25", 0 0, L_0x13b811990;  1 drivers
v0x15b6d98b0_0 .net *"_ivl_30", 0 0, L_0x13b811b40;  1 drivers
v0x15b6d9960_0 .net *"_ivl_31", 0 0, L_0x13b811c60;  1 drivers
v0x15b6d9a10_0 .net *"_ivl_36", 0 0, L_0x13b811dc0;  1 drivers
v0x15b6d9ac0_0 .net *"_ivl_37", 0 0, L_0x13b811f50;  1 drivers
L_0x148042068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d9b70_0 .net *"_ivl_45", 15 0, L_0x148042068;  1 drivers
v0x15b6d9c20_0 .net *"_ivl_48", 15 0, L_0x13b812300;  1 drivers
L_0x1480420b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15b6d9cd0_0 .net *"_ivl_51", 15 0, L_0x1480420b0;  1 drivers
v0x15b6d9d80_0 .net *"_ivl_54", 15 0, L_0x13b812560;  1 drivers
v0x15b6d9e30_0 .net *"_ivl_62", 14 0, L_0x13b81fbc0;  1 drivers
v0x15b6d9ee0_0 .net *"_ivl_64", 14 0, L_0x13b81fc60;  1 drivers
v0x15b6d9f90_0 .net *"_ivl_65", 0 0, L_0x13b81fb20;  1 drivers
L_0x1480428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x15b6da030_0 .net/2u *"_ivl_67", 0 0, L_0x1480428d8;  1 drivers
L_0x148042920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d8a00_0 .net/2u *"_ivl_69", 0 0, L_0x148042920;  1 drivers
v0x15b6d8ab0_0 .net *"_ivl_98", 2 0, L_0x13b821910;  1 drivers
v0x15b6da0c0_0 .net "add_m", 16 0, L_0x13b8234b0;  1 drivers
v0x15b6da150_0 .net "add_m_in1", 15 0, L_0x13b810760;  1 drivers
v0x15b6da1e0_0 .net "diff", 7 0, L_0x13b8215e0;  1 drivers
v0x15b6da270_0 .net "done", 0 0, L_0x13b82e390;  alias, 1 drivers
v0x15b6da300_0 .net "e1", 1 0, L_0x13b818e00;  1 drivers
v0x15b6da390_0 .net "e2", 1 0, L_0x13b81f690;  1 drivers
v0x15b6da420_0 .net "e_o", 1 0, L_0x13b82a090;  1 drivers
v0x15b6da4b0_0 .net "exp_diff", 3 0, L_0x13b821a30;  1 drivers
v0x15b6da540_0 .net "in1", 15 0, L_0x13b82ddc0;  1 drivers
v0x15b6da5e0_0 .net "in1_gt_in2", 0 0, L_0x13b81fe30;  1 drivers
v0x15b6da680_0 .net "in2", 15 0, L_0x13b82e6d0;  1 drivers
v0x15b6da730_0 .net "inf", 0 0, L_0x13b8120c0;  alias, 1 drivers
v0x15b6da7d0_0 .net "inf1", 0 0, L_0x13b8117a0;  1 drivers
v0x15b6da870_0 .net "inf2", 0 0, L_0x13b811a00;  1 drivers
v0x15b6da910_0 .net "le", 1 0, L_0x13b820630;  1 drivers
v0x15b6da9c0_0 .net "le_o", 7 0, L_0x13b82a220;  1 drivers
v0x15b6daa80_0 .net "le_o_tmp", 7 0, L_0x13b829df0;  1 drivers
v0x15b6dab10_0 .net "left_shift", 3 0, L_0x13b8284d0;  1 drivers
v0x15b6dabb0_0 .net "lm", 14 0, L_0x13b820940;  1 drivers
v0x15b6dac60_0 .net "lr", 3 0, L_0x13b820370;  1 drivers
v0x15b6dad20_0 .net "lr_N", 4 0, L_0x13b820da0;  1 drivers
v0x15b6dadd0_0 .net "lrc", 0 0, L_0x13b820180;  1 drivers
v0x15b6dae80_0 .net "ls", 0 0, L_0x13b81fd80;  1 drivers
v0x15b6daf10_0 .net "m1", 14 0, L_0x13b81f8e0;  1 drivers
v0x15b6dafb0_0 .net "m2", 14 0, L_0x13b81fa00;  1 drivers
v0x15b6db060_0 .net "mant1", 13 0, L_0x13b818f30;  1 drivers
v0x15b6db120_0 .net "mant2", 13 0, L_0x13b81f7c0;  1 drivers
v0x15b6db1d0_0 .net "mant_ovf", 1 0, L_0x13b823690;  1 drivers
v0x15b6db270_0 .net "op", 0 0, L_0x13b81ffd0;  1 drivers
v0x15b6db320_0 .net "out", 15 0, L_0x13b82db20;  alias, 1 drivers
v0x15b6db3c0_0 .net "r_o", 3 0, L_0x13b82b0c0;  1 drivers
v0x15b6db4a0_0 .net "rc1", 0 0, L_0x13b812840;  1 drivers
v0x15b6db530_0 .net "rc2", 0 0, L_0x13b8190c0;  1 drivers
v0x15b6db5e0_0 .net "regime1", 3 0, L_0x13b817a10;  1 drivers
v0x15b6db690_0 .net "regime2", 3 0, L_0x13b81e250;  1 drivers
v0x15b6db740_0 .net "rnd_ulp", 15 0, L_0x13b82cc10;  1 drivers
v0x15b6db7f0_0 .net "s1", 0 0, L_0x13b811110;  1 drivers
v0x15b6db880_0 .net "s2", 0 0, L_0x13b8111b0;  1 drivers
v0x15b6db910_0 .net "se", 1 0, L_0x13b820410;  1 drivers
v0x15b6db9c0_0 .net "sm", 14 0, L_0x13b8206d0;  1 drivers
v0x15b6dba70_0 .net "sr", 3 0, L_0x13b820220;  1 drivers
v0x15b6dbb30_0 .net "sr_N", 4 0, L_0x13b821240;  1 drivers
v0x15b6dbbe0_0 .net "src", 0 0, L_0x13b81fed0;  1 drivers
v0x15b6dbc90_0 .net "start", 0 0, L_0x1480436a0;  1 drivers
v0x15b6dbd20_0 .net "start0", 0 0, L_0x13b8110a0;  1 drivers
v0x15b6dbdb0_0 .net "tmp1_o", 50 0, L_0x13b82c230;  1 drivers
v0x15b6dbe70_0 .net "tmp1_oN", 15 0, L_0x13b82d680;  1 drivers
v0x15b6dbf10_0 .net "tmp1_o_rnd", 15 0, L_0x13b82d900;  1 drivers
v0x15b6dbfc0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x13b82d1e0;  1 drivers
v0x15b6dc0a0_0 .net "tmp_o", 34 0, L_0x13b810f00;  1 drivers
v0x15b6dc150_0 .net "ulp", 0 0, L_0x13b82cd20;  1 drivers
v0x15b6dc1f0_0 .net "xin1", 15 0, L_0x13b812400;  1 drivers
v0x15b6dc290_0 .net "xin2", 15 0, L_0x13b812660;  1 drivers
v0x15b6dc340_0 .net "zero", 0 0, L_0x13b812170;  alias, 1 drivers
v0x15b6dc3d0_0 .net "zero1", 0 0, L_0x13b811cd0;  1 drivers
v0x15b6dc470_0 .net "zero2", 0 0, L_0x13b811fc0;  1 drivers
v0x15b6dc510_0 .net "zero_tmp1", 0 0, L_0x13b811360;  1 drivers
v0x15b6dc5b0_0 .net "zero_tmp2", 0 0, L_0x13b811560;  1 drivers
L_0x13b810880 .part L_0x13b82a220, 6, 1;
L_0x13b810c00 .part L_0x13b82a220, 6, 1;
L_0x13b810b40 .part L_0x13b829820, 0, 15;
L_0x13b811110 .part L_0x13b82ddc0, 15, 1;
L_0x13b8111b0 .part L_0x13b82e6d0, 15, 1;
L_0x13b811280 .part L_0x13b82ddc0, 0, 15;
L_0x13b811360 .reduce/or L_0x13b811280;
L_0x13b811480 .part L_0x13b82e6d0, 0, 15;
L_0x13b811560 .reduce/or L_0x13b811480;
L_0x13b811690 .part L_0x13b82ddc0, 15, 1;
L_0x13b811890 .part L_0x13b82e6d0, 15, 1;
L_0x13b811b40 .part L_0x13b82ddc0, 15, 1;
L_0x13b811dc0 .part L_0x13b82e6d0, 15, 1;
L_0x13b812300 .arith/sub 16, L_0x148042068, L_0x13b82ddc0;
L_0x13b812400 .functor MUXZ 16, L_0x13b82ddc0, L_0x13b812300, L_0x13b811110, C4<>;
L_0x13b812560 .arith/sub 16, L_0x1480420b0, L_0x13b82e6d0;
L_0x13b812660 .functor MUXZ 16, L_0x13b82e6d0, L_0x13b812560, L_0x13b8111b0, C4<>;
L_0x13b81f8e0 .concat [ 14 1 0 0], L_0x13b818f30, L_0x13b811360;
L_0x13b81fa00 .concat [ 14 1 0 0], L_0x13b81f7c0, L_0x13b811560;
L_0x13b81fbc0 .part L_0x13b812400, 0, 15;
L_0x13b81fc60 .part L_0x13b812660, 0, 15;
L_0x13b81fb20 .cmp/ge 15, L_0x13b81fbc0, L_0x13b81fc60;
L_0x13b81fe30 .functor MUXZ 1, L_0x148042920, L_0x1480428d8, L_0x13b81fb20, C4<>;
L_0x13b81fd80 .functor MUXZ 1, L_0x13b8111b0, L_0x13b811110, L_0x13b81fe30, C4<>;
L_0x13b820180 .functor MUXZ 1, L_0x13b8190c0, L_0x13b812840, L_0x13b81fe30, C4<>;
L_0x13b81fed0 .functor MUXZ 1, L_0x13b812840, L_0x13b8190c0, L_0x13b81fe30, C4<>;
L_0x13b820370 .functor MUXZ 4, L_0x13b81e250, L_0x13b817a10, L_0x13b81fe30, C4<>;
L_0x13b820220 .functor MUXZ 4, L_0x13b817a10, L_0x13b81e250, L_0x13b81fe30, C4<>;
L_0x13b820630 .functor MUXZ 2, L_0x13b81f690, L_0x13b818e00, L_0x13b81fe30, C4<>;
L_0x13b820410 .functor MUXZ 2, L_0x13b818e00, L_0x13b81f690, L_0x13b81fe30, C4<>;
L_0x13b820940 .functor MUXZ 15, L_0x13b81fa00, L_0x13b81f8e0, L_0x13b81fe30, C4<>;
L_0x13b8206d0 .functor MUXZ 15, L_0x13b81f8e0, L_0x13b81fa00, L_0x13b81fe30, C4<>;
L_0x13b8216e0 .concat [ 2 5 0 0], L_0x13b820630, L_0x13b820da0;
L_0x13b8209e0 .concat [ 2 5 0 0], L_0x13b820410, L_0x13b821240;
L_0x13b821910 .part L_0x13b8215e0, 4, 3;
L_0x13b8217c0 .reduce/or L_0x13b821910;
L_0x13b821b50 .part L_0x13b8215e0, 0, 4;
L_0x13b821a30 .functor MUXZ 4, L_0x13b821b50, L_0x148042ba8, L_0x13b8217c0, C4<>;
L_0x13b823690 .part L_0x13b8234b0, 15, 2;
L_0x13b821bf0 .part L_0x13b8234b0, 16, 1;
L_0x13b823870 .part L_0x13b8234b0, 15, 1;
L_0x13b8237a0 .part L_0x13b8234b0, 0, 15;
L_0x13b823a60 .concat [ 15 1 0 0], L_0x13b8237a0, L_0x13b823730;
L_0x13b8296e0 .part L_0x13b8234b0, 1, 16;
L_0x13b829780 .part L_0x13b8295f0, 15, 1;
L_0x13b823b00 .part L_0x13b8295f0, 0, 15;
L_0x13b829990 .concat [ 1 15 0 0], L_0x148043148, L_0x13b823b00;
L_0x13b829820 .functor MUXZ 16, L_0x13b829990, L_0x13b8295f0, L_0x13b829780, C4<>;
L_0x13b829f70 .concat [ 2 5 0 0], L_0x13b820630, L_0x13b820da0;
L_0x13b829a30 .concat [ 4 3 0 0], L_0x13b8284d0, L_0x148043220;
L_0x13b82a3a0 .part L_0x13b823690, 1, 1;
L_0x13b82b1a0 .part L_0x13b82a220, 0, 7;
L_0x13b82c320 .concat [ 16 35 0 0], L_0x148043460, L_0x13b810f00;
L_0x13b82a480 .part L_0x13b82c230, 20, 1;
L_0x13b82a520 .part L_0x13b82c230, 19, 1;
L_0x13b82c440 .part L_0x13b82c230, 18, 1;
L_0x13b82c4e0 .part L_0x13b82c230, 0, 18;
L_0x13b82c840 .reduce/or L_0x13b82c4e0;
L_0x13b82cc10 .concat [ 1 15 0 0], L_0x13b82cd20, L_0x1480434a8;
L_0x13b82d2e0 .part L_0x13b82c230, 19, 16;
L_0x13b82d3c0 .concat [ 4 28 0 0], L_0x13b82b0c0, L_0x148043580;
L_0x13b82cf80 .cmp/gt 32, L_0x1480435c8, L_0x13b82d3c0;
L_0x13b82d020 .part L_0x13b82d1e0, 0, 16;
L_0x13b82d760 .part L_0x13b82c230, 19, 16;
L_0x13b82d900 .functor MUXZ 16, L_0x13b82d760, L_0x13b82d020, L_0x13b82cf80, C4<>;
L_0x13b82d560 .arith/sub 16, L_0x148043610, L_0x13b82d900;
L_0x13b82d680 .functor MUXZ 16, L_0x13b82d900, L_0x13b82d560, L_0x13b81fd80, C4<>;
L_0x13b82dc70 .part L_0x13b829820, 15, 1;
L_0x13b82def0 .concat [ 15 1 0 0], L_0x148043658, L_0x13b8120c0;
L_0x13b82d9a0 .part L_0x13b82d680, 1, 15;
L_0x13b82da40 .concat [ 15 1 0 0], L_0x13b82d9a0, L_0x13b81fd80;
L_0x13b82db20 .functor MUXZ 16, L_0x13b82da40, L_0x13b82def0, L_0x13b82de80, C4<>;
S_0x15b69a680 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15b69a450 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15b69a490 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13b8295f0 .functor BUFZ 16, L_0x13b829050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69b960_0 .net *"_ivl_10", 0 0, L_0x148043100;  1 drivers
v0x15b69ba20_0 .net *"_ivl_5", 0 0, L_0x13b829170;  1 drivers
v0x15b69bad0_0 .net *"_ivl_6", 15 0, L_0x13b8293b0;  1 drivers
v0x15b69bb90_0 .net *"_ivl_8", 14 0, L_0x13b829310;  1 drivers
v0x15b69bc40_0 .net "a", 15 0, L_0x13b8296e0;  1 drivers
v0x15b69bd30_0 .net "b", 3 0, L_0x13b8284d0;  alias, 1 drivers
v0x15b69bde0_0 .net "c", 15 0, L_0x13b8295f0;  alias, 1 drivers
v0x15b69be90 .array "tmp", 0 3;
v0x15b69be90_0 .net v0x15b69be90 0, 15 0, L_0x13b829450; 1 drivers
v0x15b69be90_1 .net v0x15b69be90 1, 15 0, L_0x13b828890; 1 drivers
v0x15b69be90_2 .net v0x15b69be90 2, 15 0, L_0x13b828c90; 1 drivers
v0x15b69be90_3 .net v0x15b69be90 3, 15 0, L_0x13b829050; 1 drivers
L_0x13b828670 .part L_0x13b8284d0, 1, 1;
L_0x13b8289f0 .part L_0x13b8284d0, 2, 1;
L_0x13b828db0 .part L_0x13b8284d0, 3, 1;
L_0x13b829170 .part L_0x13b8284d0, 0, 1;
L_0x13b829310 .part L_0x13b8296e0, 0, 15;
L_0x13b8293b0 .concat [ 1 15 0 0], L_0x148043100, L_0x13b829310;
L_0x13b829450 .functor MUXZ 16, L_0x13b8296e0, L_0x13b8293b0, L_0x13b829170, C4<>;
S_0x15b69aa00 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b69a680;
 .timescale -9 -12;
P_0x15b69abe0 .param/l "i" 1 4 296, +C4<01>;
v0x15b69ac80_0 .net *"_ivl_1", 0 0, L_0x13b828670;  1 drivers
v0x15b69ad10_0 .net *"_ivl_3", 15 0, L_0x13b8287b0;  1 drivers
v0x15b69ada0_0 .net *"_ivl_5", 13 0, L_0x13b828710;  1 drivers
L_0x148043028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b69ae30_0 .net *"_ivl_7", 1 0, L_0x148043028;  1 drivers
L_0x13b828710 .part L_0x13b829450, 0, 14;
L_0x13b8287b0 .concat [ 2 14 0 0], L_0x148043028, L_0x13b828710;
L_0x13b828890 .functor MUXZ 16, L_0x13b829450, L_0x13b8287b0, L_0x13b828670, C4<>;
S_0x15b69aed0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b69a680;
 .timescale -9 -12;
P_0x15b69b0b0 .param/l "i" 1 4 296, +C4<010>;
v0x15b69b140_0 .net *"_ivl_1", 0 0, L_0x13b8289f0;  1 drivers
v0x15b69b1f0_0 .net *"_ivl_3", 15 0, L_0x13b828b70;  1 drivers
v0x15b69b2a0_0 .net *"_ivl_5", 11 0, L_0x13b828a90;  1 drivers
L_0x148043070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b69b360_0 .net *"_ivl_7", 3 0, L_0x148043070;  1 drivers
L_0x13b828a90 .part L_0x13b828890, 0, 12;
L_0x13b828b70 .concat [ 4 12 0 0], L_0x148043070, L_0x13b828a90;
L_0x13b828c90 .functor MUXZ 16, L_0x13b828890, L_0x13b828b70, L_0x13b8289f0, C4<>;
S_0x15b69b410 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b69a680;
 .timescale -9 -12;
P_0x15b69b600 .param/l "i" 1 4 296, +C4<011>;
v0x15b69b690_0 .net *"_ivl_1", 0 0, L_0x13b828db0;  1 drivers
v0x15b69b740_0 .net *"_ivl_3", 15 0, L_0x13b828f30;  1 drivers
v0x15b69b7f0_0 .net *"_ivl_5", 7 0, L_0x13b828e50;  1 drivers
L_0x1480430b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b69b8b0_0 .net *"_ivl_7", 7 0, L_0x1480430b8;  1 drivers
L_0x13b828e50 .part L_0x13b828c90, 0, 8;
L_0x13b828f30 .concat [ 8 8 0 0], L_0x1480430b8, L_0x13b828e50;
L_0x13b829050 .functor MUXZ 16, L_0x13b828c90, L_0x13b828f30, L_0x13b828db0, C4<>;
S_0x15b69bfc0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15b69c190 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x15b69c1d0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x13b822dc0 .functor BUFZ 16, L_0x13b8228a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69d2f0_0 .net *"_ivl_10", 0 0, L_0x148042cc8;  1 drivers
v0x15b69d3b0_0 .net *"_ivl_5", 0 0, L_0x13b8229c0;  1 drivers
v0x15b69d460_0 .net *"_ivl_6", 15 0, L_0x13b822b00;  1 drivers
v0x15b69d520_0 .net *"_ivl_8", 14 0, L_0x13b822a60;  1 drivers
v0x15b69d5d0_0 .net "a", 15 0, L_0x13b810640;  alias, 1 drivers
v0x15b69d6c0_0 .net "b", 3 0, L_0x13b821d20;  alias, 1 drivers
v0x15b69d770_0 .net "c", 15 0, L_0x13b822dc0;  alias, 1 drivers
v0x15b69d820 .array "tmp", 0 3;
v0x15b69d820_0 .net v0x15b69d820 0, 15 0, L_0x13b822c20; 1 drivers
v0x15b69d820_1 .net v0x15b69d820 1, 15 0, L_0x13b8220a0; 1 drivers
v0x15b69d820_2 .net v0x15b69d820 2, 15 0, L_0x13b8224e0; 1 drivers
v0x15b69d820_3 .net v0x15b69d820 3, 15 0, L_0x13b8228a0; 1 drivers
L_0x13b821e80 .part L_0x13b821d20, 1, 1;
L_0x13b822200 .part L_0x13b821d20, 2, 1;
L_0x13b822600 .part L_0x13b821d20, 3, 1;
L_0x13b8229c0 .part L_0x13b821d20, 0, 1;
L_0x13b822a60 .part L_0x13b810640, 1, 15;
L_0x13b822b00 .concat [ 15 1 0 0], L_0x13b822a60, L_0x148042cc8;
L_0x13b822c20 .functor MUXZ 16, L_0x13b810640, L_0x13b822b00, L_0x13b8229c0, C4<>;
S_0x15b69c3a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15b69bfc0;
 .timescale -9 -12;
P_0x15b69c570 .param/l "i" 1 4 317, +C4<01>;
v0x15b69c610_0 .net *"_ivl_1", 0 0, L_0x13b821e80;  1 drivers
v0x15b69c6a0_0 .net *"_ivl_3", 15 0, L_0x13b821fc0;  1 drivers
v0x15b69c730_0 .net *"_ivl_5", 13 0, L_0x13b821f20;  1 drivers
L_0x148042bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b69c7c0_0 .net *"_ivl_7", 1 0, L_0x148042bf0;  1 drivers
L_0x13b821f20 .part L_0x13b822c20, 2, 14;
L_0x13b821fc0 .concat [ 14 2 0 0], L_0x13b821f20, L_0x148042bf0;
L_0x13b8220a0 .functor MUXZ 16, L_0x13b822c20, L_0x13b821fc0, L_0x13b821e80, C4<>;
S_0x15b69c860 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15b69bfc0;
 .timescale -9 -12;
P_0x15b69ca40 .param/l "i" 1 4 317, +C4<010>;
v0x15b69cad0_0 .net *"_ivl_1", 0 0, L_0x13b822200;  1 drivers
v0x15b69cb80_0 .net *"_ivl_3", 15 0, L_0x13b8223c0;  1 drivers
v0x15b69cc30_0 .net *"_ivl_5", 11 0, L_0x13b822320;  1 drivers
L_0x148042c38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b69ccf0_0 .net *"_ivl_7", 3 0, L_0x148042c38;  1 drivers
L_0x13b822320 .part L_0x13b8220a0, 4, 12;
L_0x13b8223c0 .concat [ 12 4 0 0], L_0x13b822320, L_0x148042c38;
L_0x13b8224e0 .functor MUXZ 16, L_0x13b8220a0, L_0x13b8223c0, L_0x13b822200, C4<>;
S_0x15b69cda0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15b69bfc0;
 .timescale -9 -12;
P_0x15b69cf90 .param/l "i" 1 4 317, +C4<011>;
v0x15b69d020_0 .net *"_ivl_1", 0 0, L_0x13b822600;  1 drivers
v0x15b69d0d0_0 .net *"_ivl_3", 15 0, L_0x13b822780;  1 drivers
v0x15b69d180_0 .net *"_ivl_5", 7 0, L_0x13b8226a0;  1 drivers
L_0x148042c80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b69d240_0 .net *"_ivl_7", 7 0, L_0x148042c80;  1 drivers
L_0x13b8226a0 .part L_0x13b8224e0, 8, 8;
L_0x13b822780 .concat [ 8 8 0 0], L_0x13b8226a0, L_0x148042c80;
L_0x13b8228a0 .functor MUXZ 16, L_0x13b8224e0, L_0x13b822780, L_0x13b822600, C4<>;
S_0x15b69d950 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x15b69db10 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x15b69db50 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x13b82c230 .functor BUFZ 51, L_0x13b82bca0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x148043418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69ecc0_0 .net *"_ivl_10", 0 0, L_0x148043418;  1 drivers
v0x15b69ed80_0 .net *"_ivl_5", 0 0, L_0x13b82bdc0;  1 drivers
v0x15b69ee30_0 .net *"_ivl_6", 50 0, L_0x13b82bf30;  1 drivers
v0x15b69eef0_0 .net *"_ivl_8", 49 0, L_0x13b82be60;  1 drivers
v0x15b69efa0_0 .net "a", 50 0, L_0x13b82c320;  1 drivers
v0x15b69f090_0 .net "b", 3 0, L_0x13b82b0c0;  alias, 1 drivers
v0x15b69f140_0 .net "c", 50 0, L_0x13b82c230;  alias, 1 drivers
v0x15b69f1f0 .array "tmp", 0 3;
v0x15b69f1f0_0 .net v0x15b69f1f0 0, 50 0, L_0x13b82c090; 1 drivers
v0x15b69f1f0_1 .net v0x15b69f1f0 1, 50 0, L_0x13b82b4e0; 1 drivers
v0x15b69f1f0_2 .net v0x15b69f1f0 2, 50 0, L_0x13b82b8e0; 1 drivers
v0x15b69f1f0_3 .net v0x15b69f1f0 3, 50 0, L_0x13b82bca0; 1 drivers
L_0x13b82b240 .part L_0x13b82b0c0, 1, 1;
L_0x13b82b640 .part L_0x13b82b0c0, 2, 1;
L_0x13b82ba00 .part L_0x13b82b0c0, 3, 1;
L_0x13b82bdc0 .part L_0x13b82b0c0, 0, 1;
L_0x13b82be60 .part L_0x13b82c320, 1, 50;
L_0x13b82bf30 .concat [ 50 1 0 0], L_0x13b82be60, L_0x148043418;
L_0x13b82c090 .functor MUXZ 51, L_0x13b82c320, L_0x13b82bf30, L_0x13b82bdc0, C4<>;
S_0x15b69dd80 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x15b69d950;
 .timescale -9 -12;
P_0x15b69df40 .param/l "i" 1 4 317, +C4<01>;
v0x15b69dfe0_0 .net *"_ivl_1", 0 0, L_0x13b82b240;  1 drivers
v0x15b69e070_0 .net *"_ivl_3", 50 0, L_0x13b82b400;  1 drivers
v0x15b69e100_0 .net *"_ivl_5", 48 0, L_0x13b82b360;  1 drivers
L_0x148043340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b69e190_0 .net *"_ivl_7", 1 0, L_0x148043340;  1 drivers
L_0x13b82b360 .part L_0x13b82c090, 2, 49;
L_0x13b82b400 .concat [ 49 2 0 0], L_0x13b82b360, L_0x148043340;
L_0x13b82b4e0 .functor MUXZ 51, L_0x13b82c090, L_0x13b82b400, L_0x13b82b240, C4<>;
S_0x15b69e230 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x15b69d950;
 .timescale -9 -12;
P_0x15b69e410 .param/l "i" 1 4 317, +C4<010>;
v0x15b69e4a0_0 .net *"_ivl_1", 0 0, L_0x13b82b640;  1 drivers
v0x15b69e550_0 .net *"_ivl_3", 50 0, L_0x13b82b7c0;  1 drivers
v0x15b69e600_0 .net *"_ivl_5", 46 0, L_0x13b82b6e0;  1 drivers
L_0x148043388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b69e6c0_0 .net *"_ivl_7", 3 0, L_0x148043388;  1 drivers
L_0x13b82b6e0 .part L_0x13b82b4e0, 4, 47;
L_0x13b82b7c0 .concat [ 47 4 0 0], L_0x13b82b6e0, L_0x148043388;
L_0x13b82b8e0 .functor MUXZ 51, L_0x13b82b4e0, L_0x13b82b7c0, L_0x13b82b640, C4<>;
S_0x15b69e770 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x15b69d950;
 .timescale -9 -12;
P_0x15b69e960 .param/l "i" 1 4 317, +C4<011>;
v0x15b69e9f0_0 .net *"_ivl_1", 0 0, L_0x13b82ba00;  1 drivers
v0x15b69eaa0_0 .net *"_ivl_3", 50 0, L_0x13b82bb80;  1 drivers
v0x15b69eb50_0 .net *"_ivl_5", 42 0, L_0x13b82baa0;  1 drivers
L_0x1480433d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b69ec10_0 .net *"_ivl_7", 7 0, L_0x1480433d0;  1 drivers
L_0x13b82baa0 .part L_0x13b82b8e0, 8, 43;
L_0x13b82bb80 .concat [ 43 8 0 0], L_0x13b82baa0, L_0x1480433d0;
L_0x13b82bca0 .functor MUXZ 51, L_0x13b82b8e0, L_0x13b82bb80, L_0x13b82ba00, C4<>;
S_0x15b69f320 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x15b69a190;
 .timescale -9 -12;
L_0x148041f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69f4e0_0 .net/2u *"_ivl_0", 0 0, L_0x148041f90;  1 drivers
L_0x13b810640 .concat [ 1 15 0 0], L_0x148041f90, L_0x13b8206d0;
S_0x15b69f5a0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x15b69a190;
 .timescale -9 -12;
L_0x148041fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69f7a0_0 .net/2u *"_ivl_0", 0 0, L_0x148041fd8;  1 drivers
L_0x13b810760 .concat [ 1 15 0 0], L_0x148041fd8, L_0x13b820940;
S_0x15b69f840 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x15b69a190;
 .timescale -9 -12;
L_0x13b810960 .functor NOT 1, L_0x13b810880, C4<0>, C4<0>, C4<0>;
v0x15b69fa00_0 .net *"_ivl_0", 0 0, L_0x13b810880;  1 drivers
v0x15b69fac0_0 .net *"_ivl_1", 0 0, L_0x13b810960;  1 drivers
v0x15b69fb60_0 .net *"_ivl_3", 15 0, L_0x13b810a10;  1 drivers
v0x15b69fc10_0 .net *"_ivl_5", 0 0, L_0x13b810c00;  1 drivers
v0x15b69fcc0_0 .net *"_ivl_6", 14 0, L_0x13b810b40;  1 drivers
L_0x148042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b69fdb0_0 .net/2u *"_ivl_7", 0 0, L_0x148042020;  1 drivers
LS_0x13b810a10_0_0 .concat [ 1 1 1 1], L_0x13b810960, L_0x13b810960, L_0x13b810960, L_0x13b810960;
LS_0x13b810a10_0_4 .concat [ 1 1 1 1], L_0x13b810960, L_0x13b810960, L_0x13b810960, L_0x13b810960;
LS_0x13b810a10_0_8 .concat [ 1 1 1 1], L_0x13b810960, L_0x13b810960, L_0x13b810960, L_0x13b810960;
LS_0x13b810a10_0_12 .concat [ 1 1 1 1], L_0x13b810960, L_0x13b810960, L_0x13b810960, L_0x13b810960;
L_0x13b810a10 .concat [ 4 4 4 4], LS_0x13b810a10_0_0, LS_0x13b810a10_0_4, LS_0x13b810a10_0_8, LS_0x13b810a10_0_12;
LS_0x13b810f00_0_0 .concat [ 1 15 2 1], L_0x148042020, L_0x13b810b40, L_0x13b82a090, L_0x13b810c00;
LS_0x13b810f00_0_4 .concat [ 16 0 0 0], L_0x13b810a10;
L_0x13b810f00 .concat [ 19 16 0 0], LS_0x13b810f00_0_0, LS_0x13b810f00_0_4;
S_0x15b69fe60 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15b6a0020 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15b6a0060 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15b6ada80_0 .net "in", 15 0, L_0x13b823a60;  alias, 1 drivers
v0x15b6adb50_0 .net "out", 3 0, L_0x13b8284d0;  alias, 1 drivers
v0x15b6adc20_0 .net "vld", 0 0, L_0x13b828220;  1 drivers
S_0x15b6a0200 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b69fe60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a00e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b6a0120 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b6ad500_0 .net "in", 15 0, L_0x13b823a60;  alias, 1 drivers
v0x15b6ad5c0_0 .net "out", 3 0, L_0x13b8284d0;  alias, 1 drivers
v0x15b6ad680_0 .net "vld", 0 0, L_0x13b828220;  alias, 1 drivers
L_0x13b825df0 .part L_0x13b823a60, 0, 8;
L_0x13b828180 .part L_0x13b823a60, 8, 8;
S_0x15b6a0580 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a0200;
 .timescale -9 -12;
L_0x13b828220 .functor OR 1, L_0x13b8259e0, L_0x13b827d70, C4<0>, C4<0>;
L_0x148042fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6acd00_0 .net/2u *"_ivl_4", 0 0, L_0x148042fe0;  1 drivers
v0x15b6acdc0_0 .net *"_ivl_6", 3 0, L_0x13b8282d0;  1 drivers
v0x15b6ace60_0 .net *"_ivl_8", 3 0, L_0x13b8283b0;  1 drivers
v0x15b6acf10_0 .net "out_h", 2 0, L_0x13b828020;  1 drivers
v0x15b6acfd0_0 .net "out_l", 2 0, L_0x13b825c90;  1 drivers
v0x15b6ad0a0_0 .net "out_vh", 0 0, L_0x13b827d70;  1 drivers
v0x15b6ad150_0 .net "out_vl", 0 0, L_0x13b8259e0;  1 drivers
L_0x13b8282d0 .concat [ 3 1 0 0], L_0x13b828020, L_0x148042fe0;
L_0x13b8283b0 .concat [ 3 1 0 0], L_0x13b825c90, L_0x13b8259e0;
L_0x13b8284d0 .functor MUXZ 4, L_0x13b8283b0, L_0x13b8282d0, L_0x13b827d70, C4<>;
S_0x15b6a0750 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a0580;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a0410 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6a0450 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6a6790_0 .net "in", 7 0, L_0x13b828180;  1 drivers
v0x15b6a6850_0 .net "out", 2 0, L_0x13b828020;  alias, 1 drivers
v0x15b6a6900_0 .net "vld", 0 0, L_0x13b827d70;  alias, 1 drivers
L_0x13b826d60 .part L_0x13b828180, 0, 4;
L_0x13b827c90 .part L_0x13b828180, 4, 4;
S_0x15b6a0ad0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a0750;
 .timescale -9 -12;
L_0x13b827d70 .functor OR 1, L_0x13b826950, L_0x13b827880, C4<0>, C4<0>;
L_0x148042f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6a5f90_0 .net/2u *"_ivl_4", 0 0, L_0x148042f98;  1 drivers
v0x15b6a6050_0 .net *"_ivl_6", 2 0, L_0x13b827e20;  1 drivers
v0x15b6a60f0_0 .net *"_ivl_8", 2 0, L_0x13b827f00;  1 drivers
v0x15b6a61a0_0 .net "out_h", 1 0, L_0x13b827b30;  1 drivers
v0x15b6a6260_0 .net "out_l", 1 0, L_0x13b826c00;  1 drivers
v0x15b6a6330_0 .net "out_vh", 0 0, L_0x13b827880;  1 drivers
v0x15b6a63e0_0 .net "out_vl", 0 0, L_0x13b826950;  1 drivers
L_0x13b827e20 .concat [ 2 1 0 0], L_0x13b827b30, L_0x148042f98;
L_0x13b827f00 .concat [ 2 1 0 0], L_0x13b826c00, L_0x13b826950;
L_0x13b828020 .functor MUXZ 3, L_0x13b827f00, L_0x13b827e20, L_0x13b827880, C4<>;
S_0x15b6a0ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a0ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a0960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6a09a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6a3380_0 .net "in", 3 0, L_0x13b827c90;  1 drivers
v0x15b6a3440_0 .net "out", 1 0, L_0x13b827b30;  alias, 1 drivers
v0x15b6a34f0_0 .net "vld", 0 0, L_0x13b827880;  alias, 1 drivers
L_0x13b827240 .part L_0x13b827c90, 0, 2;
L_0x13b827760 .part L_0x13b827c90, 2, 2;
S_0x15b6a1020 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a0ca0;
 .timescale -9 -12;
L_0x13b827880 .functor OR 1, L_0x13b826e00, L_0x13b827360, C4<0>, C4<0>;
L_0x148042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6a2b80_0 .net/2u *"_ivl_4", 0 0, L_0x148042f50;  1 drivers
v0x15b6a2c40_0 .net *"_ivl_6", 1 0, L_0x13b827930;  1 drivers
v0x15b6a2ce0_0 .net *"_ivl_8", 1 0, L_0x13b827a10;  1 drivers
v0x15b6a2d90_0 .net "out_h", 0 0, L_0x13b827630;  1 drivers
v0x15b6a2e50_0 .net "out_l", 0 0, L_0x13b827110;  1 drivers
v0x15b6a2f20_0 .net "out_vh", 0 0, L_0x13b827360;  1 drivers
v0x15b6a2fd0_0 .net "out_vl", 0 0, L_0x13b826e00;  1 drivers
L_0x13b827930 .concat [ 1 1 0 0], L_0x13b827630, L_0x148042f50;
L_0x13b827a10 .concat [ 1 1 0 0], L_0x13b827110, L_0x13b826e00;
L_0x13b827b30 .functor MUXZ 2, L_0x13b827a10, L_0x13b827930, L_0x13b827360, C4<>;
S_0x15b6a11f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a0eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a0ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a1c20_0 .net "in", 1 0, L_0x13b827760;  1 drivers
v0x15b6a1ce0_0 .net "out", 0 0, L_0x13b827630;  alias, 1 drivers
v0x15b6a1d90_0 .net "vld", 0 0, L_0x13b827360;  alias, 1 drivers
L_0x13b827400 .part L_0x13b827760, 1, 1;
L_0x13b827590 .part L_0x13b827760, 0, 1;
S_0x15b6a1570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a11f0;
 .timescale -9 -12;
L_0x13b8274e0 .functor NOT 1, L_0x13b827400, C4<0>, C4<0>, C4<0>;
L_0x13b827630 .functor AND 1, L_0x13b8274e0, L_0x13b827590, C4<1>, C4<1>;
v0x15b6a1740_0 .net *"_ivl_2", 0 0, L_0x13b827400;  1 drivers
v0x15b6a1800_0 .net *"_ivl_3", 0 0, L_0x13b8274e0;  1 drivers
v0x15b6a18a0_0 .net *"_ivl_5", 0 0, L_0x13b827590;  1 drivers
L_0x13b827360 .reduce/or L_0x13b827760;
S_0x15b6a1930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a11f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a1930
v0x15b6a1b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6a1b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a1b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.230 ;
    %load/vec4 v0x15b6a1b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.231, 5;
    %load/vec4 v0x15b6a1b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a1b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.230;
T_105.231 ;
    %end;
S_0x15b6a1e90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a2060 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a20a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a2910_0 .net "in", 1 0, L_0x13b827240;  1 drivers
v0x15b6a29d0_0 .net "out", 0 0, L_0x13b827110;  alias, 1 drivers
v0x15b6a2a80_0 .net "vld", 0 0, L_0x13b826e00;  alias, 1 drivers
L_0x13b826ee0 .part L_0x13b827240, 1, 1;
L_0x13b827070 .part L_0x13b827240, 0, 1;
S_0x15b6a2270 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a1e90;
 .timescale -9 -12;
L_0x13b826fc0 .functor NOT 1, L_0x13b826ee0, C4<0>, C4<0>, C4<0>;
L_0x13b827110 .functor AND 1, L_0x13b826fc0, L_0x13b827070, C4<1>, C4<1>;
v0x15b6a2430_0 .net *"_ivl_2", 0 0, L_0x13b826ee0;  1 drivers
v0x15b6a24f0_0 .net *"_ivl_3", 0 0, L_0x13b826fc0;  1 drivers
v0x15b6a2590_0 .net *"_ivl_5", 0 0, L_0x13b827070;  1 drivers
L_0x13b826e00 .reduce/or L_0x13b827240;
S_0x15b6a2620 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a1e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a2620
v0x15b6a2870_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6a2870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a2870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.232 ;
    %load/vec4 v0x15b6a2870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.233, 5;
    %load/vec4 v0x15b6a2870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a2870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.232;
T_106.233 ;
    %end;
S_0x15b6a3080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a0ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a3080
v0x15b6a32d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6a32d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a32d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.234 ;
    %load/vec4 v0x15b6a32d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.235, 5;
    %load/vec4 v0x15b6a32d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a32d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.234;
T_107.235 ;
    %end;
S_0x15b6a35f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a0ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a37c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6a3800 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6a5d20_0 .net "in", 3 0, L_0x13b826d60;  1 drivers
v0x15b6a5de0_0 .net "out", 1 0, L_0x13b826c00;  alias, 1 drivers
v0x15b6a5e90_0 .net "vld", 0 0, L_0x13b826950;  alias, 1 drivers
L_0x13b826310 .part L_0x13b826d60, 0, 2;
L_0x13b826830 .part L_0x13b826d60, 2, 2;
S_0x15b6a39d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a35f0;
 .timescale -9 -12;
L_0x13b826950 .functor OR 1, L_0x13b825f10, L_0x13b826430, C4<0>, C4<0>;
L_0x148042f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6a5520_0 .net/2u *"_ivl_4", 0 0, L_0x148042f08;  1 drivers
v0x15b6a55e0_0 .net *"_ivl_6", 1 0, L_0x13b826a00;  1 drivers
v0x15b6a5680_0 .net *"_ivl_8", 1 0, L_0x13b826ae0;  1 drivers
v0x15b6a5730_0 .net "out_h", 0 0, L_0x13b826700;  1 drivers
v0x15b6a57f0_0 .net "out_l", 0 0, L_0x13b8261e0;  1 drivers
v0x15b6a58c0_0 .net "out_vh", 0 0, L_0x13b826430;  1 drivers
v0x15b6a5970_0 .net "out_vl", 0 0, L_0x13b825f10;  1 drivers
L_0x13b826a00 .concat [ 1 1 0 0], L_0x13b826700, L_0x148042f08;
L_0x13b826ae0 .concat [ 1 1 0 0], L_0x13b8261e0, L_0x13b825f10;
L_0x13b826c00 .functor MUXZ 2, L_0x13b826ae0, L_0x13b826a00, L_0x13b826430, C4<>;
S_0x15b6a3b90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a39d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a3880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a38c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a45c0_0 .net "in", 1 0, L_0x13b826830;  1 drivers
v0x15b6a4680_0 .net "out", 0 0, L_0x13b826700;  alias, 1 drivers
v0x15b6a4730_0 .net "vld", 0 0, L_0x13b826430;  alias, 1 drivers
L_0x13b8264d0 .part L_0x13b826830, 1, 1;
L_0x13b826660 .part L_0x13b826830, 0, 1;
S_0x15b6a3f10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a3b90;
 .timescale -9 -12;
L_0x13b8265b0 .functor NOT 1, L_0x13b8264d0, C4<0>, C4<0>, C4<0>;
L_0x13b826700 .functor AND 1, L_0x13b8265b0, L_0x13b826660, C4<1>, C4<1>;
v0x15b6a40e0_0 .net *"_ivl_2", 0 0, L_0x13b8264d0;  1 drivers
v0x15b6a41a0_0 .net *"_ivl_3", 0 0, L_0x13b8265b0;  1 drivers
v0x15b6a4240_0 .net *"_ivl_5", 0 0, L_0x13b826660;  1 drivers
L_0x13b826430 .reduce/or L_0x13b826830;
S_0x15b6a42d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a3b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a42d0
v0x15b6a4520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6a4520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a4520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.236 ;
    %load/vec4 v0x15b6a4520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.237, 5;
    %load/vec4 v0x15b6a4520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a4520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.236;
T_108.237 ;
    %end;
S_0x15b6a4830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a39d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a4a00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a4a40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a52b0_0 .net "in", 1 0, L_0x13b826310;  1 drivers
v0x15b6a5370_0 .net "out", 0 0, L_0x13b8261e0;  alias, 1 drivers
v0x15b6a5420_0 .net "vld", 0 0, L_0x13b825f10;  alias, 1 drivers
L_0x13b825fb0 .part L_0x13b826310, 1, 1;
L_0x13b826140 .part L_0x13b826310, 0, 1;
S_0x15b6a4c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a4830;
 .timescale -9 -12;
L_0x13b826090 .functor NOT 1, L_0x13b825fb0, C4<0>, C4<0>, C4<0>;
L_0x13b8261e0 .functor AND 1, L_0x13b826090, L_0x13b826140, C4<1>, C4<1>;
v0x15b6a4dd0_0 .net *"_ivl_2", 0 0, L_0x13b825fb0;  1 drivers
v0x15b6a4e90_0 .net *"_ivl_3", 0 0, L_0x13b826090;  1 drivers
v0x15b6a4f30_0 .net *"_ivl_5", 0 0, L_0x13b826140;  1 drivers
L_0x13b825f10 .reduce/or L_0x13b826310;
S_0x15b6a4fc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a4830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a4fc0
v0x15b6a5210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6a5210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a5210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.238 ;
    %load/vec4 v0x15b6a5210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.239, 5;
    %load/vec4 v0x15b6a5210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a5210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.238;
T_109.239 ;
    %end;
S_0x15b6a5a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a35f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a5a20
v0x15b6a5c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6a5c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a5c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.240 ;
    %load/vec4 v0x15b6a5c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.241, 5;
    %load/vec4 v0x15b6a5c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a5c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.240;
T_110.241 ;
    %end;
S_0x15b6a6490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a0750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a6490
v0x15b6a66e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b6a66e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a66e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.242 ;
    %load/vec4 v0x15b6a66e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.243, 5;
    %load/vec4 v0x15b6a66e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a66e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.242;
T_111.243 ;
    %end;
S_0x15b6a6a00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a0580;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a6bd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6a6c10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6aca90_0 .net "in", 7 0, L_0x13b825df0;  1 drivers
v0x15b6acb50_0 .net "out", 2 0, L_0x13b825c90;  alias, 1 drivers
v0x15b6acc00_0 .net "vld", 0 0, L_0x13b8259e0;  alias, 1 drivers
L_0x13b8249d0 .part L_0x13b825df0, 0, 4;
L_0x13b825900 .part L_0x13b825df0, 4, 4;
S_0x15b6a6de0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a6a00;
 .timescale -9 -12;
L_0x13b8259e0 .functor OR 1, L_0x13b8245c0, L_0x13b8254f0, C4<0>, C4<0>;
L_0x148042ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6ac290_0 .net/2u *"_ivl_4", 0 0, L_0x148042ec0;  1 drivers
v0x15b6ac350_0 .net *"_ivl_6", 2 0, L_0x13b825a90;  1 drivers
v0x15b6ac3f0_0 .net *"_ivl_8", 2 0, L_0x13b825b70;  1 drivers
v0x15b6ac4a0_0 .net "out_h", 1 0, L_0x13b8257a0;  1 drivers
v0x15b6ac560_0 .net "out_l", 1 0, L_0x13b824870;  1 drivers
v0x15b6ac630_0 .net "out_vh", 0 0, L_0x13b8254f0;  1 drivers
v0x15b6ac6e0_0 .net "out_vl", 0 0, L_0x13b8245c0;  1 drivers
L_0x13b825a90 .concat [ 2 1 0 0], L_0x13b8257a0, L_0x148042ec0;
L_0x13b825b70 .concat [ 2 1 0 0], L_0x13b824870, L_0x13b8245c0;
L_0x13b825c90 .functor MUXZ 3, L_0x13b825b70, L_0x13b825a90, L_0x13b8254f0, C4<>;
S_0x15b6a6fa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a6de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a6c90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6a6cd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6a9680_0 .net "in", 3 0, L_0x13b825900;  1 drivers
v0x15b6a9740_0 .net "out", 1 0, L_0x13b8257a0;  alias, 1 drivers
v0x15b6a97f0_0 .net "vld", 0 0, L_0x13b8254f0;  alias, 1 drivers
L_0x13b824eb0 .part L_0x13b825900, 0, 2;
L_0x13b8253d0 .part L_0x13b825900, 2, 2;
S_0x15b6a7320 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a6fa0;
 .timescale -9 -12;
L_0x13b8254f0 .functor OR 1, L_0x13b824a70, L_0x13b824fd0, C4<0>, C4<0>;
L_0x148042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6a8e80_0 .net/2u *"_ivl_4", 0 0, L_0x148042e78;  1 drivers
v0x15b6a8f40_0 .net *"_ivl_6", 1 0, L_0x13b8255a0;  1 drivers
v0x15b6a8fe0_0 .net *"_ivl_8", 1 0, L_0x13b825680;  1 drivers
v0x15b6a9090_0 .net "out_h", 0 0, L_0x13b8252a0;  1 drivers
v0x15b6a9150_0 .net "out_l", 0 0, L_0x13b824d80;  1 drivers
v0x15b6a9220_0 .net "out_vh", 0 0, L_0x13b824fd0;  1 drivers
v0x15b6a92d0_0 .net "out_vl", 0 0, L_0x13b824a70;  1 drivers
L_0x13b8255a0 .concat [ 1 1 0 0], L_0x13b8252a0, L_0x148042e78;
L_0x13b825680 .concat [ 1 1 0 0], L_0x13b824d80, L_0x13b824a70;
L_0x13b8257a0 .functor MUXZ 2, L_0x13b825680, L_0x13b8255a0, L_0x13b824fd0, C4<>;
S_0x15b6a74f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a7320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a71b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a71f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a7f20_0 .net "in", 1 0, L_0x13b8253d0;  1 drivers
v0x15b6a7fe0_0 .net "out", 0 0, L_0x13b8252a0;  alias, 1 drivers
v0x15b6a8090_0 .net "vld", 0 0, L_0x13b824fd0;  alias, 1 drivers
L_0x13b825070 .part L_0x13b8253d0, 1, 1;
L_0x13b825200 .part L_0x13b8253d0, 0, 1;
S_0x15b6a7870 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a74f0;
 .timescale -9 -12;
L_0x13b825150 .functor NOT 1, L_0x13b825070, C4<0>, C4<0>, C4<0>;
L_0x13b8252a0 .functor AND 1, L_0x13b825150, L_0x13b825200, C4<1>, C4<1>;
v0x15b6a7a40_0 .net *"_ivl_2", 0 0, L_0x13b825070;  1 drivers
v0x15b6a7b00_0 .net *"_ivl_3", 0 0, L_0x13b825150;  1 drivers
v0x15b6a7ba0_0 .net *"_ivl_5", 0 0, L_0x13b825200;  1 drivers
L_0x13b824fd0 .reduce/or L_0x13b8253d0;
S_0x15b6a7c30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a74f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a7c30
v0x15b6a7e80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6a7e80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a7e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.244 ;
    %load/vec4 v0x15b6a7e80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.245, 5;
    %load/vec4 v0x15b6a7e80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a7e80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.244;
T_112.245 ;
    %end;
S_0x15b6a8190 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a7320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a8360 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a83a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6a8c10_0 .net "in", 1 0, L_0x13b824eb0;  1 drivers
v0x15b6a8cd0_0 .net "out", 0 0, L_0x13b824d80;  alias, 1 drivers
v0x15b6a8d80_0 .net "vld", 0 0, L_0x13b824a70;  alias, 1 drivers
L_0x13b824b50 .part L_0x13b824eb0, 1, 1;
L_0x13b824ce0 .part L_0x13b824eb0, 0, 1;
S_0x15b6a8570 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a8190;
 .timescale -9 -12;
L_0x13b824c30 .functor NOT 1, L_0x13b824b50, C4<0>, C4<0>, C4<0>;
L_0x13b824d80 .functor AND 1, L_0x13b824c30, L_0x13b824ce0, C4<1>, C4<1>;
v0x15b6a8730_0 .net *"_ivl_2", 0 0, L_0x13b824b50;  1 drivers
v0x15b6a87f0_0 .net *"_ivl_3", 0 0, L_0x13b824c30;  1 drivers
v0x15b6a8890_0 .net *"_ivl_5", 0 0, L_0x13b824ce0;  1 drivers
L_0x13b824a70 .reduce/or L_0x13b824eb0;
S_0x15b6a8920 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a8190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a8920
v0x15b6a8b70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6a8b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a8b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.246 ;
    %load/vec4 v0x15b6a8b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.247, 5;
    %load/vec4 v0x15b6a8b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a8b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.246;
T_113.247 ;
    %end;
S_0x15b6a9380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a6fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6a9380
v0x15b6a95d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6a95d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6a95d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.248 ;
    %load/vec4 v0x15b6a95d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.249, 5;
    %load/vec4 v0x15b6a95d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6a95d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.248;
T_114.249 ;
    %end;
S_0x15b6a98f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a6de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a9ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6a9b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6ac020_0 .net "in", 3 0, L_0x13b8249d0;  1 drivers
v0x15b6ac0e0_0 .net "out", 1 0, L_0x13b824870;  alias, 1 drivers
v0x15b6ac190_0 .net "vld", 0 0, L_0x13b8245c0;  alias, 1 drivers
L_0x13b823f80 .part L_0x13b8249d0, 0, 2;
L_0x13b8244a0 .part L_0x13b8249d0, 2, 2;
S_0x15b6a9cd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6a98f0;
 .timescale -9 -12;
L_0x13b8245c0 .functor OR 1, L_0x13b823910, L_0x13b8240a0, C4<0>, C4<0>;
L_0x148042e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6ab820_0 .net/2u *"_ivl_4", 0 0, L_0x148042e30;  1 drivers
v0x15b6ab8e0_0 .net *"_ivl_6", 1 0, L_0x13b824670;  1 drivers
v0x15b6ab980_0 .net *"_ivl_8", 1 0, L_0x13b824750;  1 drivers
v0x15b6aba30_0 .net "out_h", 0 0, L_0x13b824370;  1 drivers
v0x15b6abaf0_0 .net "out_l", 0 0, L_0x13b823e50;  1 drivers
v0x15b6abbc0_0 .net "out_vh", 0 0, L_0x13b8240a0;  1 drivers
v0x15b6abc70_0 .net "out_vl", 0 0, L_0x13b823910;  1 drivers
L_0x13b824670 .concat [ 1 1 0 0], L_0x13b824370, L_0x148042e30;
L_0x13b824750 .concat [ 1 1 0 0], L_0x13b823e50, L_0x13b823910;
L_0x13b824870 .functor MUXZ 2, L_0x13b824750, L_0x13b824670, L_0x13b8240a0, C4<>;
S_0x15b6a9e90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6a9cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6a9b80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6a9bc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6aa8c0_0 .net "in", 1 0, L_0x13b8244a0;  1 drivers
v0x15b6aa980_0 .net "out", 0 0, L_0x13b824370;  alias, 1 drivers
v0x15b6aaa30_0 .net "vld", 0 0, L_0x13b8240a0;  alias, 1 drivers
L_0x13b824140 .part L_0x13b8244a0, 1, 1;
L_0x13b8242d0 .part L_0x13b8244a0, 0, 1;
S_0x15b6aa210 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6a9e90;
 .timescale -9 -12;
L_0x13b824220 .functor NOT 1, L_0x13b824140, C4<0>, C4<0>, C4<0>;
L_0x13b824370 .functor AND 1, L_0x13b824220, L_0x13b8242d0, C4<1>, C4<1>;
v0x15b6aa3e0_0 .net *"_ivl_2", 0 0, L_0x13b824140;  1 drivers
v0x15b6aa4a0_0 .net *"_ivl_3", 0 0, L_0x13b824220;  1 drivers
v0x15b6aa540_0 .net *"_ivl_5", 0 0, L_0x13b8242d0;  1 drivers
L_0x13b8240a0 .reduce/or L_0x13b8244a0;
S_0x15b6aa5d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a9e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6aa5d0
v0x15b6aa820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6aa820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6aa820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.250 ;
    %load/vec4 v0x15b6aa820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.251, 5;
    %load/vec4 v0x15b6aa820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6aa820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.250;
T_115.251 ;
    %end;
S_0x15b6aab30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6a9cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6aad00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6aad40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6ab5b0_0 .net "in", 1 0, L_0x13b823f80;  1 drivers
v0x15b6ab670_0 .net "out", 0 0, L_0x13b823e50;  alias, 1 drivers
v0x15b6ab720_0 .net "vld", 0 0, L_0x13b823910;  alias, 1 drivers
L_0x13b823c60 .part L_0x13b823f80, 1, 1;
L_0x13b823db0 .part L_0x13b823f80, 0, 1;
S_0x15b6aaf10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6aab30;
 .timescale -9 -12;
L_0x13b823d00 .functor NOT 1, L_0x13b823c60, C4<0>, C4<0>, C4<0>;
L_0x13b823e50 .functor AND 1, L_0x13b823d00, L_0x13b823db0, C4<1>, C4<1>;
v0x15b6ab0d0_0 .net *"_ivl_2", 0 0, L_0x13b823c60;  1 drivers
v0x15b6ab190_0 .net *"_ivl_3", 0 0, L_0x13b823d00;  1 drivers
v0x15b6ab230_0 .net *"_ivl_5", 0 0, L_0x13b823db0;  1 drivers
L_0x13b823910 .reduce/or L_0x13b823f80;
S_0x15b6ab2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6aab30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ab2c0
v0x15b6ab510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6ab510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ab510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.252 ;
    %load/vec4 v0x15b6ab510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.253, 5;
    %load/vec4 v0x15b6ab510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ab510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.252;
T_116.253 ;
    %end;
S_0x15b6abd20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a98f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6abd20
v0x15b6abf70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6abf70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6abf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.254 ;
    %load/vec4 v0x15b6abf70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.255, 5;
    %load/vec4 v0x15b6abf70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6abf70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.254;
T_117.255 ;
    %end;
S_0x15b6ac790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a6a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ac790
v0x15b6ac9e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b6ac9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ac9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.256 ;
    %load/vec4 v0x15b6ac9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.257, 5;
    %load/vec4 v0x15b6ac9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ac9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.256;
T_118.257 ;
    %end;
S_0x15b6ad200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6a0200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ad200
v0x15b6ad450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x15b6ad450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ad450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.258 ;
    %load/vec4 v0x15b6ad450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.259, 5;
    %load/vec4 v0x15b6ad450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ad450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.258;
T_119.259 ;
    %end;
S_0x15b6ad770 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b69fe60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ad770
v0x15b6ad9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x15b6ad9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ad9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.260 ;
    %load/vec4 v0x15b6ad9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.261, 5;
    %load/vec4 v0x15b6ad9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ad9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.260;
T_120.261 ;
    %end;
S_0x15b6adce0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x15b69a190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6adce0
v0x15b6adf50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x15b6adf50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6adf50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.262 ;
    %load/vec4 v0x15b6adf50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.263, 5;
    %load/vec4 v0x15b6adf50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6adf50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.262;
T_121.263 ;
    %end;
S_0x15b6ae000 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15b69f760 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x148043190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6ae890_0 .net/2u *"_ivl_0", 0 0, L_0x148043190;  1 drivers
L_0x1480431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6ae950_0 .net/2u *"_ivl_4", 0 0, L_0x1480431d8;  1 drivers
v0x15b6ae9f0_0 .net "a", 6 0, L_0x13b829f70;  1 drivers
v0x15b6aeaa0_0 .net "ain", 7 0, L_0x13b829bb0;  1 drivers
v0x15b6aeb60_0 .net "b", 6 0, L_0x13b829a30;  1 drivers
v0x15b6aec40_0 .net "bin", 7 0, L_0x13b829cd0;  1 drivers
v0x15b6aece0_0 .net "c", 7 0, L_0x13b829df0;  alias, 1 drivers
L_0x13b829bb0 .concat [ 7 1 0 0], L_0x13b829f70, L_0x148043190;
L_0x13b829cd0 .concat [ 7 1 0 0], L_0x13b829a30, L_0x1480431d8;
S_0x15b6ae3b0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b6ae000;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15b6ae580 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15b6ae280_0 .net "a", 7 0, L_0x13b829bb0;  alias, 1 drivers
v0x15b6ae6d0_0 .net "b", 7 0, L_0x13b829cd0;  alias, 1 drivers
v0x15b6ae780_0 .net "c", 7 0, L_0x13b829df0;  alias, 1 drivers
L_0x13b829df0 .arith/sub 8, L_0x13b829bb0, L_0x13b829cd0;
S_0x15b6aedd0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15b6aef90 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x148042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6af100_0 .net/2u *"_ivl_0", 0 0, L_0x148042968;  1 drivers
v0x15b6af1c0_0 .net *"_ivl_11", 4 0, L_0x13b820ca0;  1 drivers
v0x15b6af260_0 .net *"_ivl_2", 4 0, L_0x13b820ae0;  1 drivers
L_0x1480429b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6af2f0_0 .net/2u *"_ivl_4", 0 0, L_0x1480429b0;  1 drivers
v0x15b6af380_0 .net *"_ivl_6", 4 0, L_0x13b820b80;  1 drivers
L_0x1480429f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15b6af450_0 .net *"_ivl_8", 4 0, L_0x1480429f8;  1 drivers
v0x15b6af500_0 .net "rc", 0 0, L_0x13b820180;  alias, 1 drivers
v0x15b6af5a0_0 .net "regime", 3 0, L_0x13b820370;  alias, 1 drivers
v0x15b6af650_0 .net "regime_N", 4 0, L_0x13b820da0;  alias, 1 drivers
L_0x13b820ae0 .concat [ 4 1 0 0], L_0x13b820370, L_0x148042968;
L_0x13b820b80 .concat [ 4 1 0 0], L_0x13b820370, L_0x1480429b0;
L_0x13b820ca0 .arith/sub 5, L_0x1480429f8, L_0x13b820b80;
L_0x13b820da0 .functor MUXZ 5, L_0x13b820ca0, L_0x13b820ae0, L_0x13b820180, C4<>;
S_0x15b6af7b0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x15b6af410 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x148042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6afaa0_0 .net/2u *"_ivl_0", 0 0, L_0x148042a40;  1 drivers
v0x15b6afb60_0 .net *"_ivl_11", 4 0, L_0x13b821100;  1 drivers
v0x15b6afc00_0 .net *"_ivl_2", 4 0, L_0x13b820f00;  1 drivers
L_0x148042a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6afc90_0 .net/2u *"_ivl_4", 0 0, L_0x148042a88;  1 drivers
v0x15b6afd20_0 .net *"_ivl_6", 4 0, L_0x13b820fe0;  1 drivers
L_0x148042ad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x15b6afdf0_0 .net *"_ivl_8", 4 0, L_0x148042ad0;  1 drivers
v0x15b6afea0_0 .net "rc", 0 0, L_0x13b81fed0;  alias, 1 drivers
v0x15b6aff40_0 .net "regime", 3 0, L_0x13b820220;  alias, 1 drivers
v0x15b6afff0_0 .net "regime_N", 4 0, L_0x13b821240;  alias, 1 drivers
L_0x13b820f00 .concat [ 4 1 0 0], L_0x13b820220, L_0x148042a40;
L_0x13b820fe0 .concat [ 4 1 0 0], L_0x13b820220, L_0x148042a88;
L_0x13b821100 .arith/sub 5, L_0x148042ad0, L_0x13b820fe0;
L_0x13b821240 .functor MUXZ 5, L_0x13b821100, L_0x13b820f00, L_0x13b81fed0, C4<>;
S_0x15b6b0150 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x15b6afdb0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x15b6b0350_0 .net *"_ivl_0", 7 0, L_0x13b829ad0;  1 drivers
L_0x148043268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x15b6b0490_0 .net *"_ivl_3", 6 0, L_0x148043268;  1 drivers
v0x15b6b0540_0 .net "a", 7 0, L_0x13b829df0;  alias, 1 drivers
v0x15b6b0630_0 .net "c", 7 0, L_0x13b82a220;  alias, 1 drivers
v0x15b6b06e0_0 .net "mant_ovf", 0 0, L_0x13b82a3a0;  1 drivers
L_0x13b829ad0 .concat [ 1 7 0 0], L_0x13b82a3a0, L_0x148043268;
L_0x13b82a220 .arith/sum 8, L_0x13b829df0, L_0x13b829ad0;
S_0x15b6b07d0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x15b6b0990 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x15b6b2570_0 .net "a", 15 0, L_0x13b810760;  alias, 1 drivers
v0x15b6b2660_0 .net "b", 15 0, L_0x13b822dc0;  alias, 1 drivers
v0x15b6b26f0_0 .net "c", 16 0, L_0x13b8234b0;  alias, 1 drivers
v0x15b6b2780_0 .net "c_add", 16 0, L_0x13b8230b0;  1 drivers
v0x15b6b2860_0 .net "c_sub", 16 0, L_0x13b8233b0;  1 drivers
v0x15b6b2970_0 .net "op", 0 0, L_0x13b81ffd0;  alias, 1 drivers
L_0x13b8234b0 .functor MUXZ 17, L_0x13b8233b0, L_0x13b8230b0, L_0x13b81ffd0, C4<>;
S_0x15b6b0b10 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x15b6b07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b0ce0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x148042d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b12d0_0 .net/2u *"_ivl_0", 0 0, L_0x148042d10;  1 drivers
L_0x148042d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b1390_0 .net/2u *"_ivl_4", 0 0, L_0x148042d58;  1 drivers
v0x15b6b1430_0 .net "a", 15 0, L_0x13b810760;  alias, 1 drivers
v0x15b6b14e0_0 .net "ain", 16 0, L_0x13b822e70;  1 drivers
v0x15b6b15a0_0 .net "b", 15 0, L_0x13b822dc0;  alias, 1 drivers
v0x15b6b1670_0 .net "bin", 16 0, L_0x13b822f90;  1 drivers
v0x15b6b1720_0 .net "c", 16 0, L_0x13b8230b0;  alias, 1 drivers
L_0x13b822e70 .concat [ 16 1 0 0], L_0x13b810760, L_0x148042d10;
L_0x13b822f90 .concat [ 16 1 0 0], L_0x13b822dc0, L_0x148042d58;
S_0x15b6b0df0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15b6b0b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b0fc0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15b6b10d0_0 .net "a", 16 0, L_0x13b822e70;  alias, 1 drivers
v0x15b6b1190_0 .net "b", 16 0, L_0x13b822f90;  alias, 1 drivers
v0x15b6b1230_0 .net "c", 16 0, L_0x13b8230b0;  alias, 1 drivers
L_0x13b8230b0 .arith/sum 17, L_0x13b822e70, L_0x13b822f90;
S_0x15b6b1810 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x15b6b07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b19e0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x148042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b2020_0 .net/2u *"_ivl_0", 0 0, L_0x148042da0;  1 drivers
L_0x148042de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b20e0_0 .net/2u *"_ivl_4", 0 0, L_0x148042de8;  1 drivers
v0x15b6b2180_0 .net "a", 15 0, L_0x13b810760;  alias, 1 drivers
v0x15b6b2250_0 .net "ain", 16 0, L_0x13b8231b0;  1 drivers
v0x15b6b2300_0 .net "b", 15 0, L_0x13b822dc0;  alias, 1 drivers
v0x15b6b2410_0 .net "bin", 16 0, L_0x13b823290;  1 drivers
v0x15b6b24a0_0 .net "c", 16 0, L_0x13b8233b0;  alias, 1 drivers
L_0x13b8231b0 .concat [ 16 1 0 0], L_0x13b810760, L_0x148042da0;
L_0x13b823290 .concat [ 16 1 0 0], L_0x13b822dc0, L_0x148042de8;
S_0x15b6b1b50 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b6b1810;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b1d10 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x15b6b1e20_0 .net "a", 16 0, L_0x13b8231b0;  alias, 1 drivers
v0x15b6b1ee0_0 .net "b", 16 0, L_0x13b823290;  alias, 1 drivers
v0x15b6b1f80_0 .net "c", 16 0, L_0x13b8233b0;  alias, 1 drivers
L_0x13b8233b0 .arith/sub 17, L_0x13b8231b0, L_0x13b823290;
S_0x15b6b2a20 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b2be0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x1480434f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b3230_0 .net/2u *"_ivl_0", 0 0, L_0x1480434f0;  1 drivers
L_0x148043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b32f0_0 .net/2u *"_ivl_4", 0 0, L_0x148043538;  1 drivers
v0x15b6b3390_0 .net "a", 15 0, L_0x13b82d2e0;  1 drivers
v0x15b6b3440_0 .net "ain", 16 0, L_0x13b82c670;  1 drivers
v0x15b6b3500_0 .net "b", 15 0, L_0x13b82cc10;  alias, 1 drivers
v0x15b6b35e0_0 .net "bin", 16 0, L_0x13b82c790;  1 drivers
v0x15b6b3680_0 .net "c", 16 0, L_0x13b82d1e0;  alias, 1 drivers
L_0x13b82c670 .concat [ 16 1 0 0], L_0x13b82d2e0, L_0x1480434f0;
L_0x13b82c790 .concat [ 16 1 0 0], L_0x13b82cc10, L_0x148043538;
S_0x15b6b2d50 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x15b6b2a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x15b6b2f20 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x15b6b3030_0 .net "a", 16 0, L_0x13b82c670;  alias, 1 drivers
v0x15b6b30f0_0 .net "b", 16 0, L_0x13b82c790;  alias, 1 drivers
v0x15b6b3190_0 .net "c", 16 0, L_0x13b82d1e0;  alias, 1 drivers
L_0x13b82d1e0 .arith/sum 17, L_0x13b82c670, L_0x13b82c790;
S_0x15b6b3770 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15b6b3930 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15b6b3970 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15b6b39b0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13b8127d0 .functor BUFZ 16, L_0x13b812400, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13b812960 .functor NOT 16, L_0x13b8127d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1480422f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13b8176c0 .functor XOR 1, L_0x13b812840, L_0x1480422f0, C4<0>, C4<0>;
v0x15b6c3720_0 .net/2u *"_ivl_10", 0 0, L_0x1480422f0;  1 drivers
v0x15b6c37d0_0 .net *"_ivl_12", 0 0, L_0x13b8176c0;  1 drivers
L_0x148042338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15b6c3880_0 .net/2u *"_ivl_16", 3 0, L_0x148042338;  1 drivers
v0x15b6c3940_0 .net *"_ivl_18", 3 0, L_0x13b817910;  1 drivers
v0x15b6c39f0_0 .net *"_ivl_23", 13 0, L_0x13b818c00;  1 drivers
L_0x1480424a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b6c3ae0_0 .net/2u *"_ivl_24", 1 0, L_0x1480424a0;  1 drivers
v0x15b6c3b90_0 .net *"_ivl_4", 15 0, L_0x13b812960;  1 drivers
v0x15b6c3c40_0 .net *"_ivl_9", 14 0, L_0x13b817620;  1 drivers
v0x15b6c3cf0_0 .net "exp", 1 0, L_0x13b818e00;  alias, 1 drivers
v0x15b6c3e00_0 .net "in", 15 0, L_0x13b812400;  alias, 1 drivers
v0x15b6c3eb0_0 .net "k", 3 0, L_0x13b817480;  1 drivers
v0x15b6c3f50_0 .net "mant", 13 0, L_0x13b818f30;  alias, 1 drivers
v0x15b6c4000_0 .net "rc", 0 0, L_0x13b812840;  alias, 1 drivers
v0x15b6c40a0_0 .net "regime", 3 0, L_0x13b817a10;  alias, 1 drivers
v0x15b6c4150_0 .net "xin", 15 0, L_0x13b8127d0;  1 drivers
v0x15b6c4200_0 .net "xin_r", 15 0, L_0x13b8129d0;  1 drivers
v0x15b6c42b0_0 .net "xin_tmp", 15 0, L_0x13b818b10;  1 drivers
L_0x13b812840 .part L_0x13b8127d0, 14, 1;
L_0x13b8129d0 .functor MUXZ 16, L_0x13b8127d0, L_0x13b812960, L_0x13b812840, C4<>;
L_0x13b817620 .part L_0x13b8129d0, 0, 15;
L_0x13b8177b0 .concat [ 1 15 0 0], L_0x13b8176c0, L_0x13b817620;
L_0x13b817910 .arith/sub 4, L_0x13b817480, L_0x148042338;
L_0x13b817a10 .functor MUXZ 4, L_0x13b817480, L_0x13b817910, L_0x13b812840, C4<>;
L_0x13b818c00 .part L_0x13b8127d0, 0, 14;
L_0x13b818ce0 .concat [ 2 14 0 0], L_0x1480424a0, L_0x13b818c00;
L_0x13b818e00 .part L_0x13b818b10, 14, 2;
L_0x13b818f30 .part L_0x13b818b10, 0, 14;
S_0x15b6b3ba0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15b6b3770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6b3ba0
v0x15b6b3e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x15b6b3e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6b3e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.264 ;
    %load/vec4 v0x15b6b3e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.265, 5;
    %load/vec4 v0x15b6b3e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6b3e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.264;
T_122.265 ;
    %end;
S_0x15b6b3ee0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15b6b3770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15b6b40b0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15b6b40f0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13b818b10 .functor BUFZ 16, L_0x13b8185d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b5230_0 .net *"_ivl_10", 0 0, L_0x148042458;  1 drivers
v0x15b6b52f0_0 .net *"_ivl_5", 0 0, L_0x13b8186f0;  1 drivers
v0x15b6b53a0_0 .net *"_ivl_6", 15 0, L_0x13b818830;  1 drivers
v0x15b6b5460_0 .net *"_ivl_8", 14 0, L_0x13b818790;  1 drivers
v0x15b6b5510_0 .net "a", 15 0, L_0x13b818ce0;  1 drivers
v0x15b6b5600_0 .net "b", 3 0, L_0x13b817480;  alias, 1 drivers
v0x15b6b56b0_0 .net "c", 15 0, L_0x13b818b10;  alias, 1 drivers
v0x15b6b5760 .array "tmp", 0 3;
v0x15b6b5760_0 .net v0x15b6b5760 0, 15 0, L_0x13b818970; 1 drivers
v0x15b6b5760_1 .net v0x15b6b5760 1, 15 0, L_0x13b817d90; 1 drivers
v0x15b6b5760_2 .net v0x15b6b5760 2, 15 0, L_0x13b818210; 1 drivers
v0x15b6b5760_3 .net v0x15b6b5760 3, 15 0, L_0x13b8185d0; 1 drivers
L_0x13b817b30 .part L_0x13b817480, 1, 1;
L_0x13b817ef0 .part L_0x13b817480, 2, 1;
L_0x13b818330 .part L_0x13b817480, 3, 1;
L_0x13b8186f0 .part L_0x13b817480, 0, 1;
L_0x13b818790 .part L_0x13b818ce0, 0, 15;
L_0x13b818830 .concat [ 1 15 0 0], L_0x148042458, L_0x13b818790;
L_0x13b818970 .functor MUXZ 16, L_0x13b818ce0, L_0x13b818830, L_0x13b8186f0, C4<>;
S_0x15b6b42e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b6b3ee0;
 .timescale -9 -12;
P_0x15b6b44b0 .param/l "i" 1 4 296, +C4<01>;
v0x15b6b4550_0 .net *"_ivl_1", 0 0, L_0x13b817b30;  1 drivers
v0x15b6b45e0_0 .net *"_ivl_3", 15 0, L_0x13b817c70;  1 drivers
v0x15b6b4670_0 .net *"_ivl_5", 13 0, L_0x13b817bd0;  1 drivers
L_0x148042380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b6b4700_0 .net *"_ivl_7", 1 0, L_0x148042380;  1 drivers
L_0x13b817bd0 .part L_0x13b818970, 0, 14;
L_0x13b817c70 .concat [ 2 14 0 0], L_0x148042380, L_0x13b817bd0;
L_0x13b817d90 .functor MUXZ 16, L_0x13b818970, L_0x13b817c70, L_0x13b817b30, C4<>;
S_0x15b6b47a0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b6b3ee0;
 .timescale -9 -12;
P_0x15b6b4980 .param/l "i" 1 4 296, +C4<010>;
v0x15b6b4a10_0 .net *"_ivl_1", 0 0, L_0x13b817ef0;  1 drivers
v0x15b6b4ac0_0 .net *"_ivl_3", 15 0, L_0x13b818130;  1 drivers
v0x15b6b4b70_0 .net *"_ivl_5", 11 0, L_0x13b818090;  1 drivers
L_0x1480423c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b6b4c30_0 .net *"_ivl_7", 3 0, L_0x1480423c8;  1 drivers
L_0x13b818090 .part L_0x13b817d90, 0, 12;
L_0x13b818130 .concat [ 4 12 0 0], L_0x1480423c8, L_0x13b818090;
L_0x13b818210 .functor MUXZ 16, L_0x13b817d90, L_0x13b818130, L_0x13b817ef0, C4<>;
S_0x15b6b4ce0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b6b3ee0;
 .timescale -9 -12;
P_0x15b6b4ed0 .param/l "i" 1 4 296, +C4<011>;
v0x15b6b4f60_0 .net *"_ivl_1", 0 0, L_0x13b818330;  1 drivers
v0x15b6b5010_0 .net *"_ivl_3", 15 0, L_0x13b8184b0;  1 drivers
v0x15b6b50c0_0 .net *"_ivl_5", 7 0, L_0x13b8183d0;  1 drivers
L_0x148042410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b6b5180_0 .net *"_ivl_7", 7 0, L_0x148042410;  1 drivers
L_0x13b8183d0 .part L_0x13b818210, 0, 8;
L_0x13b8184b0 .concat [ 8 8 0 0], L_0x148042410, L_0x13b8183d0;
L_0x13b8185d0 .functor MUXZ 16, L_0x13b818210, L_0x13b8184b0, L_0x13b818330, C4<>;
S_0x15b6b5890 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15b6b3770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15b6b5a50 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15b6b5a90 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15b6c34c0_0 .net "in", 15 0, L_0x13b8177b0;  1 drivers
v0x15b6c3590_0 .net "out", 3 0, L_0x13b817480;  alias, 1 drivers
v0x15b6c3660_0 .net "vld", 0 0, L_0x13b8171d0;  1 drivers
S_0x15b6b5c40 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b6b5890;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b5b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b6b5b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b6c2f40_0 .net "in", 15 0, L_0x13b8177b0;  alias, 1 drivers
v0x15b6c3000_0 .net "out", 3 0, L_0x13b817480;  alias, 1 drivers
v0x15b6c30c0_0 .net "vld", 0 0, L_0x13b8171d0;  alias, 1 drivers
L_0x13b814da0 .part L_0x13b8177b0, 0, 8;
L_0x13b817130 .part L_0x13b8177b0, 8, 8;
S_0x15b6b5fc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6b5c40;
 .timescale -9 -12;
L_0x13b8171d0 .functor OR 1, L_0x13b814990, L_0x13b816d20, C4<0>, C4<0>;
L_0x1480422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6c2740_0 .net/2u *"_ivl_4", 0 0, L_0x1480422a8;  1 drivers
v0x15b6c2800_0 .net *"_ivl_6", 3 0, L_0x13b817280;  1 drivers
v0x15b6c28a0_0 .net *"_ivl_8", 3 0, L_0x13b817360;  1 drivers
v0x15b6c2950_0 .net "out_h", 2 0, L_0x13b816fd0;  1 drivers
v0x15b6c2a10_0 .net "out_l", 2 0, L_0x13b814c40;  1 drivers
v0x15b6c2ae0_0 .net "out_vh", 0 0, L_0x13b816d20;  1 drivers
v0x15b6c2b90_0 .net "out_vl", 0 0, L_0x13b814990;  1 drivers
L_0x13b817280 .concat [ 3 1 0 0], L_0x13b816fd0, L_0x1480422a8;
L_0x13b817360 .concat [ 3 1 0 0], L_0x13b814c40, L_0x13b814990;
L_0x13b817480 .functor MUXZ 4, L_0x13b817360, L_0x13b817280, L_0x13b816d20, C4<>;
S_0x15b6b6190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6b5fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b5e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6b5e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6bc1d0_0 .net "in", 7 0, L_0x13b817130;  1 drivers
v0x15b6bc290_0 .net "out", 2 0, L_0x13b816fd0;  alias, 1 drivers
v0x15b6bc340_0 .net "vld", 0 0, L_0x13b816d20;  alias, 1 drivers
L_0x13b815d10 .part L_0x13b817130, 0, 4;
L_0x13b816c40 .part L_0x13b817130, 4, 4;
S_0x15b6b6510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6b6190;
 .timescale -9 -12;
L_0x13b816d20 .functor OR 1, L_0x13b815900, L_0x13b816830, C4<0>, C4<0>;
L_0x148042260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6bb9d0_0 .net/2u *"_ivl_4", 0 0, L_0x148042260;  1 drivers
v0x15b6bba90_0 .net *"_ivl_6", 2 0, L_0x13b816dd0;  1 drivers
v0x15b6bbb30_0 .net *"_ivl_8", 2 0, L_0x13b816eb0;  1 drivers
v0x15b6bbbe0_0 .net "out_h", 1 0, L_0x13b816ae0;  1 drivers
v0x15b6bbca0_0 .net "out_l", 1 0, L_0x13b815bb0;  1 drivers
v0x15b6bbd70_0 .net "out_vh", 0 0, L_0x13b816830;  1 drivers
v0x15b6bbe20_0 .net "out_vl", 0 0, L_0x13b815900;  1 drivers
L_0x13b816dd0 .concat [ 2 1 0 0], L_0x13b816ae0, L_0x148042260;
L_0x13b816eb0 .concat [ 2 1 0 0], L_0x13b815bb0, L_0x13b815900;
L_0x13b816fd0 .functor MUXZ 3, L_0x13b816eb0, L_0x13b816dd0, L_0x13b816830, C4<>;
S_0x15b6b66e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6b6510;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b63a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6b63e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6b8dc0_0 .net "in", 3 0, L_0x13b816c40;  1 drivers
v0x15b6b8e80_0 .net "out", 1 0, L_0x13b816ae0;  alias, 1 drivers
v0x15b6b8f30_0 .net "vld", 0 0, L_0x13b816830;  alias, 1 drivers
L_0x13b8161f0 .part L_0x13b816c40, 0, 2;
L_0x13b816710 .part L_0x13b816c40, 2, 2;
S_0x15b6b6a60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6b66e0;
 .timescale -9 -12;
L_0x13b816830 .functor OR 1, L_0x13b815db0, L_0x13b816310, C4<0>, C4<0>;
L_0x148042218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6b85c0_0 .net/2u *"_ivl_4", 0 0, L_0x148042218;  1 drivers
v0x15b6b8680_0 .net *"_ivl_6", 1 0, L_0x13b8168e0;  1 drivers
v0x15b6b8720_0 .net *"_ivl_8", 1 0, L_0x13b8169c0;  1 drivers
v0x15b6b87d0_0 .net "out_h", 0 0, L_0x13b8165e0;  1 drivers
v0x15b6b8890_0 .net "out_l", 0 0, L_0x13b8160c0;  1 drivers
v0x15b6b8960_0 .net "out_vh", 0 0, L_0x13b816310;  1 drivers
v0x15b6b8a10_0 .net "out_vl", 0 0, L_0x13b815db0;  1 drivers
L_0x13b8168e0 .concat [ 1 1 0 0], L_0x13b8165e0, L_0x148042218;
L_0x13b8169c0 .concat [ 1 1 0 0], L_0x13b8160c0, L_0x13b815db0;
L_0x13b816ae0 .functor MUXZ 2, L_0x13b8169c0, L_0x13b8168e0, L_0x13b816310, C4<>;
S_0x15b6b6c30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6b6a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b68f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6b6930 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6b7660_0 .net "in", 1 0, L_0x13b816710;  1 drivers
v0x15b6b7720_0 .net "out", 0 0, L_0x13b8165e0;  alias, 1 drivers
v0x15b6b77d0_0 .net "vld", 0 0, L_0x13b816310;  alias, 1 drivers
L_0x13b8163b0 .part L_0x13b816710, 1, 1;
L_0x13b816540 .part L_0x13b816710, 0, 1;
S_0x15b6b6fb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6b6c30;
 .timescale -9 -12;
L_0x13b816490 .functor NOT 1, L_0x13b8163b0, C4<0>, C4<0>, C4<0>;
L_0x13b8165e0 .functor AND 1, L_0x13b816490, L_0x13b816540, C4<1>, C4<1>;
v0x15b6b7180_0 .net *"_ivl_2", 0 0, L_0x13b8163b0;  1 drivers
v0x15b6b7240_0 .net *"_ivl_3", 0 0, L_0x13b816490;  1 drivers
v0x15b6b72e0_0 .net *"_ivl_5", 0 0, L_0x13b816540;  1 drivers
L_0x13b816310 .reduce/or L_0x13b816710;
S_0x15b6b7370 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b6c30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6b7370
v0x15b6b75c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6b75c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6b75c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.266 ;
    %load/vec4 v0x15b6b75c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.267, 5;
    %load/vec4 v0x15b6b75c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6b75c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.266;
T_123.267 ;
    %end;
S_0x15b6b78d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6b6a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b7aa0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6b7ae0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6b8350_0 .net "in", 1 0, L_0x13b8161f0;  1 drivers
v0x15b6b8410_0 .net "out", 0 0, L_0x13b8160c0;  alias, 1 drivers
v0x15b6b84c0_0 .net "vld", 0 0, L_0x13b815db0;  alias, 1 drivers
L_0x13b815e90 .part L_0x13b8161f0, 1, 1;
L_0x13b816020 .part L_0x13b8161f0, 0, 1;
S_0x15b6b7cb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6b78d0;
 .timescale -9 -12;
L_0x13b815f70 .functor NOT 1, L_0x13b815e90, C4<0>, C4<0>, C4<0>;
L_0x13b8160c0 .functor AND 1, L_0x13b815f70, L_0x13b816020, C4<1>, C4<1>;
v0x15b6b7e70_0 .net *"_ivl_2", 0 0, L_0x13b815e90;  1 drivers
v0x15b6b7f30_0 .net *"_ivl_3", 0 0, L_0x13b815f70;  1 drivers
v0x15b6b7fd0_0 .net *"_ivl_5", 0 0, L_0x13b816020;  1 drivers
L_0x13b815db0 .reduce/or L_0x13b8161f0;
S_0x15b6b8060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b78d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6b8060
v0x15b6b82b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6b82b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6b82b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.268 ;
    %load/vec4 v0x15b6b82b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.269, 5;
    %load/vec4 v0x15b6b82b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6b82b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.268;
T_124.269 ;
    %end;
S_0x15b6b8ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b66e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6b8ac0
v0x15b6b8d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6b8d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6b8d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.270 ;
    %load/vec4 v0x15b6b8d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.271, 5;
    %load/vec4 v0x15b6b8d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6b8d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.270;
T_125.271 ;
    %end;
S_0x15b6b9030 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6b6510;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b9200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6b9240 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6bb760_0 .net "in", 3 0, L_0x13b815d10;  1 drivers
v0x15b6bb820_0 .net "out", 1 0, L_0x13b815bb0;  alias, 1 drivers
v0x15b6bb8d0_0 .net "vld", 0 0, L_0x13b815900;  alias, 1 drivers
L_0x13b8152c0 .part L_0x13b815d10, 0, 2;
L_0x13b8157e0 .part L_0x13b815d10, 2, 2;
S_0x15b6b9410 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6b9030;
 .timescale -9 -12;
L_0x13b815900 .functor OR 1, L_0x13b814e80, L_0x13b8153e0, C4<0>, C4<0>;
L_0x1480421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6baf60_0 .net/2u *"_ivl_4", 0 0, L_0x1480421d0;  1 drivers
v0x15b6bb020_0 .net *"_ivl_6", 1 0, L_0x13b8159b0;  1 drivers
v0x15b6bb0c0_0 .net *"_ivl_8", 1 0, L_0x13b815a90;  1 drivers
v0x15b6bb170_0 .net "out_h", 0 0, L_0x13b8156b0;  1 drivers
v0x15b6bb230_0 .net "out_l", 0 0, L_0x13b815190;  1 drivers
v0x15b6bb300_0 .net "out_vh", 0 0, L_0x13b8153e0;  1 drivers
v0x15b6bb3b0_0 .net "out_vl", 0 0, L_0x13b814e80;  1 drivers
L_0x13b8159b0 .concat [ 1 1 0 0], L_0x13b8156b0, L_0x1480421d0;
L_0x13b815a90 .concat [ 1 1 0 0], L_0x13b815190, L_0x13b814e80;
L_0x13b815bb0 .functor MUXZ 2, L_0x13b815a90, L_0x13b8159b0, L_0x13b8153e0, C4<>;
S_0x15b6b95d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6b9410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6b92c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6b9300 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6ba000_0 .net "in", 1 0, L_0x13b8157e0;  1 drivers
v0x15b6ba0c0_0 .net "out", 0 0, L_0x13b8156b0;  alias, 1 drivers
v0x15b6ba170_0 .net "vld", 0 0, L_0x13b8153e0;  alias, 1 drivers
L_0x13b815480 .part L_0x13b8157e0, 1, 1;
L_0x13b815610 .part L_0x13b8157e0, 0, 1;
S_0x15b6b9950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6b95d0;
 .timescale -9 -12;
L_0x13b815560 .functor NOT 1, L_0x13b815480, C4<0>, C4<0>, C4<0>;
L_0x13b8156b0 .functor AND 1, L_0x13b815560, L_0x13b815610, C4<1>, C4<1>;
v0x15b6b9b20_0 .net *"_ivl_2", 0 0, L_0x13b815480;  1 drivers
v0x15b6b9be0_0 .net *"_ivl_3", 0 0, L_0x13b815560;  1 drivers
v0x15b6b9c80_0 .net *"_ivl_5", 0 0, L_0x13b815610;  1 drivers
L_0x13b8153e0 .reduce/or L_0x13b8157e0;
S_0x15b6b9d10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b95d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6b9d10
v0x15b6b9f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6b9f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6b9f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.272 ;
    %load/vec4 v0x15b6b9f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.273, 5;
    %load/vec4 v0x15b6b9f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6b9f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.272;
T_126.273 ;
    %end;
S_0x15b6ba270 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6b9410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6ba440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6ba480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6bacf0_0 .net "in", 1 0, L_0x13b8152c0;  1 drivers
v0x15b6badb0_0 .net "out", 0 0, L_0x13b815190;  alias, 1 drivers
v0x15b6bae60_0 .net "vld", 0 0, L_0x13b814e80;  alias, 1 drivers
L_0x13b814f60 .part L_0x13b8152c0, 1, 1;
L_0x13b8150f0 .part L_0x13b8152c0, 0, 1;
S_0x15b6ba650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6ba270;
 .timescale -9 -12;
L_0x13b815040 .functor NOT 1, L_0x13b814f60, C4<0>, C4<0>, C4<0>;
L_0x13b815190 .functor AND 1, L_0x13b815040, L_0x13b8150f0, C4<1>, C4<1>;
v0x15b6ba810_0 .net *"_ivl_2", 0 0, L_0x13b814f60;  1 drivers
v0x15b6ba8d0_0 .net *"_ivl_3", 0 0, L_0x13b815040;  1 drivers
v0x15b6ba970_0 .net *"_ivl_5", 0 0, L_0x13b8150f0;  1 drivers
L_0x13b814e80 .reduce/or L_0x13b8152c0;
S_0x15b6baa00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6ba270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6baa00
v0x15b6bac50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6bac50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6bac50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.274 ;
    %load/vec4 v0x15b6bac50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.275, 5;
    %load/vec4 v0x15b6bac50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6bac50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.274;
T_127.275 ;
    %end;
S_0x15b6bb460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b9030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6bb460
v0x15b6bb6b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6bb6b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6bb6b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.276 ;
    %load/vec4 v0x15b6bb6b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.277, 5;
    %load/vec4 v0x15b6bb6b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6bb6b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.276;
T_128.277 ;
    %end;
S_0x15b6bbed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b6190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6bbed0
v0x15b6bc120_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b6bc120_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6bc120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.278 ;
    %load/vec4 v0x15b6bc120_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.279, 5;
    %load/vec4 v0x15b6bc120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6bc120_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.278;
T_129.279 ;
    %end;
S_0x15b6bc440 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6b5fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bc610 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6bc650 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6c24d0_0 .net "in", 7 0, L_0x13b814da0;  1 drivers
v0x15b6c2590_0 .net "out", 2 0, L_0x13b814c40;  alias, 1 drivers
v0x15b6c2640_0 .net "vld", 0 0, L_0x13b814990;  alias, 1 drivers
L_0x13b813980 .part L_0x13b814da0, 0, 4;
L_0x13b8148b0 .part L_0x13b814da0, 4, 4;
S_0x15b6bc820 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6bc440;
 .timescale -9 -12;
L_0x13b814990 .functor OR 1, L_0x13b813570, L_0x13b8144a0, C4<0>, C4<0>;
L_0x148042188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6c1cd0_0 .net/2u *"_ivl_4", 0 0, L_0x148042188;  1 drivers
v0x15b6c1d90_0 .net *"_ivl_6", 2 0, L_0x13b814a40;  1 drivers
v0x15b6c1e30_0 .net *"_ivl_8", 2 0, L_0x13b814b20;  1 drivers
v0x15b6c1ee0_0 .net "out_h", 1 0, L_0x13b814750;  1 drivers
v0x15b6c1fa0_0 .net "out_l", 1 0, L_0x13b813820;  1 drivers
v0x15b6c2070_0 .net "out_vh", 0 0, L_0x13b8144a0;  1 drivers
v0x15b6c2120_0 .net "out_vl", 0 0, L_0x13b813570;  1 drivers
L_0x13b814a40 .concat [ 2 1 0 0], L_0x13b814750, L_0x148042188;
L_0x13b814b20 .concat [ 2 1 0 0], L_0x13b813820, L_0x13b813570;
L_0x13b814c40 .functor MUXZ 3, L_0x13b814b20, L_0x13b814a40, L_0x13b8144a0, C4<>;
S_0x15b6bc9e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6bc820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bc6d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6bc710 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6bf0c0_0 .net "in", 3 0, L_0x13b8148b0;  1 drivers
v0x15b6bf180_0 .net "out", 1 0, L_0x13b814750;  alias, 1 drivers
v0x15b6bf230_0 .net "vld", 0 0, L_0x13b8144a0;  alias, 1 drivers
L_0x13b813e60 .part L_0x13b8148b0, 0, 2;
L_0x13b814380 .part L_0x13b8148b0, 2, 2;
S_0x15b6bcd60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6bc9e0;
 .timescale -9 -12;
L_0x13b8144a0 .functor OR 1, L_0x13b813a20, L_0x13b813f80, C4<0>, C4<0>;
L_0x148042140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6be8c0_0 .net/2u *"_ivl_4", 0 0, L_0x148042140;  1 drivers
v0x15b6be980_0 .net *"_ivl_6", 1 0, L_0x13b814550;  1 drivers
v0x15b6bea20_0 .net *"_ivl_8", 1 0, L_0x13b814630;  1 drivers
v0x15b6bead0_0 .net "out_h", 0 0, L_0x13b814250;  1 drivers
v0x15b6beb90_0 .net "out_l", 0 0, L_0x13b813d30;  1 drivers
v0x15b6bec60_0 .net "out_vh", 0 0, L_0x13b813f80;  1 drivers
v0x15b6bed10_0 .net "out_vl", 0 0, L_0x13b813a20;  1 drivers
L_0x13b814550 .concat [ 1 1 0 0], L_0x13b814250, L_0x148042140;
L_0x13b814630 .concat [ 1 1 0 0], L_0x13b813d30, L_0x13b813a20;
L_0x13b814750 .functor MUXZ 2, L_0x13b814630, L_0x13b814550, L_0x13b813f80, C4<>;
S_0x15b6bcf30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6bcd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bcbf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6bcc30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6bd960_0 .net "in", 1 0, L_0x13b814380;  1 drivers
v0x15b6bda20_0 .net "out", 0 0, L_0x13b814250;  alias, 1 drivers
v0x15b6bdad0_0 .net "vld", 0 0, L_0x13b813f80;  alias, 1 drivers
L_0x13b814020 .part L_0x13b814380, 1, 1;
L_0x13b8141b0 .part L_0x13b814380, 0, 1;
S_0x15b6bd2b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6bcf30;
 .timescale -9 -12;
L_0x13b814100 .functor NOT 1, L_0x13b814020, C4<0>, C4<0>, C4<0>;
L_0x13b814250 .functor AND 1, L_0x13b814100, L_0x13b8141b0, C4<1>, C4<1>;
v0x15b6bd480_0 .net *"_ivl_2", 0 0, L_0x13b814020;  1 drivers
v0x15b6bd540_0 .net *"_ivl_3", 0 0, L_0x13b814100;  1 drivers
v0x15b6bd5e0_0 .net *"_ivl_5", 0 0, L_0x13b8141b0;  1 drivers
L_0x13b813f80 .reduce/or L_0x13b814380;
S_0x15b6bd670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bcf30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6bd670
v0x15b6bd8c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6bd8c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6bd8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.280 ;
    %load/vec4 v0x15b6bd8c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.281, 5;
    %load/vec4 v0x15b6bd8c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6bd8c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.280;
T_130.281 ;
    %end;
S_0x15b6bdbd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6bcd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bdda0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6bdde0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6be650_0 .net "in", 1 0, L_0x13b813e60;  1 drivers
v0x15b6be710_0 .net "out", 0 0, L_0x13b813d30;  alias, 1 drivers
v0x15b6be7c0_0 .net "vld", 0 0, L_0x13b813a20;  alias, 1 drivers
L_0x13b813b00 .part L_0x13b813e60, 1, 1;
L_0x13b813c90 .part L_0x13b813e60, 0, 1;
S_0x15b6bdfb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6bdbd0;
 .timescale -9 -12;
L_0x13b813be0 .functor NOT 1, L_0x13b813b00, C4<0>, C4<0>, C4<0>;
L_0x13b813d30 .functor AND 1, L_0x13b813be0, L_0x13b813c90, C4<1>, C4<1>;
v0x15b6be170_0 .net *"_ivl_2", 0 0, L_0x13b813b00;  1 drivers
v0x15b6be230_0 .net *"_ivl_3", 0 0, L_0x13b813be0;  1 drivers
v0x15b6be2d0_0 .net *"_ivl_5", 0 0, L_0x13b813c90;  1 drivers
L_0x13b813a20 .reduce/or L_0x13b813e60;
S_0x15b6be360 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bdbd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6be360
v0x15b6be5b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6be5b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6be5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.282 ;
    %load/vec4 v0x15b6be5b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.283, 5;
    %load/vec4 v0x15b6be5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6be5b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.282;
T_131.283 ;
    %end;
S_0x15b6bedc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bc9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6bedc0
v0x15b6bf010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6bf010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6bf010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.284 ;
    %load/vec4 v0x15b6bf010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.285, 5;
    %load/vec4 v0x15b6bf010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6bf010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.284;
T_132.285 ;
    %end;
S_0x15b6bf330 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6bc820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bf500 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6bf540 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6c1a60_0 .net "in", 3 0, L_0x13b813980;  1 drivers
v0x15b6c1b20_0 .net "out", 1 0, L_0x13b813820;  alias, 1 drivers
v0x15b6c1bd0_0 .net "vld", 0 0, L_0x13b813570;  alias, 1 drivers
L_0x13b812f30 .part L_0x13b813980, 0, 2;
L_0x13b813450 .part L_0x13b813980, 2, 2;
S_0x15b6bf710 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6bf330;
 .timescale -9 -12;
L_0x13b813570 .functor OR 1, L_0x13b812af0, L_0x13b813050, C4<0>, C4<0>;
L_0x1480420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6c1260_0 .net/2u *"_ivl_4", 0 0, L_0x1480420f8;  1 drivers
v0x15b6c1320_0 .net *"_ivl_6", 1 0, L_0x13b813620;  1 drivers
v0x15b6c13c0_0 .net *"_ivl_8", 1 0, L_0x13b813700;  1 drivers
v0x15b6c1470_0 .net "out_h", 0 0, L_0x13b813320;  1 drivers
v0x15b6c1530_0 .net "out_l", 0 0, L_0x13b812e00;  1 drivers
v0x15b6c1600_0 .net "out_vh", 0 0, L_0x13b813050;  1 drivers
v0x15b6c16b0_0 .net "out_vl", 0 0, L_0x13b812af0;  1 drivers
L_0x13b813620 .concat [ 1 1 0 0], L_0x13b813320, L_0x1480420f8;
L_0x13b813700 .concat [ 1 1 0 0], L_0x13b812e00, L_0x13b812af0;
L_0x13b813820 .functor MUXZ 2, L_0x13b813700, L_0x13b813620, L_0x13b813050, C4<>;
S_0x15b6bf8d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6bf710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6bf5c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6bf600 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6c0300_0 .net "in", 1 0, L_0x13b813450;  1 drivers
v0x15b6c03c0_0 .net "out", 0 0, L_0x13b813320;  alias, 1 drivers
v0x15b6c0470_0 .net "vld", 0 0, L_0x13b813050;  alias, 1 drivers
L_0x13b8130f0 .part L_0x13b813450, 1, 1;
L_0x13b813280 .part L_0x13b813450, 0, 1;
S_0x15b6bfc50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6bf8d0;
 .timescale -9 -12;
L_0x13b8131d0 .functor NOT 1, L_0x13b8130f0, C4<0>, C4<0>, C4<0>;
L_0x13b813320 .functor AND 1, L_0x13b8131d0, L_0x13b813280, C4<1>, C4<1>;
v0x15b6bfe20_0 .net *"_ivl_2", 0 0, L_0x13b8130f0;  1 drivers
v0x15b6bfee0_0 .net *"_ivl_3", 0 0, L_0x13b8131d0;  1 drivers
v0x15b6bff80_0 .net *"_ivl_5", 0 0, L_0x13b813280;  1 drivers
L_0x13b813050 .reduce/or L_0x13b813450;
S_0x15b6c0010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bf8d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c0010
v0x15b6c0260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6c0260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c0260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.286 ;
    %load/vec4 v0x15b6c0260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.287, 5;
    %load/vec4 v0x15b6c0260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c0260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.286;
T_133.287 ;
    %end;
S_0x15b6c0570 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6bf710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c0740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6c0780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6c0ff0_0 .net "in", 1 0, L_0x13b812f30;  1 drivers
v0x15b6c10b0_0 .net "out", 0 0, L_0x13b812e00;  alias, 1 drivers
v0x15b6c1160_0 .net "vld", 0 0, L_0x13b812af0;  alias, 1 drivers
L_0x13b812bd0 .part L_0x13b812f30, 1, 1;
L_0x13b812d60 .part L_0x13b812f30, 0, 1;
S_0x15b6c0950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6c0570;
 .timescale -9 -12;
L_0x13b812cb0 .functor NOT 1, L_0x13b812bd0, C4<0>, C4<0>, C4<0>;
L_0x13b812e00 .functor AND 1, L_0x13b812cb0, L_0x13b812d60, C4<1>, C4<1>;
v0x15b6c0b10_0 .net *"_ivl_2", 0 0, L_0x13b812bd0;  1 drivers
v0x15b6c0bd0_0 .net *"_ivl_3", 0 0, L_0x13b812cb0;  1 drivers
v0x15b6c0c70_0 .net *"_ivl_5", 0 0, L_0x13b812d60;  1 drivers
L_0x13b812af0 .reduce/or L_0x13b812f30;
S_0x15b6c0d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c0570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c0d00
v0x15b6c0f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6c0f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c0f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.288 ;
    %load/vec4 v0x15b6c0f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.289, 5;
    %load/vec4 v0x15b6c0f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c0f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.288;
T_134.289 ;
    %end;
S_0x15b6c1760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bf330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c1760
v0x15b6c19b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6c19b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c19b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.290 ;
    %load/vec4 v0x15b6c19b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.291, 5;
    %load/vec4 v0x15b6c19b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c19b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.290;
T_135.291 ;
    %end;
S_0x15b6c21d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6bc440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c21d0
v0x15b6c2420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b6c2420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c2420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.292 ;
    %load/vec4 v0x15b6c2420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.293, 5;
    %load/vec4 v0x15b6c2420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c2420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.292;
T_136.293 ;
    %end;
S_0x15b6c2c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6b5c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c2c40
v0x15b6c2e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x15b6c2e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c2e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.294 ;
    %load/vec4 v0x15b6c2e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.295, 5;
    %load/vec4 v0x15b6c2e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c2e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.294;
T_137.295 ;
    %end;
S_0x15b6c31b0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b6b5890;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c31b0
v0x15b6c3410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x15b6c3410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c3410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.296 ;
    %load/vec4 v0x15b6c3410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.297, 5;
    %load/vec4 v0x15b6c3410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c3410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.296;
T_138.297 ;
    %end;
S_0x15b6c4440 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x15b6c4600 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x15b6c4640 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x15b6c4680 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13b819050 .functor BUFZ 16, L_0x13b812660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13b8191a0 .functor NOT 16, L_0x13b819050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1480426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13b81df00 .functor XOR 1, L_0x13b8190c0, L_0x1480426e0, C4<0>, C4<0>;
v0x15b6d43c0_0 .net/2u *"_ivl_10", 0 0, L_0x1480426e0;  1 drivers
v0x15b6d4470_0 .net *"_ivl_12", 0 0, L_0x13b81df00;  1 drivers
L_0x148042728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15b6d4520_0 .net/2u *"_ivl_16", 3 0, L_0x148042728;  1 drivers
v0x15b6d45e0_0 .net *"_ivl_18", 3 0, L_0x13b81e150;  1 drivers
v0x15b6d4690_0 .net *"_ivl_23", 13 0, L_0x13b81f490;  1 drivers
L_0x148042890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b6d4780_0 .net/2u *"_ivl_24", 1 0, L_0x148042890;  1 drivers
v0x15b6d4830_0 .net *"_ivl_4", 15 0, L_0x13b8191a0;  1 drivers
v0x15b6d48e0_0 .net *"_ivl_9", 14 0, L_0x13b81de60;  1 drivers
v0x15b6d4990_0 .net "exp", 1 0, L_0x13b81f690;  alias, 1 drivers
v0x15b6d4aa0_0 .net "in", 15 0, L_0x13b812660;  alias, 1 drivers
v0x15b6d4b50_0 .net "k", 3 0, L_0x13b81dcc0;  1 drivers
v0x15b6d4bf0_0 .net "mant", 13 0, L_0x13b81f7c0;  alias, 1 drivers
v0x15b6d4ca0_0 .net "rc", 0 0, L_0x13b8190c0;  alias, 1 drivers
v0x15b6d4d40_0 .net "regime", 3 0, L_0x13b81e250;  alias, 1 drivers
v0x15b6d4df0_0 .net "xin", 15 0, L_0x13b819050;  1 drivers
v0x15b6d4ea0_0 .net "xin_r", 15 0, L_0x13b819210;  1 drivers
v0x15b6d4f50_0 .net "xin_tmp", 15 0, L_0x13b81f3a0;  1 drivers
L_0x13b8190c0 .part L_0x13b819050, 14, 1;
L_0x13b819210 .functor MUXZ 16, L_0x13b819050, L_0x13b8191a0, L_0x13b8190c0, C4<>;
L_0x13b81de60 .part L_0x13b819210, 0, 15;
L_0x13b81dff0 .concat [ 1 15 0 0], L_0x13b81df00, L_0x13b81de60;
L_0x13b81e150 .arith/sub 4, L_0x13b81dcc0, L_0x148042728;
L_0x13b81e250 .functor MUXZ 4, L_0x13b81dcc0, L_0x13b81e150, L_0x13b8190c0, C4<>;
L_0x13b81f490 .part L_0x13b819050, 0, 14;
L_0x13b81f570 .concat [ 2 14 0 0], L_0x148042890, L_0x13b81f490;
L_0x13b81f690 .part L_0x13b81f3a0, 14, 2;
L_0x13b81f7c0 .part L_0x13b81f3a0, 0, 14;
S_0x15b6c4850 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x15b6c4440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c4850
v0x15b6c4ad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x15b6c4ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c4ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.298 ;
    %load/vec4 v0x15b6c4ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.299, 5;
    %load/vec4 v0x15b6c4ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c4ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.298;
T_139.299 ;
    %end;
S_0x15b6c4b80 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x15b6c4440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x15b6c4d50 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x15b6c4d90 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13b81f3a0 .functor BUFZ 16, L_0x13b81ee10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x148042848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6c5ed0_0 .net *"_ivl_10", 0 0, L_0x148042848;  1 drivers
v0x15b6c5f90_0 .net *"_ivl_5", 0 0, L_0x13b81ef30;  1 drivers
v0x15b6c6040_0 .net *"_ivl_6", 15 0, L_0x13b81f0a0;  1 drivers
v0x15b6c6100_0 .net *"_ivl_8", 14 0, L_0x13b81efd0;  1 drivers
v0x15b6c61b0_0 .net "a", 15 0, L_0x13b81f570;  1 drivers
v0x15b6c62a0_0 .net "b", 3 0, L_0x13b81dcc0;  alias, 1 drivers
v0x15b6c6350_0 .net "c", 15 0, L_0x13b81f3a0;  alias, 1 drivers
v0x15b6c6400 .array "tmp", 0 3;
v0x15b6c6400_0 .net v0x15b6c6400 0, 15 0, L_0x13b81f200; 1 drivers
v0x15b6c6400_1 .net v0x15b6c6400 1, 15 0, L_0x13b81e5d0; 1 drivers
v0x15b6c6400_2 .net v0x15b6c6400 2, 15 0, L_0x13b81ea50; 1 drivers
v0x15b6c6400_3 .net v0x15b6c6400 3, 15 0, L_0x13b81ee10; 1 drivers
L_0x13b81e370 .part L_0x13b81dcc0, 1, 1;
L_0x13b81e730 .part L_0x13b81dcc0, 2, 1;
L_0x13b81eb70 .part L_0x13b81dcc0, 3, 1;
L_0x13b81ef30 .part L_0x13b81dcc0, 0, 1;
L_0x13b81efd0 .part L_0x13b81f570, 0, 15;
L_0x13b81f0a0 .concat [ 1 15 0 0], L_0x148042848, L_0x13b81efd0;
L_0x13b81f200 .functor MUXZ 16, L_0x13b81f570, L_0x13b81f0a0, L_0x13b81ef30, C4<>;
S_0x15b6c4f80 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x15b6c4b80;
 .timescale -9 -12;
P_0x15b6c5150 .param/l "i" 1 4 296, +C4<01>;
v0x15b6c51f0_0 .net *"_ivl_1", 0 0, L_0x13b81e370;  1 drivers
v0x15b6c5280_0 .net *"_ivl_3", 15 0, L_0x13b81e4b0;  1 drivers
v0x15b6c5310_0 .net *"_ivl_5", 13 0, L_0x13b81e410;  1 drivers
L_0x148042770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15b6c53a0_0 .net *"_ivl_7", 1 0, L_0x148042770;  1 drivers
L_0x13b81e410 .part L_0x13b81f200, 0, 14;
L_0x13b81e4b0 .concat [ 2 14 0 0], L_0x148042770, L_0x13b81e410;
L_0x13b81e5d0 .functor MUXZ 16, L_0x13b81f200, L_0x13b81e4b0, L_0x13b81e370, C4<>;
S_0x15b6c5440 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x15b6c4b80;
 .timescale -9 -12;
P_0x15b6c5620 .param/l "i" 1 4 296, +C4<010>;
v0x15b6c56b0_0 .net *"_ivl_1", 0 0, L_0x13b81e730;  1 drivers
v0x15b6c5760_0 .net *"_ivl_3", 15 0, L_0x13b81e970;  1 drivers
v0x15b6c5810_0 .net *"_ivl_5", 11 0, L_0x13b81e8d0;  1 drivers
L_0x1480427b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x15b6c58d0_0 .net *"_ivl_7", 3 0, L_0x1480427b8;  1 drivers
L_0x13b81e8d0 .part L_0x13b81e5d0, 0, 12;
L_0x13b81e970 .concat [ 4 12 0 0], L_0x1480427b8, L_0x13b81e8d0;
L_0x13b81ea50 .functor MUXZ 16, L_0x13b81e5d0, L_0x13b81e970, L_0x13b81e730, C4<>;
S_0x15b6c5980 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x15b6c4b80;
 .timescale -9 -12;
P_0x15b6c5b70 .param/l "i" 1 4 296, +C4<011>;
v0x15b6c5c00_0 .net *"_ivl_1", 0 0, L_0x13b81eb70;  1 drivers
v0x15b6c5cb0_0 .net *"_ivl_3", 15 0, L_0x13b81ecf0;  1 drivers
v0x15b6c5d60_0 .net *"_ivl_5", 7 0, L_0x13b81ec10;  1 drivers
L_0x148042800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x15b6c5e20_0 .net *"_ivl_7", 7 0, L_0x148042800;  1 drivers
L_0x13b81ec10 .part L_0x13b81ea50, 0, 8;
L_0x13b81ecf0 .concat [ 8 8 0 0], L_0x148042800, L_0x13b81ec10;
L_0x13b81ee10 .functor MUXZ 16, L_0x13b81ea50, L_0x13b81ecf0, L_0x13b81eb70, C4<>;
S_0x15b6c6530 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x15b6c4440;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x15b6c66f0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x15b6c6730 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x15b6d4160_0 .net "in", 15 0, L_0x13b81dff0;  1 drivers
v0x15b6d4230_0 .net "out", 3 0, L_0x13b81dcc0;  alias, 1 drivers
v0x15b6d4300_0 .net "vld", 0 0, L_0x13b81da10;  1 drivers
S_0x15b6c68e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x15b6c6530;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c67b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x15b6c67f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x15b6d3be0_0 .net "in", 15 0, L_0x13b81dff0;  alias, 1 drivers
v0x15b6d3ca0_0 .net "out", 3 0, L_0x13b81dcc0;  alias, 1 drivers
v0x15b6d3d60_0 .net "vld", 0 0, L_0x13b81da10;  alias, 1 drivers
L_0x13b81b5e0 .part L_0x13b81dff0, 0, 8;
L_0x13b81d970 .part L_0x13b81dff0, 8, 8;
S_0x15b6c6c60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6c68e0;
 .timescale -9 -12;
L_0x13b81da10 .functor OR 1, L_0x13b81b1d0, L_0x13b81d560, C4<0>, C4<0>;
L_0x148042698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d33e0_0 .net/2u *"_ivl_4", 0 0, L_0x148042698;  1 drivers
v0x15b6d34a0_0 .net *"_ivl_6", 3 0, L_0x13b81dac0;  1 drivers
v0x15b6d3540_0 .net *"_ivl_8", 3 0, L_0x13b81dba0;  1 drivers
v0x15b6d35f0_0 .net "out_h", 2 0, L_0x13b81d810;  1 drivers
v0x15b6d36b0_0 .net "out_l", 2 0, L_0x13b81b480;  1 drivers
v0x15b6d3780_0 .net "out_vh", 0 0, L_0x13b81d560;  1 drivers
v0x15b6d3830_0 .net "out_vl", 0 0, L_0x13b81b1d0;  1 drivers
L_0x13b81dac0 .concat [ 3 1 0 0], L_0x13b81d810, L_0x148042698;
L_0x13b81dba0 .concat [ 3 1 0 0], L_0x13b81b480, L_0x13b81b1d0;
L_0x13b81dcc0 .functor MUXZ 4, L_0x13b81dba0, L_0x13b81dac0, L_0x13b81d560, C4<>;
S_0x15b6c6e30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6c6c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c6af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6c6b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6cce70_0 .net "in", 7 0, L_0x13b81d970;  1 drivers
v0x15b6ccf30_0 .net "out", 2 0, L_0x13b81d810;  alias, 1 drivers
v0x15b6ccfe0_0 .net "vld", 0 0, L_0x13b81d560;  alias, 1 drivers
L_0x13b81c550 .part L_0x13b81d970, 0, 4;
L_0x13b81d480 .part L_0x13b81d970, 4, 4;
S_0x15b6c71b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6c6e30;
 .timescale -9 -12;
L_0x13b81d560 .functor OR 1, L_0x13b81c140, L_0x13b81d070, C4<0>, C4<0>;
L_0x148042650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6cc670_0 .net/2u *"_ivl_4", 0 0, L_0x148042650;  1 drivers
v0x15b6cc730_0 .net *"_ivl_6", 2 0, L_0x13b81d610;  1 drivers
v0x15b6cc7d0_0 .net *"_ivl_8", 2 0, L_0x13b81d6f0;  1 drivers
v0x15b6cc880_0 .net "out_h", 1 0, L_0x13b81d320;  1 drivers
v0x15b6cc940_0 .net "out_l", 1 0, L_0x13b81c3f0;  1 drivers
v0x15b6cca10_0 .net "out_vh", 0 0, L_0x13b81d070;  1 drivers
v0x15b6ccac0_0 .net "out_vl", 0 0, L_0x13b81c140;  1 drivers
L_0x13b81d610 .concat [ 2 1 0 0], L_0x13b81d320, L_0x148042650;
L_0x13b81d6f0 .concat [ 2 1 0 0], L_0x13b81c3f0, L_0x13b81c140;
L_0x13b81d810 .functor MUXZ 3, L_0x13b81d6f0, L_0x13b81d610, L_0x13b81d070, C4<>;
S_0x15b6c7380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6c71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c7040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6c7080 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6c9a60_0 .net "in", 3 0, L_0x13b81d480;  1 drivers
v0x15b6c9b20_0 .net "out", 1 0, L_0x13b81d320;  alias, 1 drivers
v0x15b6c9bd0_0 .net "vld", 0 0, L_0x13b81d070;  alias, 1 drivers
L_0x13b81ca30 .part L_0x13b81d480, 0, 2;
L_0x13b81cf50 .part L_0x13b81d480, 2, 2;
S_0x15b6c7700 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6c7380;
 .timescale -9 -12;
L_0x13b81d070 .functor OR 1, L_0x13b81c5f0, L_0x13b81cb50, C4<0>, C4<0>;
L_0x148042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6c9260_0 .net/2u *"_ivl_4", 0 0, L_0x148042608;  1 drivers
v0x15b6c9320_0 .net *"_ivl_6", 1 0, L_0x13b81d120;  1 drivers
v0x15b6c93c0_0 .net *"_ivl_8", 1 0, L_0x13b81d200;  1 drivers
v0x15b6c9470_0 .net "out_h", 0 0, L_0x13b81ce20;  1 drivers
v0x15b6c9530_0 .net "out_l", 0 0, L_0x13b81c900;  1 drivers
v0x15b6c9600_0 .net "out_vh", 0 0, L_0x13b81cb50;  1 drivers
v0x15b6c96b0_0 .net "out_vl", 0 0, L_0x13b81c5f0;  1 drivers
L_0x13b81d120 .concat [ 1 1 0 0], L_0x13b81ce20, L_0x148042608;
L_0x13b81d200 .concat [ 1 1 0 0], L_0x13b81c900, L_0x13b81c5f0;
L_0x13b81d320 .functor MUXZ 2, L_0x13b81d200, L_0x13b81d120, L_0x13b81cb50, C4<>;
S_0x15b6c78d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6c7700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c7590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6c75d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6c8300_0 .net "in", 1 0, L_0x13b81cf50;  1 drivers
v0x15b6c83c0_0 .net "out", 0 0, L_0x13b81ce20;  alias, 1 drivers
v0x15b6c8470_0 .net "vld", 0 0, L_0x13b81cb50;  alias, 1 drivers
L_0x13b81cbf0 .part L_0x13b81cf50, 1, 1;
L_0x13b81cd80 .part L_0x13b81cf50, 0, 1;
S_0x15b6c7c50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6c78d0;
 .timescale -9 -12;
L_0x13b81ccd0 .functor NOT 1, L_0x13b81cbf0, C4<0>, C4<0>, C4<0>;
L_0x13b81ce20 .functor AND 1, L_0x13b81ccd0, L_0x13b81cd80, C4<1>, C4<1>;
v0x15b6c7e20_0 .net *"_ivl_2", 0 0, L_0x13b81cbf0;  1 drivers
v0x15b6c7ee0_0 .net *"_ivl_3", 0 0, L_0x13b81ccd0;  1 drivers
v0x15b6c7f80_0 .net *"_ivl_5", 0 0, L_0x13b81cd80;  1 drivers
L_0x13b81cb50 .reduce/or L_0x13b81cf50;
S_0x15b6c8010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c78d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c8010
v0x15b6c8260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6c8260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c8260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.300 ;
    %load/vec4 v0x15b6c8260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.301, 5;
    %load/vec4 v0x15b6c8260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c8260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.300;
T_140.301 ;
    %end;
S_0x15b6c8570 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6c7700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c8740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6c8780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6c8ff0_0 .net "in", 1 0, L_0x13b81ca30;  1 drivers
v0x15b6c90b0_0 .net "out", 0 0, L_0x13b81c900;  alias, 1 drivers
v0x15b6c9160_0 .net "vld", 0 0, L_0x13b81c5f0;  alias, 1 drivers
L_0x13b81c6d0 .part L_0x13b81ca30, 1, 1;
L_0x13b81c860 .part L_0x13b81ca30, 0, 1;
S_0x15b6c8950 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6c8570;
 .timescale -9 -12;
L_0x13b81c7b0 .functor NOT 1, L_0x13b81c6d0, C4<0>, C4<0>, C4<0>;
L_0x13b81c900 .functor AND 1, L_0x13b81c7b0, L_0x13b81c860, C4<1>, C4<1>;
v0x15b6c8b10_0 .net *"_ivl_2", 0 0, L_0x13b81c6d0;  1 drivers
v0x15b6c8bd0_0 .net *"_ivl_3", 0 0, L_0x13b81c7b0;  1 drivers
v0x15b6c8c70_0 .net *"_ivl_5", 0 0, L_0x13b81c860;  1 drivers
L_0x13b81c5f0 .reduce/or L_0x13b81ca30;
S_0x15b6c8d00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c8570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c8d00
v0x15b6c8f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6c8f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c8f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.302 ;
    %load/vec4 v0x15b6c8f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.303, 5;
    %load/vec4 v0x15b6c8f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c8f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.302;
T_141.303 ;
    %end;
S_0x15b6c9760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c7380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6c9760
v0x15b6c99b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6c99b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6c99b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.304 ;
    %load/vec4 v0x15b6c99b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.305, 5;
    %load/vec4 v0x15b6c99b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6c99b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.304;
T_142.305 ;
    %end;
S_0x15b6c9cd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6c71b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c9ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6c9ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6cc400_0 .net "in", 3 0, L_0x13b81c550;  1 drivers
v0x15b6cc4c0_0 .net "out", 1 0, L_0x13b81c3f0;  alias, 1 drivers
v0x15b6cc570_0 .net "vld", 0 0, L_0x13b81c140;  alias, 1 drivers
L_0x13b81bb00 .part L_0x13b81c550, 0, 2;
L_0x13b81c020 .part L_0x13b81c550, 2, 2;
S_0x15b6ca0b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6c9cd0;
 .timescale -9 -12;
L_0x13b81c140 .functor OR 1, L_0x13b81b6c0, L_0x13b81bc20, C4<0>, C4<0>;
L_0x1480425c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6cbc00_0 .net/2u *"_ivl_4", 0 0, L_0x1480425c0;  1 drivers
v0x15b6cbcc0_0 .net *"_ivl_6", 1 0, L_0x13b81c1f0;  1 drivers
v0x15b6cbd60_0 .net *"_ivl_8", 1 0, L_0x13b81c2d0;  1 drivers
v0x15b6cbe10_0 .net "out_h", 0 0, L_0x13b81bef0;  1 drivers
v0x15b6cbed0_0 .net "out_l", 0 0, L_0x13b81b9d0;  1 drivers
v0x15b6cbfa0_0 .net "out_vh", 0 0, L_0x13b81bc20;  1 drivers
v0x15b6cc050_0 .net "out_vl", 0 0, L_0x13b81b6c0;  1 drivers
L_0x13b81c1f0 .concat [ 1 1 0 0], L_0x13b81bef0, L_0x1480425c0;
L_0x13b81c2d0 .concat [ 1 1 0 0], L_0x13b81b9d0, L_0x13b81b6c0;
L_0x13b81c3f0 .functor MUXZ 2, L_0x13b81c2d0, L_0x13b81c1f0, L_0x13b81bc20, C4<>;
S_0x15b6ca270 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6ca0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6c9f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6c9fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6caca0_0 .net "in", 1 0, L_0x13b81c020;  1 drivers
v0x15b6cad60_0 .net "out", 0 0, L_0x13b81bef0;  alias, 1 drivers
v0x15b6cae10_0 .net "vld", 0 0, L_0x13b81bc20;  alias, 1 drivers
L_0x13b81bcc0 .part L_0x13b81c020, 1, 1;
L_0x13b81be50 .part L_0x13b81c020, 0, 1;
S_0x15b6ca5f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6ca270;
 .timescale -9 -12;
L_0x13b81bda0 .functor NOT 1, L_0x13b81bcc0, C4<0>, C4<0>, C4<0>;
L_0x13b81bef0 .functor AND 1, L_0x13b81bda0, L_0x13b81be50, C4<1>, C4<1>;
v0x15b6ca7c0_0 .net *"_ivl_2", 0 0, L_0x13b81bcc0;  1 drivers
v0x15b6ca880_0 .net *"_ivl_3", 0 0, L_0x13b81bda0;  1 drivers
v0x15b6ca920_0 .net *"_ivl_5", 0 0, L_0x13b81be50;  1 drivers
L_0x13b81bc20 .reduce/or L_0x13b81c020;
S_0x15b6ca9b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6ca270;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ca9b0
v0x15b6cac00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6cac00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6cac00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.306 ;
    %load/vec4 v0x15b6cac00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.307, 5;
    %load/vec4 v0x15b6cac00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6cac00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.306;
T_143.307 ;
    %end;
S_0x15b6caf10 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6ca0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6cb0e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6cb120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6cb990_0 .net "in", 1 0, L_0x13b81bb00;  1 drivers
v0x15b6cba50_0 .net "out", 0 0, L_0x13b81b9d0;  alias, 1 drivers
v0x15b6cbb00_0 .net "vld", 0 0, L_0x13b81b6c0;  alias, 1 drivers
L_0x13b81b7a0 .part L_0x13b81bb00, 1, 1;
L_0x13b81b930 .part L_0x13b81bb00, 0, 1;
S_0x15b6cb2f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6caf10;
 .timescale -9 -12;
L_0x13b81b880 .functor NOT 1, L_0x13b81b7a0, C4<0>, C4<0>, C4<0>;
L_0x13b81b9d0 .functor AND 1, L_0x13b81b880, L_0x13b81b930, C4<1>, C4<1>;
v0x15b6cb4b0_0 .net *"_ivl_2", 0 0, L_0x13b81b7a0;  1 drivers
v0x15b6cb570_0 .net *"_ivl_3", 0 0, L_0x13b81b880;  1 drivers
v0x15b6cb610_0 .net *"_ivl_5", 0 0, L_0x13b81b930;  1 drivers
L_0x13b81b6c0 .reduce/or L_0x13b81bb00;
S_0x15b6cb6a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6caf10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6cb6a0
v0x15b6cb8f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6cb8f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6cb8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.308 ;
    %load/vec4 v0x15b6cb8f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.309, 5;
    %load/vec4 v0x15b6cb8f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6cb8f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.308;
T_144.309 ;
    %end;
S_0x15b6cc100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c9cd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6cc100
v0x15b6cc350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6cc350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6cc350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.310 ;
    %load/vec4 v0x15b6cc350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.311, 5;
    %load/vec4 v0x15b6cc350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6cc350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.310;
T_145.311 ;
    %end;
S_0x15b6ccb70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c6e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ccb70
v0x15b6ccdc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x15b6ccdc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ccdc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.312 ;
    %load/vec4 v0x15b6ccdc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.313, 5;
    %load/vec4 v0x15b6ccdc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ccdc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.312;
T_146.313 ;
    %end;
S_0x15b6cd0e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6c6c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6cd2b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x15b6cd2f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x15b6d3170_0 .net "in", 7 0, L_0x13b81b5e0;  1 drivers
v0x15b6d3230_0 .net "out", 2 0, L_0x13b81b480;  alias, 1 drivers
v0x15b6d32e0_0 .net "vld", 0 0, L_0x13b81b1d0;  alias, 1 drivers
L_0x13b81a1c0 .part L_0x13b81b5e0, 0, 4;
L_0x13b81b0f0 .part L_0x13b81b5e0, 4, 4;
S_0x15b6cd4c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6cd0e0;
 .timescale -9 -12;
L_0x13b81b1d0 .functor OR 1, L_0x13b819db0, L_0x13b81ace0, C4<0>, C4<0>;
L_0x148042578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d2970_0 .net/2u *"_ivl_4", 0 0, L_0x148042578;  1 drivers
v0x15b6d2a30_0 .net *"_ivl_6", 2 0, L_0x13b81b280;  1 drivers
v0x15b6d2ad0_0 .net *"_ivl_8", 2 0, L_0x13b81b360;  1 drivers
v0x15b6d2b80_0 .net "out_h", 1 0, L_0x13b81af90;  1 drivers
v0x15b6d2c40_0 .net "out_l", 1 0, L_0x13b81a060;  1 drivers
v0x15b6d2d10_0 .net "out_vh", 0 0, L_0x13b81ace0;  1 drivers
v0x15b6d2dc0_0 .net "out_vl", 0 0, L_0x13b819db0;  1 drivers
L_0x13b81b280 .concat [ 2 1 0 0], L_0x13b81af90, L_0x148042578;
L_0x13b81b360 .concat [ 2 1 0 0], L_0x13b81a060, L_0x13b819db0;
L_0x13b81b480 .functor MUXZ 3, L_0x13b81b360, L_0x13b81b280, L_0x13b81ace0, C4<>;
S_0x15b6cd680 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6cd4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6cd370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6cd3b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6cfd60_0 .net "in", 3 0, L_0x13b81b0f0;  1 drivers
v0x15b6cfe20_0 .net "out", 1 0, L_0x13b81af90;  alias, 1 drivers
v0x15b6cfed0_0 .net "vld", 0 0, L_0x13b81ace0;  alias, 1 drivers
L_0x13b81a6a0 .part L_0x13b81b0f0, 0, 2;
L_0x13b81abc0 .part L_0x13b81b0f0, 2, 2;
S_0x15b6cda00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6cd680;
 .timescale -9 -12;
L_0x13b81ace0 .functor OR 1, L_0x13b81a260, L_0x13b81a7c0, C4<0>, C4<0>;
L_0x148042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6cf560_0 .net/2u *"_ivl_4", 0 0, L_0x148042530;  1 drivers
v0x15b6cf620_0 .net *"_ivl_6", 1 0, L_0x13b81ad90;  1 drivers
v0x15b6cf6c0_0 .net *"_ivl_8", 1 0, L_0x13b81ae70;  1 drivers
v0x15b6cf770_0 .net "out_h", 0 0, L_0x13b81aa90;  1 drivers
v0x15b6cf830_0 .net "out_l", 0 0, L_0x13b81a570;  1 drivers
v0x15b6cf900_0 .net "out_vh", 0 0, L_0x13b81a7c0;  1 drivers
v0x15b6cf9b0_0 .net "out_vl", 0 0, L_0x13b81a260;  1 drivers
L_0x13b81ad90 .concat [ 1 1 0 0], L_0x13b81aa90, L_0x148042530;
L_0x13b81ae70 .concat [ 1 1 0 0], L_0x13b81a570, L_0x13b81a260;
L_0x13b81af90 .functor MUXZ 2, L_0x13b81ae70, L_0x13b81ad90, L_0x13b81a7c0, C4<>;
S_0x15b6cdbd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6cda00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6cd890 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6cd8d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6ce600_0 .net "in", 1 0, L_0x13b81abc0;  1 drivers
v0x15b6ce6c0_0 .net "out", 0 0, L_0x13b81aa90;  alias, 1 drivers
v0x15b6ce770_0 .net "vld", 0 0, L_0x13b81a7c0;  alias, 1 drivers
L_0x13b81a860 .part L_0x13b81abc0, 1, 1;
L_0x13b81a9f0 .part L_0x13b81abc0, 0, 1;
S_0x15b6cdf50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6cdbd0;
 .timescale -9 -12;
L_0x13b81a940 .functor NOT 1, L_0x13b81a860, C4<0>, C4<0>, C4<0>;
L_0x13b81aa90 .functor AND 1, L_0x13b81a940, L_0x13b81a9f0, C4<1>, C4<1>;
v0x15b6ce120_0 .net *"_ivl_2", 0 0, L_0x13b81a860;  1 drivers
v0x15b6ce1e0_0 .net *"_ivl_3", 0 0, L_0x13b81a940;  1 drivers
v0x15b6ce280_0 .net *"_ivl_5", 0 0, L_0x13b81a9f0;  1 drivers
L_0x13b81a7c0 .reduce/or L_0x13b81abc0;
S_0x15b6ce310 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6cdbd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6ce310
v0x15b6ce560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x15b6ce560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6ce560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.314 ;
    %load/vec4 v0x15b6ce560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.315, 5;
    %load/vec4 v0x15b6ce560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6ce560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.314;
T_147.315 ;
    %end;
S_0x15b6ce870 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6cda00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6cea40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6cea80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6cf2f0_0 .net "in", 1 0, L_0x13b81a6a0;  1 drivers
v0x15b6cf3b0_0 .net "out", 0 0, L_0x13b81a570;  alias, 1 drivers
v0x15b6cf460_0 .net "vld", 0 0, L_0x13b81a260;  alias, 1 drivers
L_0x13b81a340 .part L_0x13b81a6a0, 1, 1;
L_0x13b81a4d0 .part L_0x13b81a6a0, 0, 1;
S_0x15b6cec50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6ce870;
 .timescale -9 -12;
L_0x13b81a420 .functor NOT 1, L_0x13b81a340, C4<0>, C4<0>, C4<0>;
L_0x13b81a570 .functor AND 1, L_0x13b81a420, L_0x13b81a4d0, C4<1>, C4<1>;
v0x15b6cee10_0 .net *"_ivl_2", 0 0, L_0x13b81a340;  1 drivers
v0x15b6ceed0_0 .net *"_ivl_3", 0 0, L_0x13b81a420;  1 drivers
v0x15b6cef70_0 .net *"_ivl_5", 0 0, L_0x13b81a4d0;  1 drivers
L_0x13b81a260 .reduce/or L_0x13b81a6a0;
S_0x15b6cf000 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6ce870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6cf000
v0x15b6cf250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x15b6cf250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6cf250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.316 ;
    %load/vec4 v0x15b6cf250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.317, 5;
    %load/vec4 v0x15b6cf250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6cf250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.316;
T_148.317 ;
    %end;
S_0x15b6cfa60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6cd680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6cfa60
v0x15b6cfcb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6cfcb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6cfcb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.318 ;
    %load/vec4 v0x15b6cfcb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.319, 5;
    %load/vec4 v0x15b6cfcb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6cfcb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.318;
T_149.319 ;
    %end;
S_0x15b6cffd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6cd4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6d01a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x15b6d01e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x15b6d2700_0 .net "in", 3 0, L_0x13b81a1c0;  1 drivers
v0x15b6d27c0_0 .net "out", 1 0, L_0x13b81a060;  alias, 1 drivers
v0x15b6d2870_0 .net "vld", 0 0, L_0x13b819db0;  alias, 1 drivers
L_0x13b819770 .part L_0x13b81a1c0, 0, 2;
L_0x13b819c90 .part L_0x13b81a1c0, 2, 2;
S_0x15b6d03b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x15b6cffd0;
 .timescale -9 -12;
L_0x13b819db0 .functor OR 1, L_0x13b819330, L_0x13b819890, C4<0>, C4<0>;
L_0x1480424e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d1f00_0 .net/2u *"_ivl_4", 0 0, L_0x1480424e8;  1 drivers
v0x15b6d1fc0_0 .net *"_ivl_6", 1 0, L_0x13b819e60;  1 drivers
v0x15b6d2060_0 .net *"_ivl_8", 1 0, L_0x13b819f40;  1 drivers
v0x15b6d2110_0 .net "out_h", 0 0, L_0x13b819b60;  1 drivers
v0x15b6d21d0_0 .net "out_l", 0 0, L_0x13b819640;  1 drivers
v0x15b6d22a0_0 .net "out_vh", 0 0, L_0x13b819890;  1 drivers
v0x15b6d2350_0 .net "out_vl", 0 0, L_0x13b819330;  1 drivers
L_0x13b819e60 .concat [ 1 1 0 0], L_0x13b819b60, L_0x1480424e8;
L_0x13b819f40 .concat [ 1 1 0 0], L_0x13b819640, L_0x13b819330;
L_0x13b81a060 .functor MUXZ 2, L_0x13b819f40, L_0x13b819e60, L_0x13b819890, C4<>;
S_0x15b6d0570 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x15b6d03b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6d0260 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6d02a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6d0fa0_0 .net "in", 1 0, L_0x13b819c90;  1 drivers
v0x15b6d1060_0 .net "out", 0 0, L_0x13b819b60;  alias, 1 drivers
v0x15b6d1110_0 .net "vld", 0 0, L_0x13b819890;  alias, 1 drivers
L_0x13b819930 .part L_0x13b819c90, 1, 1;
L_0x13b819ac0 .part L_0x13b819c90, 0, 1;
S_0x15b6d08f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6d0570;
 .timescale -9 -12;
L_0x13b819a10 .functor NOT 1, L_0x13b819930, C4<0>, C4<0>, C4<0>;
L_0x13b819b60 .functor AND 1, L_0x13b819a10, L_0x13b819ac0, C4<1>, C4<1>;
v0x15b6d0ac0_0 .net *"_ivl_2", 0 0, L_0x13b819930;  1 drivers
v0x15b6d0b80_0 .net *"_ivl_3", 0 0, L_0x13b819a10;  1 drivers
v0x15b6d0c20_0 .net *"_ivl_5", 0 0, L_0x13b819ac0;  1 drivers
L_0x13b819890 .reduce/or L_0x13b819c90;
S_0x15b6d0cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6d0570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d0cb0
v0x15b6d0f00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x15b6d0f00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d0f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.320 ;
    %load/vec4 v0x15b6d0f00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.321, 5;
    %load/vec4 v0x15b6d0f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d0f00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.320;
T_150.321 ;
    %end;
S_0x15b6d1210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x15b6d03b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x15b6d13e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x15b6d1420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x15b6d1c90_0 .net "in", 1 0, L_0x13b819770;  1 drivers
v0x15b6d1d50_0 .net "out", 0 0, L_0x13b819640;  alias, 1 drivers
v0x15b6d1e00_0 .net "vld", 0 0, L_0x13b819330;  alias, 1 drivers
L_0x13b819410 .part L_0x13b819770, 1, 1;
L_0x13b8195a0 .part L_0x13b819770, 0, 1;
S_0x15b6d15f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x15b6d1210;
 .timescale -9 -12;
L_0x13b8194f0 .functor NOT 1, L_0x13b819410, C4<0>, C4<0>, C4<0>;
L_0x13b819640 .functor AND 1, L_0x13b8194f0, L_0x13b8195a0, C4<1>, C4<1>;
v0x15b6d17b0_0 .net *"_ivl_2", 0 0, L_0x13b819410;  1 drivers
v0x15b6d1870_0 .net *"_ivl_3", 0 0, L_0x13b8194f0;  1 drivers
v0x15b6d1910_0 .net *"_ivl_5", 0 0, L_0x13b8195a0;  1 drivers
L_0x13b819330 .reduce/or L_0x13b819770;
S_0x15b6d19a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6d1210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d19a0
v0x15b6d1bf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6d1bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d1bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.322 ;
    %load/vec4 v0x15b6d1bf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.323, 5;
    %load/vec4 v0x15b6d1bf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d1bf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.322;
T_151.323 ;
    %end;
S_0x15b6d2400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6cffd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d2400
v0x15b6d2650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x15b6d2650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d2650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.324 ;
    %load/vec4 v0x15b6d2650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.325, 5;
    %load/vec4 v0x15b6d2650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d2650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.324;
T_152.325 ;
    %end;
S_0x15b6d2e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6cd0e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d2e70
v0x15b6d30c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x15b6d30c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d30c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.326 ;
    %load/vec4 v0x15b6d30c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.327, 5;
    %load/vec4 v0x15b6d30c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d30c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.326;
T_153.327 ;
    %end;
S_0x15b6d38e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x15b6c68e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d38e0
v0x15b6d3b30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x15b6d3b30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d3b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.328 ;
    %load/vec4 v0x15b6d3b30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.329, 5;
    %load/vec4 v0x15b6d3b30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d3b30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.328;
T_154.329 ;
    %end;
S_0x15b6d3e50 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x15b6c6530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x15b6d3e50
v0x15b6d40b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x15b6d40b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x15b6d40b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.330 ;
    %load/vec4 v0x15b6d40b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.331, 5;
    %load/vec4 v0x15b6d40b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x15b6d40b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.330;
T_155.331 ;
    %end;
S_0x15b6d50e0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15b6d53a0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x148042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d5960_0 .net/2u *"_ivl_0", 0 0, L_0x148042b18;  1 drivers
L_0x148042b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15b6d5a20_0 .net/2u *"_ivl_4", 0 0, L_0x148042b60;  1 drivers
v0x15b6d5ac0_0 .net "a", 6 0, L_0x13b8216e0;  1 drivers
v0x15b6d5b70_0 .net "ain", 7 0, L_0x13b8213a0;  1 drivers
v0x15b6d5c30_0 .net "b", 6 0, L_0x13b8209e0;  1 drivers
v0x15b6d5d10_0 .net "bin", 7 0, L_0x13b8214c0;  1 drivers
v0x15b6d5db0_0 .net "c", 7 0, L_0x13b8215e0;  alias, 1 drivers
L_0x13b8213a0 .concat [ 7 1 0 0], L_0x13b8216e0, L_0x148042b18;
L_0x13b8214c0 .concat [ 7 1 0 0], L_0x13b8209e0, L_0x148042b60;
S_0x15b6d54b0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x15b6d50e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x15b6d5670 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x15b6d5420_0 .net "a", 7 0, L_0x13b8213a0;  alias, 1 drivers
v0x15b6d57a0_0 .net "b", 7 0, L_0x13b8214c0;  alias, 1 drivers
v0x15b6d5850_0 .net "c", 7 0, L_0x13b8215e0;  alias, 1 drivers
L_0x13b8215e0 .arith/sub 8, L_0x13b8213a0, L_0x13b8214c0;
S_0x15b6d5ea0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x15b69a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x15b6d6060 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x15b6d60a0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x13b82a680 .functor NOT 7, L_0x13b82b1a0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x13b82aa10 .functor NOT 1, L_0x13b82a970, C4<0>, C4<0>, C4<0>;
L_0x13b82ac40 .functor OR 1, L_0x13b82aa10, L_0x13b82ab60, C4<0>, C4<0>;
v0x15b6d6710_0 .net *"_ivl_10", 0 0, L_0x13b82aa10;  1 drivers
v0x15b6d67c0_0 .net *"_ivl_13", 1 0, L_0x13b82aa80;  1 drivers
v0x15b6d6870_0 .net *"_ivl_15", 0 0, L_0x13b82ab60;  1 drivers
v0x15b6d6920_0 .net *"_ivl_17", 0 0, L_0x13b82ac40;  1 drivers
v0x15b6d69c0_0 .net *"_ivl_19", 3 0, L_0x13b82ad30;  1 drivers
L_0x1480432f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x15b6d6ab0_0 .net/2u *"_ivl_20", 3 0, L_0x1480432f8;  1 drivers
v0x15b6d6b60_0 .net *"_ivl_22", 3 0, L_0x13b82ae10;  1 drivers
v0x15b6d6c10_0 .net *"_ivl_25", 3 0, L_0x13b82af50;  1 drivers
v0x15b6d6cc0_0 .net *"_ivl_5", 0 0, L_0x13b82a770;  1 drivers
v0x15b6d6dd0_0 .net *"_ivl_9", 0 0, L_0x13b82a970;  1 drivers
v0x15b6d6e80_0 .net "e_o", 1 0, L_0x13b82a090;  alias, 1 drivers
v0x15b6d6f30_0 .net "exp_o", 6 0, L_0x13b82b1a0;  1 drivers
v0x15b6d6fe0_0 .net "exp_oN", 6 0, L_0x13b82a810;  1 drivers
v0x15b6d7090_0 .net "exp_oN_tmp", 6 0, L_0x13b82a130;  1 drivers
v0x15b6d7150_0 .net "r_o", 3 0, L_0x13b82b0c0;  alias, 1 drivers
L_0x13b82a090 .part L_0x13b82b1a0, 0, 2;
L_0x13b82a770 .part L_0x13b82b1a0, 6, 1;
L_0x13b82a810 .functor MUXZ 7, L_0x13b82b1a0, L_0x13b82a130, L_0x13b82a770, C4<>;
L_0x13b82a970 .part L_0x13b82b1a0, 6, 1;
L_0x13b82aa80 .part L_0x13b82a810, 0, 2;
L_0x13b82ab60 .reduce/or L_0x13b82aa80;
L_0x13b82ad30 .part L_0x13b82a810, 2, 4;
L_0x13b82ae10 .arith/sum 4, L_0x13b82ad30, L_0x1480432f8;
L_0x13b82af50 .part L_0x13b82a810, 2, 4;
L_0x13b82b0c0 .functor MUXZ 4, L_0x13b82af50, L_0x13b82ae10, L_0x13b82ac40, C4<>;
S_0x15b6d6270 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x15b6d5ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x15b6d6440 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x1480432b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x15b6d64c0_0 .net/2u *"_ivl_0", 6 0, L_0x1480432b0;  1 drivers
v0x15b6d6580_0 .net "a", 6 0, L_0x13b82a680;  1 drivers
v0x15b6d6620_0 .net "c", 6 0, L_0x13b82a130;  alias, 1 drivers
L_0x13b82a130 .arith/sum 7, L_0x13b82a680, L_0x1480432b0;
S_0x15b6dc700 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x15b619370;
 .timescale -9 -12;
v0x15b6dc940_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x15b6dc700
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x15b6dc940_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x15b619370;
T_157 ;
    %wait E_0x15b614e00;
    %load/vec4 v0x15b6dca60_0;
    %store/vec4 v0x15b6998a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15b6996e0;
    %load/vec4 v0x15b6dcaf0_0;
    %store/vec4 v0x15b6998a0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x15b6996e0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x15b69a040_0, 0, 32;
    %store/vec4 v0x15b699df0_0, 0, 32;
    %store/vec4 v0x15b699d30_0, 0, 32;
    %store/vec4 v0x15b699c80_0, 0, 32;
    %store/vec4 v0x15b699bc0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x15b699a00;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15b6dd1a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x15b6dcdf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15b6dd6f0_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b6dd1a0_0, 0, 1;
    %load/vec4 v0x15b6dcd10_0;
    %store/vec4 v0x15b6dd6f0_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x15b6dcd10_0;
    %store/vec4 v0x15b6dd2c0_0, 0, 32;
    %load/vec4 v0x15b6dcd10_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15b698be0_0, 0, 32;
    %store/vec4 v0x15b698a40_0, 0, 32;
    %store/vec4 v0x15b6988f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15b698670;
    %store/vec4 v0x15b6dd230_0, 0, 7;
    %load/vec4 v0x15b6dd1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x15b6dd6f0_0;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15b698be0_0, 0, 32;
    %store/vec4 v0x15b698a40_0, 0, 32;
    %store/vec4 v0x15b6988f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15b698670;
    %store/vec4 v0x15b6dd560_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x15b6dd6f0_0;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x15b698be0_0, 0, 32;
    %store/vec4 v0x15b698a40_0, 0, 32;
    %store/vec4 v0x15b6988f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x15b698670;
    %store/vec4 v0x15b6dd560_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x15b6dd560_0;
    %load/vec4 v0x15b6dd230_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b6dd230_0;
    %pad/u 32;
    %load/vec4 v0x15b6dd560_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15b6dcea0_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x15b6dd560_0;
    %pad/u 32;
    %load/vec4 v0x15b6dd230_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x15b6dcea0_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x15b619080;
T_158 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15b619080 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x15b6dda00_0, 0, 32;
    %load/vec4 v0x15b6dda00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_158.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_158.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b6dda90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b6dd850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15b6dd8e0_0, 0, 32;
T_158.2 ;
    %vpi_func 2 74 "$feof" 32, v0x15b6dda00_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_158.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x15b6dda00_0, "%h %h\012", v0x15b6dd850_0, v0x15b6dd8e0_0 {0 0 0};
    %store/vec4 v0x15b6ddbf0_0, 0, 32;
    %load/vec4 v0x15b6ddbf0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_158.4, 4;
    %load/vec4 v0x15b6dda90_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_158.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | fault=%b  mode=%b", v0x15b6dda90_0, v0x15b6dd850_0, v0x15b6dd8e0_0, v0x15b6ddd40_0, &PV<v0x15b6ddf00_0, 0, 16>, v0x15b6dd970_0, v0x15b6ddb60_0 {0 0 0};
    %load/vec4 v0x15b6dda90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15b6dda90_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %vpi_call 2 90 "$fclose", v0x15b6dda00_0 {0 0 0};
    %vpi_call 2 91 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x15b6dda90_0 {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
