#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b892c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b89450 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b957f0 .functor NOT 1, L_0x1bc0f70, C4<0>, C4<0>, C4<0>;
L_0x1bc0cd0 .functor XOR 1, L_0x1bc0b70, L_0x1bc0c30, C4<0>, C4<0>;
L_0x1bc0e60 .functor XOR 1, L_0x1bc0cd0, L_0x1bc0d90, C4<0>, C4<0>;
v0x1bbca70_0 .net *"_ivl_10", 0 0, L_0x1bc0d90;  1 drivers
v0x1bbcb70_0 .net *"_ivl_12", 0 0, L_0x1bc0e60;  1 drivers
v0x1bbcc50_0 .net *"_ivl_2", 0 0, L_0x1bbf630;  1 drivers
v0x1bbcd10_0 .net *"_ivl_4", 0 0, L_0x1bc0b70;  1 drivers
v0x1bbcdf0_0 .net *"_ivl_6", 0 0, L_0x1bc0c30;  1 drivers
v0x1bbcf20_0 .net *"_ivl_8", 0 0, L_0x1bc0cd0;  1 drivers
v0x1bbd000_0 .var "clk", 0 0;
v0x1bbd0a0_0 .net "f_dut", 0 0, L_0x1bc0a10;  1 drivers
v0x1bbd140_0 .net "f_ref", 0 0, L_0x1bbe110;  1 drivers
v0x1bbd1e0_0 .var/2u "stats1", 159 0;
v0x1bbd280_0 .var/2u "strobe", 0 0;
v0x1bbd320_0 .net "tb_match", 0 0, L_0x1bc0f70;  1 drivers
v0x1bbd3e0_0 .net "tb_mismatch", 0 0, L_0x1b957f0;  1 drivers
v0x1bbd4a0_0 .net "wavedrom_enable", 0 0, v0x1bb9ca0_0;  1 drivers
v0x1bbd540_0 .net "wavedrom_title", 511 0, v0x1bb9d60_0;  1 drivers
v0x1bbd610_0 .net "x1", 0 0, v0x1bb9e20_0;  1 drivers
v0x1bbd6b0_0 .net "x2", 0 0, v0x1bb9ec0_0;  1 drivers
v0x1bbd750_0 .net "x3", 0 0, v0x1bb9fb0_0;  1 drivers
L_0x1bbf630 .concat [ 1 0 0 0], L_0x1bbe110;
L_0x1bc0b70 .concat [ 1 0 0 0], L_0x1bbe110;
L_0x1bc0c30 .concat [ 1 0 0 0], L_0x1bc0a10;
L_0x1bc0d90 .concat [ 1 0 0 0], L_0x1bbe110;
L_0x1bc0f70 .cmp/eeq 1, L_0x1bbf630, L_0x1bc0e60;
S_0x1b895e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1b89450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1b74e70 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1b89d00 .functor AND 1, L_0x1b74e70, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1b95860 .functor NOT 1, v0x1bb9e20_0, C4<0>, C4<0>, C4<0>;
L_0x1bbd9f0 .functor AND 1, L_0x1b89d00, L_0x1b95860, C4<1>, C4<1>;
L_0x1bbdac0 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbdb30 .functor AND 1, L_0x1bbdac0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bbdbe0 .functor AND 1, L_0x1bbdb30, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bbdca0 .functor OR 1, L_0x1bbd9f0, L_0x1bbdbe0, C4<0>, C4<0>;
L_0x1bbde00 .functor NOT 1, v0x1bb9ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbde70 .functor AND 1, v0x1bb9fb0_0, L_0x1bbde00, C4<1>, C4<1>;
L_0x1bbdf90 .functor AND 1, L_0x1bbde70, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bbe000 .functor OR 1, L_0x1bbdca0, L_0x1bbdf90, C4<0>, C4<0>;
L_0x1bbe180 .functor AND 1, v0x1bb9fb0_0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bbe1f0 .functor AND 1, L_0x1bbe180, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bbe110 .functor OR 1, L_0x1bbe000, L_0x1bbe1f0, C4<0>, C4<0>;
v0x1b95a60_0 .net *"_ivl_0", 0 0, L_0x1b74e70;  1 drivers
v0x1b95b00_0 .net *"_ivl_10", 0 0, L_0x1bbdb30;  1 drivers
v0x1b74ee0_0 .net *"_ivl_12", 0 0, L_0x1bbdbe0;  1 drivers
v0x1bb8600_0 .net *"_ivl_14", 0 0, L_0x1bbdca0;  1 drivers
v0x1bb86e0_0 .net *"_ivl_16", 0 0, L_0x1bbde00;  1 drivers
v0x1bb8810_0 .net *"_ivl_18", 0 0, L_0x1bbde70;  1 drivers
v0x1bb88f0_0 .net *"_ivl_2", 0 0, L_0x1b89d00;  1 drivers
v0x1bb89d0_0 .net *"_ivl_20", 0 0, L_0x1bbdf90;  1 drivers
v0x1bb8ab0_0 .net *"_ivl_22", 0 0, L_0x1bbe000;  1 drivers
v0x1bb8c20_0 .net *"_ivl_24", 0 0, L_0x1bbe180;  1 drivers
v0x1bb8d00_0 .net *"_ivl_26", 0 0, L_0x1bbe1f0;  1 drivers
v0x1bb8de0_0 .net *"_ivl_4", 0 0, L_0x1b95860;  1 drivers
v0x1bb8ec0_0 .net *"_ivl_6", 0 0, L_0x1bbd9f0;  1 drivers
v0x1bb8fa0_0 .net *"_ivl_8", 0 0, L_0x1bbdac0;  1 drivers
v0x1bb9080_0 .net "f", 0 0, L_0x1bbe110;  alias, 1 drivers
v0x1bb9140_0 .net "x1", 0 0, v0x1bb9e20_0;  alias, 1 drivers
v0x1bb9200_0 .net "x2", 0 0, v0x1bb9ec0_0;  alias, 1 drivers
v0x1bb92c0_0 .net "x3", 0 0, v0x1bb9fb0_0;  alias, 1 drivers
S_0x1bb9400 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1b89450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1bb9be0_0 .net "clk", 0 0, v0x1bbd000_0;  1 drivers
v0x1bb9ca0_0 .var "wavedrom_enable", 0 0;
v0x1bb9d60_0 .var "wavedrom_title", 511 0;
v0x1bb9e20_0 .var "x1", 0 0;
v0x1bb9ec0_0 .var "x2", 0 0;
v0x1bb9fb0_0 .var "x3", 0 0;
E_0x1b841a0/0 .event negedge, v0x1bb9be0_0;
E_0x1b841a0/1 .event posedge, v0x1bb9be0_0;
E_0x1b841a0 .event/or E_0x1b841a0/0, E_0x1b841a0/1;
E_0x1b83f30 .event negedge, v0x1bb9be0_0;
E_0x1b6e9f0 .event posedge, v0x1bb9be0_0;
S_0x1bb96e0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1bb9400;
 .timescale -12 -12;
v0x1bb98e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bb99e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1bb9400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bba0b0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1b89450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1bbe420 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbe5a0 .functor NOT 1, v0x1bb9ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbe740 .functor AND 1, L_0x1bbe420, L_0x1bbe5a0, C4<1>, C4<1>;
L_0x1bbe850 .functor NOT 1, v0x1bb9e20_0, C4<0>, C4<0>, C4<0>;
L_0x1bbea00 .functor AND 1, L_0x1bbe740, L_0x1bbe850, C4<1>, C4<1>;
L_0x1bbeb10 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbebc0 .functor NOT 1, v0x1bb9ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbec30 .functor AND 1, L_0x1bbeb10, L_0x1bbebc0, C4<1>, C4<1>;
L_0x1bbed90 .functor AND 1, L_0x1bbec30, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bbee50 .functor OR 1, L_0x1bbea00, L_0x1bbed90, C4<0>, C4<0>;
L_0x1bbefc0 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbf030 .functor AND 1, L_0x1bbefc0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bbf110 .functor NOT 1, v0x1bb9e20_0, C4<0>, C4<0>, C4<0>;
L_0x1bbf180 .functor AND 1, L_0x1bbf030, L_0x1bbf110, C4<1>, C4<1>;
L_0x1bbf0a0 .functor OR 1, L_0x1bbee50, L_0x1bbf180, C4<0>, C4<0>;
L_0x1bbf3b0 .functor NOT 1, v0x1bb9fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbf4b0 .functor AND 1, L_0x1bbf3b0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bbf570 .functor AND 1, L_0x1bbf4b0, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bbf6d0 .functor OR 1, L_0x1bbf0a0, L_0x1bbf570, C4<0>, C4<0>;
L_0x1bbf7e0 .functor NOT 1, v0x1bb9ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbf900 .functor AND 1, v0x1bb9fb0_0, L_0x1bbf7e0, C4<1>, C4<1>;
L_0x1bbf9c0 .functor NOT 1, v0x1bb9e20_0, C4<0>, C4<0>, C4<0>;
L_0x1bbfaf0 .functor AND 1, L_0x1bbf900, L_0x1bbf9c0, C4<1>, C4<1>;
L_0x1bbfc00 .functor OR 1, L_0x1bbf6d0, L_0x1bbfaf0, C4<0>, C4<0>;
L_0x1bbfde0 .functor NOT 1, v0x1bb9ec0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbfe50 .functor AND 1, v0x1bb9fb0_0, L_0x1bbfde0, C4<1>, C4<1>;
L_0x1bbfff0 .functor AND 1, L_0x1bbfe50, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bc00b0 .functor OR 1, L_0x1bbfc00, L_0x1bbfff0, C4<0>, C4<0>;
L_0x1bc02b0 .functor AND 1, v0x1bb9fb0_0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bc0320 .functor NOT 1, v0x1bb9e20_0, C4<0>, C4<0>, C4<0>;
L_0x1bc0490 .functor AND 1, L_0x1bc02b0, L_0x1bc0320, C4<1>, C4<1>;
L_0x1bc05a0 .functor OR 1, L_0x1bc00b0, L_0x1bc0490, C4<0>, C4<0>;
L_0x1bc07c0 .functor AND 1, v0x1bb9fb0_0, v0x1bb9ec0_0, C4<1>, C4<1>;
L_0x1bc0830 .functor AND 1, L_0x1bc07c0, v0x1bb9e20_0, C4<1>, C4<1>;
L_0x1bc0a10 .functor OR 1, L_0x1bc05a0, L_0x1bc0830, C4<0>, C4<0>;
v0x1bba2c0_0 .net *"_ivl_0", 0 0, L_0x1bbe420;  1 drivers
v0x1bba3a0_0 .net *"_ivl_10", 0 0, L_0x1bbeb10;  1 drivers
v0x1bba480_0 .net *"_ivl_12", 0 0, L_0x1bbebc0;  1 drivers
v0x1bba570_0 .net *"_ivl_14", 0 0, L_0x1bbec30;  1 drivers
v0x1bba650_0 .net *"_ivl_16", 0 0, L_0x1bbed90;  1 drivers
v0x1bba780_0 .net *"_ivl_18", 0 0, L_0x1bbee50;  1 drivers
v0x1bba860_0 .net *"_ivl_2", 0 0, L_0x1bbe5a0;  1 drivers
v0x1bba940_0 .net *"_ivl_20", 0 0, L_0x1bbefc0;  1 drivers
v0x1bbaa20_0 .net *"_ivl_22", 0 0, L_0x1bbf030;  1 drivers
v0x1bbab90_0 .net *"_ivl_24", 0 0, L_0x1bbf110;  1 drivers
v0x1bbac70_0 .net *"_ivl_26", 0 0, L_0x1bbf180;  1 drivers
v0x1bbad50_0 .net *"_ivl_28", 0 0, L_0x1bbf0a0;  1 drivers
v0x1bbae30_0 .net *"_ivl_30", 0 0, L_0x1bbf3b0;  1 drivers
v0x1bbaf10_0 .net *"_ivl_32", 0 0, L_0x1bbf4b0;  1 drivers
v0x1bbaff0_0 .net *"_ivl_34", 0 0, L_0x1bbf570;  1 drivers
v0x1bbb0d0_0 .net *"_ivl_36", 0 0, L_0x1bbf6d0;  1 drivers
v0x1bbb1b0_0 .net *"_ivl_38", 0 0, L_0x1bbf7e0;  1 drivers
v0x1bbb3a0_0 .net *"_ivl_4", 0 0, L_0x1bbe740;  1 drivers
v0x1bbb480_0 .net *"_ivl_40", 0 0, L_0x1bbf900;  1 drivers
v0x1bbb560_0 .net *"_ivl_42", 0 0, L_0x1bbf9c0;  1 drivers
v0x1bbb640_0 .net *"_ivl_44", 0 0, L_0x1bbfaf0;  1 drivers
v0x1bbb720_0 .net *"_ivl_46", 0 0, L_0x1bbfc00;  1 drivers
v0x1bbb800_0 .net *"_ivl_48", 0 0, L_0x1bbfde0;  1 drivers
v0x1bbb8e0_0 .net *"_ivl_50", 0 0, L_0x1bbfe50;  1 drivers
v0x1bbb9c0_0 .net *"_ivl_52", 0 0, L_0x1bbfff0;  1 drivers
v0x1bbbaa0_0 .net *"_ivl_54", 0 0, L_0x1bc00b0;  1 drivers
v0x1bbbb80_0 .net *"_ivl_56", 0 0, L_0x1bc02b0;  1 drivers
v0x1bbbc60_0 .net *"_ivl_58", 0 0, L_0x1bc0320;  1 drivers
v0x1bbbd40_0 .net *"_ivl_6", 0 0, L_0x1bbe850;  1 drivers
v0x1bbbe20_0 .net *"_ivl_60", 0 0, L_0x1bc0490;  1 drivers
v0x1bbbf00_0 .net *"_ivl_62", 0 0, L_0x1bc05a0;  1 drivers
v0x1bbbfe0_0 .net *"_ivl_64", 0 0, L_0x1bc07c0;  1 drivers
v0x1bbc0c0_0 .net *"_ivl_66", 0 0, L_0x1bc0830;  1 drivers
v0x1bbc3b0_0 .net *"_ivl_8", 0 0, L_0x1bbea00;  1 drivers
v0x1bbc490_0 .net "f", 0 0, L_0x1bc0a10;  alias, 1 drivers
v0x1bbc550_0 .net "x1", 0 0, v0x1bb9e20_0;  alias, 1 drivers
v0x1bbc5f0_0 .net "x2", 0 0, v0x1bb9ec0_0;  alias, 1 drivers
v0x1bbc6e0_0 .net "x3", 0 0, v0x1bb9fb0_0;  alias, 1 drivers
S_0x1bbc850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1b89450;
 .timescale -12 -12;
E_0x1b843f0 .event anyedge, v0x1bbd280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bbd280_0;
    %nor/r;
    %assign/vec4 v0x1bbd280_0, 0;
    %wait E_0x1b843f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bb9400;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bb9e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb9ec0_0, 0;
    %assign/vec4 v0x1bb9fb0_0, 0;
    %wait E_0x1b83f30;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b6e9f0;
    %load/vec4 v0x1bb9fb0_0;
    %load/vec4 v0x1bb9ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1bb9e20_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bb9e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb9ec0_0, 0;
    %assign/vec4 v0x1bb9fb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1b83f30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bb99e0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b841a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1bb9e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bb9ec0_0, 0;
    %assign/vec4 v0x1bb9fb0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b89450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbd000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bbd280_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b89450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bbd000_0;
    %inv;
    %store/vec4 v0x1bbd000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b89450;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bb9be0_0, v0x1bbd3e0_0, v0x1bbd750_0, v0x1bbd6b0_0, v0x1bbd610_0, v0x1bbd140_0, v0x1bbd0a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b89450;
T_7 ;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b89450;
T_8 ;
    %wait E_0x1b841a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bbd1e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbd1e0_0, 4, 32;
    %load/vec4 v0x1bbd320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbd1e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bbd1e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbd1e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1bbd140_0;
    %load/vec4 v0x1bbd140_0;
    %load/vec4 v0x1bbd0a0_0;
    %xor;
    %load/vec4 v0x1bbd140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbd1e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1bbd1e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bbd1e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/truthtable1/iter1/response3/top_module.sv";
