Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 18 22:28:47 2024
| Host         : big16.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_timing_summary -file ./vivado_output/post_synth_timing_summary_report.txt
| Design       : RiscvSystem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.412      -43.140                     32                 3307        0.045        0.000                      0                 3307        3.000        0.000                       0                  1530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_100MHz          {0.000 5.000}      10.000          100.000         
  clk_mem_clk_wiz_0   {19.231 57.692}    76.923          13.000          
  clk_proc_clk_wiz_0  {0.000 38.462}     76.923          13.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100MHz                                                                                                                                                            3.000        0.000                       0                     1  
  clk_mem_clk_wiz_0        24.567        0.000                      0                 1051        0.045        0.000                      0                 1051       37.962        0.000                       0                   395  
  clk_proc_clk_wiz_0       19.603        0.000                      0                 1160        0.045        0.000                      0                 1160       37.962        0.000                       0                  1131  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_proc_clk_wiz_0  clk_mem_clk_wiz_0        16.691        0.000                      0                  640       19.601        0.000                      0                  640  
clk_mem_clk_wiz_0   clk_proc_clk_wiz_0       -1.412      -43.140                     32                 2144       19.583        0.000                      0                 2144  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100MHz
  To Clock:  CLOCK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                mmcm/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.567ns  (required time - arrival time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            oled_device/mem_reg[1][0][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        13.095ns  (logic 5.493ns (41.948%)  route 7.602ns (58.052%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 55.142 - 57.692 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( 17.461 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    21.305    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.113    16.192 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.584    16.776    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.877 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.584    17.461    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.915 r  mem/mem_reg_1_1/DOBDO[3]
                         net (fo=259, unplaced)       0.800    20.715    datapath/rf/insn_from_imem[8]
                         LUT6 (Prop_lut6_I4_O)        0.124    20.839 r  datapath/rf/rd_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000    20.839    datapath/rf/rd_data0__1_i_209_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    21.086 r  datapath/rf/rd_data0__1_i_79/O
                         net (fo=1, unplaced)         0.905    21.991    datapath/rf/rd_data0__1_i_79_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298    22.289 r  datapath/rf/rd_data0__1_i_16/O
                         net (fo=49, unplaced)        0.721    23.010    datapath/rf/A[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.530 r  datapath/rf/mem_reg[3][0][7]_i_5/CO[3]
                         net (fo=1, unplaced)         0.009    23.539    datapath/rf/mem_reg[3][0][7]_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.656 r  datapath/rf/mem_reg[3][0][7]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    23.656    datapath/rf/mem_reg[3][0][7]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.773 r  datapath/rf/mem_reg_0_0_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    23.773    datapath/rf/mem_reg_0_0_i_23_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.890 r  datapath/rf/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    23.890    datapath/rf/mem_reg_0_0_i_21_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.007 r  datapath/rf/mem_reg[2][0][7]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000    24.007    datapath/rf/mem_reg[2][0][7]_i_33_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    24.338 f  datapath/rf/mem_reg[2][0][7]_i_24/O[3]
                         net (fo=2, unplaced)         0.629    24.967    mem/mem[2][0][7]_i_9_3[3]
                         LUT4 (Prop_lut4_I2_O)        0.307    25.274 f  mem/mem[2][0][7]_i_14/O
                         net (fo=1, unplaced)         0.902    26.176    mem/addr_from_proc[23]
                         LUT6 (Prop_lut6_I1_O)        0.124    26.300 f  mem/mem[2][0][7]_i_9/O
                         net (fo=1, unplaced)         0.902    27.202    mem/mem[2][0][7]_i_9_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    27.326 f  mem/mem[2][0][7]_i_4/O
                         net (fo=16, unplaced)        0.503    27.829    mem/mem[2][0][7]_i_4_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124    27.953 f  mem/mem[2][0][7]_i_3/O
                         net (fo=3, unplaced)         0.467    28.420    mem/mem[2][0][7]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    28.544 r  mem/mem[3][0][7]_i_9/O
                         net (fo=2, unplaced)         0.460    29.004    mem/mem[3][0][7]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    29.128 r  mem/mem[1][0][7]_i_2/O
                         net (fo=9, unplaced)         0.490    29.618    mem/mem_reg_0_1_13
                         LUT3 (Prop_lut3_I2_O)        0.124    29.742 r  mem/mem[1][0][7]_i_1/O
                         net (fo=8, unplaced)         0.814    30.556    oled_device/mem_reg[1][0][0]_0
                         FDRE                                         r  oled_device/mem_reg[1][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    59.112 f  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    59.551    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378    54.173 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.439    54.612    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.703 f  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.439    55.142    oled_device/clock_mem
                         FDRE                                         r  oled_device/mem_reg[1][0][0]/C  (IS_INVERTED)
                         clock pessimism              0.636    55.778    
                         clock uncertainty           -0.101    55.677    
                         FDRE (Setup_fdre_C_R)       -0.554    55.123    oled_device/mem_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         55.123    
                         arrival time                         -30.556    
  -------------------------------------------------------------------
                         slack                                 24.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mmcm/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            mmcm/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 18.087 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.156ns = ( 18.075 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    19.603    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    17.827 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.114    17.941    mmcm/clk_mem_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.020    17.961 r  mmcm/clkout2_buf_en/O
                         net (fo=8, unplaced)         0.114    18.075    mmcm/clk_mem_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    18.222 r  mmcm/seq_reg2_reg[0]/Q
                         net (fo=1, unplaced)         0.081    18.303    mmcm/seq_reg2[0]
                         FDCE                                         r  mmcm/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    19.677 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    19.936    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    17.526 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.259    17.785    mmcm/clk_mem_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.043    17.828 r  mmcm/clkout2_buf_en/O
                         net (fo=8, unplaced)         0.259    18.087    mmcm/clk_mem_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg2_reg[1]/C
                         clock pessimism              0.133    18.220    
                         FDCE (Hold_fdce_C_D)         0.038    18.258    mmcm/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.258    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_wiz_0
Waveform(ns):       { 19.231 57.692 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         76.923      73.979               mem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       76.923      136.437              mmcm/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962               genblk1[1].regs_reg[1][0]_i_56/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         38.462      37.962               genblk1[1].regs_reg[1][0]_i_56/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.603ns  (required time - arrival time)
  Source:                 datapath/divider/reg_dividend_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            datapath/rf/genblk1[10].regs_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.923ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        57.118ns  (logic 21.020ns (36.801%)  route 36.098ns (63.199%))
  Logic Levels:           109  (CARRY4=72 LUT3=3 LUT4=2 LUT5=15 LUT6=17)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 74.373 - 76.923 ) 
    Source Clock Delay      (SCD):    -1.769ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.038 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.454    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.353 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.584    -1.769    datapath/divider/CLK
                         FDRE                                         r  datapath/divider/reg_dividend_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.291 f  datapath/divider/reg_dividend_reg[31]/Q
                         net (fo=10, unplaced)        0.784    -0.507    datapath/divider/reg_dividend[31]
                         LUT4 (Prop_lut4_I1_O)        0.319    -0.188 r  datapath/divider/genblk1[1].regs[1][15]_i_122/O
                         net (fo=1, unplaced)         0.000    -0.188    datapath/divider/genblk1[1].regs[1][15]_i_122_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     0.388 r  datapath/divider/genblk1[1].regs_reg[1][15]_i_100/CO[3]
                         net (fo=1, unplaced)         0.009     0.397    datapath/divider/genblk1[1].regs_reg[1][15]_i_100_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.514 r  datapath/divider/genblk1[1].regs_reg[1][15]_i_76/CO[3]
                         net (fo=1, unplaced)         0.000     0.514    datapath/divider/genblk1[1].regs_reg[1][15]_i_76_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.631 r  datapath/divider/genblk1[1].regs_reg[1][15]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000     0.631    datapath/divider/genblk1[1].regs_reg[1][15]_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.748 r  datapath/divider/genblk1[1].regs_reg[1][15]_i_28/CO[3]
                         net (fo=171, unplaced)       1.031     1.779    datapath/divider/reg_divisor_reg[30]_3[2]
                         LUT3 (Prop_lut3_I2_O)        0.116     1.895 f  datapath/divider/genblk1[1].regs[1][16]_i_213/O
                         net (fo=2, unplaced)         0.460     2.355    datapath/divider/stage2/remainders[1]_31[2]
                         LUT6 (Prop_lut6_I4_O)        0.124     2.479 r  datapath/divider/genblk1[1].regs[1][16]_i_174/O
                         net (fo=1, unplaced)         0.639     3.118    datapath/divider/genblk1[1].regs[1][16]_i_174_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.638 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_122/CO[3]
                         net (fo=1, unplaced)         0.009     3.647    datapath/divider/genblk1[1].regs_reg[1][16]_i_122_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.764 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_83/CO[3]
                         net (fo=1, unplaced)         0.000     3.764    datapath/divider/genblk1[1].regs_reg[1][16]_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.881 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_53/CO[3]
                         net (fo=1, unplaced)         0.000     3.881    datapath/divider/genblk1[1].regs_reg[1][16]_i_53_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.998 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_45/CO[3]
                         net (fo=73, unplaced)        1.010     5.008    datapath/divider/reg_divisor_reg[30]_3[1]
                         LUT5 (Prop_lut5_I4_O)        0.124     5.132 f  datapath/divider/genblk1[1].regs[1][12]_i_238/O
                         net (fo=9, unplaced)         0.460     5.592    datapath/divider/stage2/remainders[2]_32[1]
                         LUT4 (Prop_lut4_I1_O)        0.150     5.742 r  datapath/divider/genblk1[1].regs[1][16]_i_196/O
                         net (fo=1, unplaced)         0.000     5.742    datapath/divider/genblk1[1].regs[1][16]_i_196_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.547     6.289 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_148/CO[3]
                         net (fo=1, unplaced)         0.009     6.298    datapath/divider/genblk1[1].regs_reg[1][16]_i_148_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.415 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_99/CO[3]
                         net (fo=1, unplaced)         0.000     6.415    datapath/divider/genblk1[1].regs_reg[1][16]_i_99_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.532 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_62/CO[3]
                         net (fo=1, unplaced)         0.000     6.532    datapath/divider/genblk1[1].regs_reg[1][16]_i_62_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.649 r  datapath/divider/genblk1[1].regs_reg[1][16]_i_46/CO[3]
                         net (fo=172, unplaced)       1.031     7.680    datapath/divider/reg_divisor_reg[30]_3[0]
                         LUT5 (Prop_lut5_I4_O)        0.124     7.804 f  datapath/divider/genblk1[1].regs[1][12]_i_237/O
                         net (fo=9, unplaced)         0.490     8.294    datapath/divider/stage2/remainders[3]_33[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  datapath/divider/genblk1[1].regs[1][12]_i_168/O
                         net (fo=1, unplaced)         0.639     9.057    datapath/divider/genblk1[1].regs[1][12]_i_168_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.577 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_105/CO[3]
                         net (fo=1, unplaced)         0.009     9.586    datapath/divider/genblk1[1].regs_reg[1][12]_i_105_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     9.703    datapath/divider/genblk1[1].regs_reg[1][12]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000     9.820    datapath/divider/genblk1[1].regs_reg[1][12]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.937 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_25/CO[3]
                         net (fo=77, unplaced)        1.011    10.948    datapath/divider/reg_divisor_reg[30]_2[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    11.072 f  datapath/divider/genblk1[1].regs[1][11]_i_145/O
                         net (fo=9, unplaced)         0.490    11.562    datapath/divider/stage2/remainders[4]_34[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    11.686 r  datapath/divider/genblk1[1].regs[1][11]_i_114/O
                         net (fo=1, unplaced)         0.639    12.325    datapath/divider/genblk1[1].regs[1][11]_i_114_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.845 r  datapath/divider/genblk1[1].regs_reg[1][11]_i_89/CO[3]
                         net (fo=1, unplaced)         0.009    12.854    datapath/divider/genblk1[1].regs_reg[1][11]_i_89_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.971 r  datapath/divider/genblk1[1].regs_reg[1][11]_i_68/CO[3]
                         net (fo=1, unplaced)         0.000    12.971    datapath/divider/genblk1[1].regs_reg[1][11]_i_68_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  datapath/divider/genblk1[1].regs_reg[1][11]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000    13.088    datapath/divider/genblk1[1].regs_reg[1][11]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.205 r  datapath/divider/genblk1[1].regs_reg[1][11]_i_38/CO[3]
                         net (fo=161, unplaced)       1.030    14.235    datapath/divider/reg_divisor_reg[30]_2[2]
                         LUT5 (Prop_lut5_I4_O)        0.124    14.359 f  datapath/divider/genblk1[1].regs[1][9]_i_192/O
                         net (fo=9, unplaced)         0.490    14.849    datapath/divider/stage2/remainders[5]_35[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.973 r  datapath/divider/genblk1[1].regs[1][12]_i_214/O
                         net (fo=1, unplaced)         0.639    15.612    datapath/divider/genblk1[1].regs[1][12]_i_214_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.132 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_139/CO[3]
                         net (fo=1, unplaced)         0.009    16.141    datapath/divider/genblk1[1].regs_reg[1][12]_i_139_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.258 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_89/CO[3]
                         net (fo=1, unplaced)         0.000    16.258    datapath/divider/genblk1[1].regs_reg[1][12]_i_89_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.375 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    16.375    datapath/divider/genblk1[1].regs_reg[1][12]_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.492 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_40/CO[3]
                         net (fo=85, unplaced)        1.013    17.505    datapath/divider/reg_divisor_reg[30]_2[1]
                         LUT5 (Prop_lut5_I4_O)        0.124    17.629 f  datapath/divider/genblk1[1].regs[1][9]_i_191/O
                         net (fo=9, unplaced)         0.490    18.119    datapath/divider/stage2/remainders[6]_36[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    18.243 r  datapath/divider/genblk1[1].regs[1][9]_i_152/O
                         net (fo=1, unplaced)         0.639    18.882    datapath/divider/genblk1[1].regs[1][9]_i_152_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.402 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_120/CO[3]
                         net (fo=1, unplaced)         0.009    19.411    datapath/divider/genblk1[1].regs_reg[1][9]_i_120_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.528 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_86/CO[3]
                         net (fo=1, unplaced)         0.000    19.528    datapath/divider/genblk1[1].regs_reg[1][9]_i_86_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.645 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000    19.645    datapath/divider/genblk1[1].regs_reg[1][9]_i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.762 r  datapath/divider/genblk1[1].regs_reg[1][9]_i_24/CO[3]
                         net (fo=162, unplaced)       1.030    20.792    datapath/divider/reg_divisor_reg[30]_2[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    20.916 f  datapath/divider/genblk1[1].regs[1][9]_i_190/O
                         net (fo=9, unplaced)         0.490    21.406    datapath/divider/stage2/remainders[7]_37[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    21.530 r  datapath/divider/genblk1[1].regs[1][8]_i_87/O
                         net (fo=1, unplaced)         0.639    22.169    datapath/divider/genblk1[1].regs[1][8]_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.689 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_61/CO[3]
                         net (fo=1, unplaced)         0.009    22.698    datapath/divider/genblk1[1].regs_reg[1][8]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.815 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000    22.815    datapath/divider/genblk1[1].regs_reg[1][8]_i_46_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.932 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    22.932    datapath/divider/genblk1[1].regs_reg[1][8]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.049 r  datapath/divider/genblk1[1].regs_reg[1][8]_i_30/CO[3]
                         net (fo=93, unplaced)        1.016    24.065    datapath/divider/reg_divisor_reg[30]_1[3]
                         LUT5 (Prop_lut5_I4_O)        0.124    24.189 f  datapath/divider/genblk1[1].regs[1][9]_i_144/O
                         net (fo=9, unplaced)         0.490    24.679    datapath/divider/stage2/remainders[8]_38[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    24.803 r  datapath/divider/genblk1[1].regs[1][7]_i_109/O
                         net (fo=1, unplaced)         0.639    25.442    datapath/divider/genblk1[1].regs[1][7]_i_109_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    25.962 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_85/CO[3]
                         net (fo=1, unplaced)         0.009    25.971    datapath/divider/genblk1[1].regs_reg[1][7]_i_85_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.088 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_59/CO[3]
                         net (fo=1, unplaced)         0.000    26.088    datapath/divider/genblk1[1].regs_reg[1][7]_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.205 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_46/CO[3]
                         net (fo=1, unplaced)         0.000    26.205    datapath/divider/genblk1[1].regs_reg[1][7]_i_46_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.322 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_30/CO[3]
                         net (fo=155, unplaced)       1.029    27.351    datapath/divider/reg_divisor_reg[30]_1[2]
                         LUT5 (Prop_lut5_I4_O)        0.124    27.475 f  datapath/divider/genblk1[1].regs[1][9]_i_149/O
                         net (fo=9, unplaced)         0.490    27.965    datapath/divider/stage2/remainders[9]_39[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    28.089 r  datapath/divider/genblk1[1].regs[1][6]_i_88/O
                         net (fo=1, unplaced)         0.639    28.728    datapath/divider/genblk1[1].regs[1][6]_i_88_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    29.248 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_66/CO[3]
                         net (fo=1, unplaced)         0.009    29.257    datapath/divider/genblk1[1].regs_reg[1][6]_i_66_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.374 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    29.374    datapath/divider/genblk1[1].regs_reg[1][6]_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.491 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_41/CO[3]
                         net (fo=1, unplaced)         0.000    29.491    datapath/divider/genblk1[1].regs_reg[1][6]_i_41_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.608 r  datapath/divider/genblk1[1].regs_reg[1][6]_i_25/CO[3]
                         net (fo=97, unplaced)        1.017    30.625    datapath/divider/reg_divisor_reg[30]_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.124    30.749 f  datapath/divider/genblk1[1].regs[1][7]_i_104/O
                         net (fo=9, unplaced)         0.490    31.239    datapath/divider/stage2/remainders[10]_40[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    31.363 r  datapath/divider/genblk1[1].regs[1][5]_i_99/O
                         net (fo=1, unplaced)         0.639    32.002    datapath/divider/genblk1[1].regs[1][5]_i_99_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.522 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_66/CO[3]
                         net (fo=1, unplaced)         0.009    32.531    datapath/divider/genblk1[1].regs_reg[1][5]_i_66_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.648 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000    32.648    datapath/divider/genblk1[1].regs_reg[1][5]_i_47_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.765 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    32.765    datapath/divider/genblk1[1].regs_reg[1][5]_i_37_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.882 r  datapath/divider/genblk1[1].regs_reg[1][5]_i_29/CO[3]
                         net (fo=155, unplaced)       1.029    33.911    datapath/divider/reg_divisor_reg[30]_1[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    34.035 f  datapath/divider/genblk1[1].regs[1][9]_i_147/O
                         net (fo=9, unplaced)         0.490    34.525    datapath/divider/stage2/remainders[11]_41[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    34.649 r  datapath/divider/genblk1[1].regs[1][2]_i_143/O
                         net (fo=1, unplaced)         0.639    35.288    datapath/divider/genblk1[1].regs[1][2]_i_143_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.808 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_113/CO[3]
                         net (fo=1, unplaced)         0.009    35.817    datapath/divider/genblk1[1].regs_reg[1][2]_i_113_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.934 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_85/CO[3]
                         net (fo=1, unplaced)         0.000    35.934    datapath/divider/genblk1[1].regs_reg[1][2]_i_85_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.051 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000    36.051    datapath/divider/genblk1[1].regs_reg[1][2]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.168 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_29/CO[3]
                         net (fo=117, unplaced)       1.021    37.189    datapath/divider/reg_divisor_reg[30]_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    37.313 f  datapath/divider/genblk1[1].regs[1][7]_i_84/O
                         net (fo=9, unplaced)         0.490    37.803    datapath/divider/stage2/remainders[12]_42[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    37.927 r  datapath/divider/genblk1[1].regs[1][3]_i_147/O
                         net (fo=1, unplaced)         0.639    38.566    datapath/divider/genblk1[1].regs[1][3]_i_147_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    39.086 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_115/CO[3]
                         net (fo=1, unplaced)         0.009    39.095    datapath/divider/genblk1[1].regs_reg[1][3]_i_115_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.212 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_83/CO[3]
                         net (fo=1, unplaced)         0.000    39.212    datapath/divider/genblk1[1].regs_reg[1][3]_i_83_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.329 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_44/CO[3]
                         net (fo=1, unplaced)         0.000    39.329    datapath/divider/genblk1[1].regs_reg[1][3]_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.446 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_22/CO[3]
                         net (fo=168, unplaced)       1.031    40.477    datapath/divider/S[1]
                         LUT5 (Prop_lut5_I4_O)        0.124    40.601 f  datapath/divider/genblk1[1].regs[1][2]_i_79/O
                         net (fo=9, unplaced)         0.490    41.091    datapath/divider/stage2/remainders[13]_43[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    41.215 r  datapath/divider/genblk1[1].regs[1][2]_i_134/O
                         net (fo=1, unplaced)         0.639    41.854    datapath/divider/genblk1[1].regs[1][2]_i_134_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    42.374 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_97/CO[3]
                         net (fo=1, unplaced)         0.009    42.383    datapath/divider/genblk1[1].regs_reg[1][2]_i_97_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.500 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_61/CO[3]
                         net (fo=1, unplaced)         0.000    42.500    datapath/divider/genblk1[1].regs_reg[1][2]_i_61_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.617 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000    42.617    datapath/divider/genblk1[1].regs_reg[1][2]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.734 r  datapath/divider/genblk1[1].regs_reg[1][2]_i_14/CO[3]
                         net (fo=123, unplaced)       1.023    43.757    datapath/divider/S[0]
                         LUT5 (Prop_lut5_I4_O)        0.124    43.881 f  datapath/divider/genblk1[1].regs[1][3]_i_59/O
                         net (fo=9, unplaced)         0.490    44.371    datapath/divider/stage2/remainders[14]_44[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    44.495 r  datapath/divider/genblk1[1].regs[1][28]_i_207/O
                         net (fo=1, unplaced)         0.639    45.134    datapath/divider/genblk1[1].regs[1][28]_i_207_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.654 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_178/CO[3]
                         net (fo=1, unplaced)         0.009    45.663    datapath/divider/genblk1[1].regs_reg[1][28]_i_178_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.780 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_137/CO[3]
                         net (fo=1, unplaced)         0.000    45.780    datapath/divider/genblk1[1].regs_reg[1][28]_i_137_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.897 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_72/CO[3]
                         net (fo=1, unplaced)         0.000    45.897    datapath/divider/genblk1[1].regs_reg[1][28]_i_72_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.014 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_40/CO[3]
                         net (fo=141, unplaced)       1.026    47.040    datapath/divider/stage2/genblk1[15].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    47.164 f  datapath/divider/genblk1[1].regs[1][2]_i_28/O
                         net (fo=5, unplaced)         0.477    47.641    datapath/divider/stage2/remainders[15]_45[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    47.765 r  datapath/divider/genblk1[1].regs[1][28]_i_215/O
                         net (fo=1, unplaced)         0.639    48.404    datapath/divider/genblk1[1].regs[1][28]_i_215_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.924 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_187/CO[3]
                         net (fo=1, unplaced)         0.009    48.933    datapath/divider/genblk1[1].regs_reg[1][28]_i_187_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.050 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_151/CO[3]
                         net (fo=1, unplaced)         0.000    49.050    datapath/divider/genblk1[1].regs_reg[1][28]_i_151_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.167 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_88/CO[3]
                         net (fo=1, unplaced)         0.000    49.167    datapath/divider/genblk1[1].regs_reg[1][28]_i_88_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.284 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_42/CO[3]
                         net (fo=71, unplaced)        1.009    50.293    datapath/divider/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.124    50.417 r  datapath/divider/genblk1[1].regs[1][3]_i_54/O
                         net (fo=1, unplaced)         0.333    50.750    datapath/divider/genblk1[1].regs[1][3]_i_54_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    51.345 r  datapath/divider/genblk1[1].regs_reg[1][3]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009    51.354    datapath/divider/genblk1[1].regs_reg[1][3]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.471 r  datapath/divider/genblk1[1].regs_reg[1][7]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    51.471    datapath/divider/genblk1[1].regs_reg[1][7]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.588 r  datapath/divider/genblk1[1].regs_reg[1][12]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000    51.588    datapath/divider/genblk1[1].regs_reg[1][12]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.705 r  datapath/divider/genblk1[1].regs_reg[1][17]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    51.705    datapath/divider/genblk1[1].regs_reg[1][17]_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.822 r  datapath/divider/genblk1[1].regs_reg[1][17]_i_25/CO[3]
                         net (fo=1, unplaced)         0.000    51.822    datapath/divider/genblk1[1].regs_reg[1][17]_i_25_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.939 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_58/CO[3]
                         net (fo=1, unplaced)         0.000    51.939    datapath/divider/genblk1[1].regs_reg[1][28]_i_58_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.056 r  datapath/divider/genblk1[1].regs_reg[1][28]_i_37/CO[3]
                         net (fo=1, unplaced)         0.000    52.056    datapath/divider/genblk1[1].regs_reg[1][28]_i_37_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    52.312 r  datapath/divider/genblk1[1].regs_reg[1][30]_i_44/O[2]
                         net (fo=1, unplaced)         0.452    52.764    mem/genblk1[1].regs[1][31]_i_42_0[21]
                         LUT3 (Prop_lut3_I2_O)        0.293    53.057 r  mem/genblk1[1].regs[1][31]_i_72/O
                         net (fo=1, unplaced)         0.449    53.506    mem/genblk1[1].regs[1][31]_i_72_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    53.630 r  mem/genblk1[1].regs[1][31]_i_42/O
                         net (fo=1, unplaced)         0.449    54.079    mem/genblk1[1].regs[1][31]_i_42_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    54.203 r  mem/genblk1[1].regs[1][31]_i_15/O
                         net (fo=1, unplaced)         0.449    54.652    mem/genblk1[1].regs[1][31]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    54.776 r  mem/genblk1[1].regs[1][31]_i_5/O
                         net (fo=1, unplaced)         0.449    55.225    mem/genblk1[1].regs[1][31]_i_5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    55.349 r  mem/genblk1[1].regs[1][31]_i_2/O
                         net (fo=31, unplaced)        0.000    55.349    datapath/rf/genblk1[31].regs_reg[31][31]_0[28]
                         FDRE                                         r  datapath/rf/genblk1[10].regs_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    78.782    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    73.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.439    73.843    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.934 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.439    74.373    datapath/rf/CLK
                         FDRE                                         r  datapath/rf/genblk1[10].regs_reg[10][31]/C
                         clock pessimism              0.636    75.009    
                         clock uncertainty           -0.101    74.908    
                         FDRE (Setup_fdre_C_D)        0.044    74.952    datapath/rf/genblk1[10].regs_reg[10][31]
  -------------------------------------------------------------------
                         required time                         74.952    
                         arrival time                         -55.349    
  -------------------------------------------------------------------
                         slack                                 19.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mmcm/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mmcm/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.156ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.114    -1.290    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.270 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.114    -1.156    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -1.009 r  mmcm/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.928    mmcm/seq_reg1[0]
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.705 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.446    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.403 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.259    -1.144    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/C
                         clock pessimism              0.133    -1.011    
                         FDCE (Hold_fdce_C_D)         0.038    -0.973    mmcm/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_proc_clk_wiz_0
Waveform(ns):       { 0.000 38.462 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         76.923      74.768               mmcm/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       76.923      136.437              mmcm/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962               datapath/rf/genblk1[10].regs_reg[10][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         38.462      37.962               datapath/rf/genblk1[10].regs_reg[10][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                mmcm/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.691ns  (required time - arrival time)
  Source:                 datapath/pcCurrent_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.478ns (37.411%)  route 0.800ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 16.681 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.769ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.038 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.454    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.353 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.584    -1.769    datapath/CLK
                         FDRE                                         r  datapath/pcCurrent_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.291 r  datapath/pcCurrent_reg[10]/Q
                         net (fo=14, unplaced)        0.800    -0.492    mem/Q[10]
                         RAMB36E1                                     r  mem/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    20.651 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.090    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378    15.712 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.439    16.151    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.242 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.439    16.681    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.481    17.161    
                         clock uncertainty           -0.221    16.940    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    16.199    mem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         16.199    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 16.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.601ns  (arrival time - required time)
  Source:                 datapath/rf/genblk1[8].regs_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            oled_device/mem_reg[0][0][5]/D
                            (falling edge-triggered cell FDRE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_proc_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        0.991ns  (logic 0.471ns (47.540%)  route 0.520ns (52.460%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 56.535 - 57.692 ) 
    Source Clock Delay      (SCD):    -1.150ns = ( 75.773 - 76.923 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    77.181 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    77.295    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    75.519 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.114    75.633    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    75.659 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.114    75.773    datapath/rf/CLK
                         FDRE                                         r  datapath/rf/genblk1[8].regs_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    75.920 r  datapath/rf/genblk1[8].regs_reg[8][5]/Q
                         net (fo=2, unplaced)         0.136    76.056    datapath/rf/genblk1[8].regs_reg[8]_7[5]
                         LUT6 (Prop_lut6_I5_O)        0.098    76.154 r  datapath/rf/rd_data0_i_373/O
                         net (fo=1, unplaced)         0.000    76.154    datapath/rf/rd_data0_i_373_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.073    76.227 r  datapath/rf/rd_data0_i_139/O
                         net (fo=1, unplaced)         0.178    76.405    datapath/rf/rd_data0_i_139_n_0
                         LUT6 (Prop_lut6_I3_O)        0.108    76.513 r  datapath/rf/rd_data0_i_27/O
                         net (fo=30, unplaced)        0.206    76.719    datapath/rf/mem_reg_3_0_0[5]
                         LUT2 (Prop_lut2_I0_O)        0.045    76.764 r  datapath/rf/mem[3][0][5]_i_1/O
                         net (fo=16, unplaced)        0.000    76.764    oled_device/mem_reg[3][0][5]_0
                         FDRE                                         r  oled_device/mem_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    58.138 f  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    58.397    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    55.988 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.259    56.247    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    56.276 f  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.259    56.535    oled_device/clock_mem
                         FDRE                                         r  oled_device/mem_reg[0][0][5]/C  (IS_INVERTED)
                         clock pessimism              0.301    56.835    
                         clock uncertainty            0.221    57.056    
                         FDRE (Hold_fdre_C_D)         0.106    57.162    oled_device/mem_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                        -57.162    
                         arrival time                          76.764    
  -------------------------------------------------------------------
                         slack                                 19.601    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -1.412ns,  Total Violation      -43.140ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.583ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 mem/mem_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/divider/reg_quotient_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.692ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        58.628ns  (logic 22.323ns (38.076%)  route 36.305ns (61.924%))
  Logic Levels:           103  (CARRY4=66 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=10 LUT6=19 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 74.373 - 76.923 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( 17.461 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    21.305    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.113    16.192 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.584    16.776    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.877 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.584    17.461    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    19.915 r  mem/mem_reg_2_1/DOBDO[0]
                         net (fo=352, unplaced)       0.800    20.715    datapath/rf/insn_from_imem[13]
                         LUT6 (Prop_lut6_I4_O)        0.124    20.839 f  datapath/rf/rd_data0_i_412/O
                         net (fo=1, unplaced)         0.000    20.839    datapath/rf/rd_data0_i_412_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    21.086 f  datapath/rf/rd_data0_i_158/O
                         net (fo=1, unplaced)         0.905    21.991    datapath/rf/rd_data0_i_158_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298    22.289 f  datapath/rf/rd_data0_i_32/O
                         net (fo=69, unplaced)        0.539    22.828    datapath/rf/mem_reg_3_0_0[0]
                         LUT1 (Prop_lut1_I0_O)        0.124    22.952 r  datapath/rf/reg_divisor[4]_i_3/O
                         net (fo=1, unplaced)         0.333    23.285    datapath/rf/reg_divisor[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.880 r  datapath/rf/reg_divisor_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009    23.889    datapath/rf/reg_divisor_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.006 r  datapath/rf/reg_divisor_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.006    datapath/rf/reg_divisor_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.123 r  datapath/rf/reg_divisor_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.123    datapath/rf/reg_divisor_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.240 r  datapath/rf/reg_divisor_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.240    datapath/rf/reg_divisor_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.357 r  datapath/rf/reg_divisor_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.357    datapath/rf/reg_divisor_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.474 r  datapath/rf/reg_divisor_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.474    datapath/rf/reg_divisor_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.591 r  datapath/rf/reg_divisor_reg[28]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    24.591    datapath/rf/reg_divisor_reg[28]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    24.928 r  datapath/rf/reg_divisor_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.323    25.251    mem/data1[29]
                         LUT6 (Prop_lut6_I0_O)        0.306    25.557 r  mem/reg_divisor[30]_i_3/O
                         net (fo=1, unplaced)         0.449    26.006    mem/reg_divisor[30]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    26.130 r  mem/reg_divisor[30]_i_1/O
                         net (fo=51, unplaced)        0.532    26.662    mem/y[30]
                         LUT2 (Prop_lut2_I0_O)        0.119    26.781 r  mem/reg_quotient[15]_i_4/O
                         net (fo=1, unplaced)         0.000    26.781    mem/reg_quotient[15]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    27.210 r  mem/reg_quotient_reg[15]_i_2/CO[3]
                         net (fo=235, unplaced)       1.039    28.249    mem/datapath/divider/stage1/genblk1[1].iter/lt
                         LUT6 (Prop_lut6_I4_O)        0.124    28.373 r  mem/reg_quotient[14]_i_49/O
                         net (fo=1, unplaced)         0.333    28.706    mem/reg_quotient[14]_i_49_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    29.256 r  mem/reg_quotient_reg[14]_i_24/CO[3]
                         net (fo=1, unplaced)         0.009    29.265    mem/reg_quotient_reg[14]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.382 r  mem/reg_quotient_reg[14]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    29.382    mem/reg_quotient_reg[14]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.499 r  mem/reg_quotient_reg[14]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    29.499    mem/reg_quotient_reg[14]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.616 r  mem/reg_quotient_reg[14]_i_2/CO[3]
                         net (fo=149, unplaced)       1.028    30.644    mem/datapath/divider/stage1/genblk1[2].iter/lt
                         LUT4 (Prop_lut4_I3_O)        0.124    30.768 f  mem/reg_quotient[13]_i_93/O
                         net (fo=1, unplaced)         0.449    31.217    mem/datapath/divider/stage1/remainders[2][10]
                         LUT4 (Prop_lut4_I2_O)        0.124    31.341 r  mem/reg_quotient[13]_i_39/O
                         net (fo=1, unplaced)         0.639    31.980    mem/reg_quotient[13]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    32.500 r  mem/reg_quotient_reg[13]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    32.500    mem/reg_quotient_reg[13]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.617 r  mem/reg_quotient_reg[13]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    32.617    mem/reg_quotient_reg[13]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.734 r  mem/reg_quotient_reg[13]_i_2/CO[3]
                         net (fo=47, unplaced)        0.999    33.733    mem/datapath/divider/stage1/genblk1[3].iter/lt
                         LUT6 (Prop_lut6_I5_O)        0.124    33.857 f  mem/reg_remainder[15]_i_62/O
                         net (fo=4, unplaced)         0.473    34.330    mem/datapath/divider/stage1/remainders[3][2]
                         LUT6 (Prop_lut6_I4_O)        0.124    34.454 r  mem/reg_quotient[12]_i_54/O
                         net (fo=1, unplaced)         0.639    35.093    mem/reg_quotient[12]_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.613 r  mem/reg_quotient_reg[12]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    35.622    mem/reg_quotient_reg[12]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.739 r  mem/reg_quotient_reg[12]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    35.739    mem/reg_quotient_reg[12]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.856 r  mem/reg_quotient_reg[12]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    35.856    mem/reg_quotient_reg[12]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.973 r  mem/reg_quotient_reg[12]_i_2/CO[3]
                         net (fo=158, unplaced)       1.029    37.002    mem/datapath/divider/stage1/genblk1[4].iter/lt
                         LUT3 (Prop_lut3_I2_O)        0.124    37.126 f  mem/reg_quotient[11]_i_67/O
                         net (fo=2, unplaced)         0.460    37.586    mem/datapath/divider/stage1/remainders[4][10]
                         LUT6 (Prop_lut6_I4_O)        0.124    37.710 r  mem/reg_quotient[11]_i_32/O
                         net (fo=1, unplaced)         0.639    38.349    mem/reg_quotient[11]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    38.869 r  mem/reg_quotient_reg[11]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    38.869    mem/reg_quotient_reg[11]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.986 r  mem/reg_quotient_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    38.986    mem/reg_quotient_reg[11]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.103 r  mem/reg_quotient_reg[11]_i_2/CO[3]
                         net (fo=80, unplaced)        1.012    40.115    mem/datapath/divider/stage1/genblk1[5].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    40.239 f  mem/reg_remainder[12]_i_20/O
                         net (fo=10, unplaced)        0.492    40.731    mem/datapath/divider/stage1/remainders[5][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    40.855 r  mem/reg_quotient[10]_i_54/O
                         net (fo=1, unplaced)         0.639    41.494    mem/reg_quotient[10]_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    42.014 r  mem/reg_quotient_reg[10]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    42.023    mem/reg_quotient_reg[10]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.140 r  mem/reg_quotient_reg[10]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    42.140    mem/reg_quotient_reg[10]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.257 r  mem/reg_quotient_reg[10]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    42.257    mem/reg_quotient_reg[10]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.374 r  mem/reg_quotient_reg[10]_i_2/CO[3]
                         net (fo=159, unplaced)       1.029    43.403    mem/datapath/divider/stage1/genblk1[6].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    43.527 f  mem/reg_remainder[11]_i_20/O
                         net (fo=9, unplaced)         0.490    44.017    mem/datapath/divider/stage1/remainders[6][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    44.141 r  mem/reg_quotient[9]_i_58/O
                         net (fo=1, unplaced)         0.639    44.780    mem/reg_quotient[9]_i_58_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    45.300 r  mem/reg_quotient_reg[9]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    45.309    mem/reg_quotient_reg[9]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.426 r  mem/reg_quotient_reg[9]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    45.426    mem/reg_quotient_reg[9]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.543 r  mem/reg_quotient_reg[9]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    45.543    mem/reg_quotient_reg[9]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.660 r  mem/reg_quotient_reg[9]_i_2/CO[3]
                         net (fo=84, unplaced)        1.013    46.673    mem/datapath/divider/stage1/genblk1[7].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    46.797 f  mem/reg_remainder[13]_i_31/O
                         net (fo=9, unplaced)         0.490    47.287    mem/datapath/divider/stage1/remainders[7][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    47.411 r  mem/reg_quotient[8]_i_54/O
                         net (fo=1, unplaced)         0.639    48.050    mem/reg_quotient[8]_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    48.570 r  mem/reg_quotient_reg[8]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    48.579    mem/reg_quotient_reg[8]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.696 r  mem/reg_quotient_reg[8]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    48.696    mem/reg_quotient_reg[8]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.813 r  mem/reg_quotient_reg[8]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    48.813    mem/reg_quotient_reg[8]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.930 r  mem/reg_quotient_reg[8]_i_2/CO[3]
                         net (fo=157, unplaced)       1.029    49.959    mem/datapath/divider/stage1/genblk1[8].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    50.083 f  mem/reg_remainder[9]_i_20/O
                         net (fo=9, unplaced)         0.490    50.573    mem/datapath/divider/stage1/remainders[8][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    50.697 r  mem/reg_quotient[7]_i_58/O
                         net (fo=1, unplaced)         0.639    51.336    mem/reg_quotient[7]_i_58_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    51.856 r  mem/reg_quotient_reg[7]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    51.865    mem/reg_quotient_reg[7]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.982 r  mem/reg_quotient_reg[7]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    51.982    mem/reg_quotient_reg[7]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.099 r  mem/reg_quotient_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    52.099    mem/reg_quotient_reg[7]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.216 r  mem/reg_quotient_reg[7]_i_2/CO[3]
                         net (fo=82, unplaced)        1.013    53.229    mem/datapath/divider/stage1/genblk1[9].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    53.353 f  mem/reg_remainder[8]_i_5/O
                         net (fo=9, unplaced)         0.490    53.843    mem/datapath/divider/stage1/remainders[9][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    53.967 r  mem/reg_quotient[6]_i_47/O
                         net (fo=1, unplaced)         0.639    54.606    mem/reg_quotient[6]_i_47_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    55.126 r  mem/reg_quotient_reg[6]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    55.135    mem/reg_quotient_reg[6]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.252 r  mem/reg_quotient_reg[6]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    55.252    mem/reg_quotient_reg[6]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.369 r  mem/reg_quotient_reg[6]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    55.369    mem/reg_quotient_reg[6]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.486 r  mem/reg_quotient_reg[6]_i_2/CO[3]
                         net (fo=151, unplaced)       1.028    56.514    mem/datapath/divider/stage1/genblk1[10].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    56.638 f  mem/reg_remainder[7]_i_18/O
                         net (fo=9, unplaced)         0.490    57.128    mem/datapath/divider/stage1/remainders[10][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    57.252 r  mem/reg_quotient[5]_i_55/O
                         net (fo=1, unplaced)         0.639    57.891    mem/reg_quotient[5]_i_55_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    58.411 r  mem/reg_quotient_reg[5]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    58.420    mem/reg_quotient_reg[5]_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.537 r  mem/reg_quotient_reg[5]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    58.537    mem/reg_quotient_reg[5]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.654 r  mem/reg_quotient_reg[5]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    58.654    mem/reg_quotient_reg[5]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.771 r  mem/reg_quotient_reg[5]_i_2/CO[3]
                         net (fo=93, unplaced)        1.016    59.787    mem/datapath/divider/stage1/genblk1[11].iter/lt
                         LUT3 (Prop_lut3_I2_O)        0.124    59.911 f  mem/reg_quotient[4]_i_48/O
                         net (fo=2, unplaced)         0.460    60.371    mem/datapath/divider/stage1/remainders[11][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    60.495 r  mem/reg_quotient[4]_i_42/O
                         net (fo=1, unplaced)         0.639    61.134    mem/reg_quotient[4]_i_42_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    61.654 r  mem/reg_quotient_reg[4]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    61.663    mem/reg_quotient_reg[4]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.780 r  mem/reg_quotient_reg[4]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    61.780    mem/reg_quotient_reg[4]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.897 r  mem/reg_quotient_reg[4]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    61.897    mem/reg_quotient_reg[4]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.014 r  mem/reg_quotient_reg[4]_i_2/CO[3]
                         net (fo=150, unplaced)       1.028    63.042    mem/datapath/divider/stage1/genblk1[12].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    63.166 f  mem/reg_remainder[15]_i_30/O
                         net (fo=7, unplaced)         0.484    63.650    mem/datapath/divider/stage1/remainders[12][9]
                         LUT6 (Prop_lut6_I1_O)        0.124    63.774 r  mem/reg_quotient[3]_i_29/O
                         net (fo=1, unplaced)         0.639    64.413    mem/reg_quotient[3]_i_29_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    64.933 r  mem/reg_quotient_reg[3]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    64.933    mem/reg_quotient_reg[3]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.050 r  mem/reg_quotient_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    65.050    mem/reg_quotient_reg[3]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.167 r  mem/reg_quotient_reg[3]_i_2/CO[3]
                         net (fo=98, unplaced)        1.017    66.184    mem/datapath/divider/stage1/genblk1[13].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    66.308 f  mem/reg_remainder[4]_i_3/O
                         net (fo=9, unplaced)         0.490    66.798    mem/datapath/divider/stage1/remainders[13][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    66.922 r  mem/reg_quotient[2]_i_38/O
                         net (fo=1, unplaced)         0.639    67.561    mem/reg_quotient[2]_i_38_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    68.081 r  mem/reg_quotient_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009    68.090    mem/reg_quotient_reg[2]_i_22_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.207 r  mem/reg_quotient_reg[2]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    68.207    mem/reg_quotient_reg[2]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.324 r  mem/reg_quotient_reg[2]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    68.324    mem/reg_quotient_reg[2]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.441 r  mem/reg_quotient_reg[2]_i_2/CO[3]
                         net (fo=139, unplaced)       1.026    69.467    mem/datapath/divider/stage1/genblk1[14].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    69.591 f  mem/reg_remainder[3]_i_2/O
                         net (fo=8, unplaced)         0.487    70.078    mem/datapath/divider/stage1/remainders[14][1]
                         LUT6 (Prop_lut6_I4_O)        0.124    70.202 r  mem/reg_remainder[30]_i_119/O
                         net (fo=1, unplaced)         0.639    70.841    mem/reg_remainder[30]_i_119_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    71.361 r  mem/reg_remainder_reg[30]_i_87/CO[3]
                         net (fo=1, unplaced)         0.009    71.370    mem/reg_remainder_reg[30]_i_87_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.487 r  mem/reg_remainder_reg[30]_i_51/CO[3]
                         net (fo=1, unplaced)         0.000    71.487    mem/reg_remainder_reg[30]_i_51_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.604 r  mem/reg_remainder_reg[30]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000    71.604    mem/reg_remainder_reg[30]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.721 r  mem/reg_remainder_reg[30]_i_4/CO[3]
                         net (fo=92, unplaced)        1.015    72.736    mem/datapath/divider/stage1/genblk1[15].iter/lt
                         LUT5 (Prop_lut5_I4_O)        0.124    72.860 f  mem/reg_remainder[2]_i_2/O
                         net (fo=4, unplaced)         0.473    73.333    mem/datapath/divider/stage1/remainders[15][1]
                         LUT6 (Prop_lut6_I1_O)        0.124    73.457 r  mem/reg_remainder[30]_i_127/O
                         net (fo=1, unplaced)         0.639    74.096    mem/reg_remainder[30]_i_127_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.616 r  mem/reg_remainder_reg[30]_i_100/CO[3]
                         net (fo=1, unplaced)         0.009    74.625    mem/reg_remainder_reg[30]_i_100_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.742 r  mem/reg_remainder_reg[30]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    74.742    mem/reg_remainder_reg[30]_i_64_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.859 r  mem/reg_remainder_reg[30]_i_27/CO[3]
                         net (fo=1, unplaced)         0.000    74.859    mem/reg_remainder_reg[30]_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.976 f  mem/reg_remainder_reg[30]_i_6/CO[3]
                         net (fo=32, unplaced)        0.989    75.965    mem/datapath/divider/stage1/genblk1[16].iter/lt
                         LUT1 (Prop_lut1_I0_O)        0.124    76.089 r  mem/reg_quotient[0]_i_1/O
                         net (fo=1, unplaced)         0.000    76.089    datapath/divider/reg_quotient_reg[15]_2[0]
                         FDRE                                         r  datapath/divider/reg_quotient_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    78.782    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    73.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.439    73.843    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.934 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.439    74.373    datapath/divider/CLK
                         FDRE                                         r  datapath/divider/reg_quotient_reg[0]/C
                         clock pessimism              0.481    74.854    
                         clock uncertainty           -0.221    74.633    
                         FDRE (Setup_fdre_C_D)        0.044    74.677    datapath/divider/reg_quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         74.677    
                         arrival time                         -76.089    
  -------------------------------------------------------------------
                         slack                                 -1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.583ns  (arrival time - required time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/processing_divide_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.965ns  (logic 0.628ns (65.071%)  route 0.337ns (34.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -1.150ns = ( 18.081 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    19.603    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    17.827 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.114    17.941    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.967 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.114    18.081    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    18.666 r  mem/mem_reg_1_1/DOBDO[2]
                         net (fo=69, unplaced)        0.337    19.003    mem/mem_reg_3_1_0[7]
                         LUT3 (Prop_lut3_I0_O)        0.043    19.046 r  mem/processing_divide_i_1/O
                         net (fo=1, unplaced)         0.000    19.046    datapath/processing_divide_reg_0
                         FDRE                                         r  datapath/processing_divide_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.705 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.446    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.417 r  mmcm/clkout1_buf/O
                         net (fo=1120, unplaced)      0.259    -1.158    datapath/CLK
                         FDRE                                         r  datapath/processing_divide_reg/C
                         clock pessimism              0.301    -0.857    
                         clock uncertainty            0.221    -0.636    
                         FDRE (Hold_fdre_C_D)         0.099    -0.537    datapath/processing_divide_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          19.046    
  -------------------------------------------------------------------
                         slack                                 19.583    





