Trial #,Message cnt,Token cnt,Coverage rate,Coverage plan
1,5,10632,79,"{'ADD': 125, 'SUB': 0, 'OR': 0, 'XOR': 0, 'AND': 0, 'SLL': 0, 'SRL': 0, 'SRA': 0, 'SLT': 0, 'SLTU': 0, 'ADDI': 32, 'SUBI': 0, 'ORI': 0, 'XORI': 0, 'ANDI': 0, 'SLLI': 0, 'SRLI': 0, 'SRAI': 0, 'SLTI': 0, 'SLTUI': 0, 'illegal_instruction': 1, 'LW': 0, 'LH': 0, 'LB': 0, 'SW': 0, 'SH': 0, 'SB': 0, 'read_A_reg_0': 2, 'read_A_reg_1': 0, 'read_A_reg_2': 0, 'read_A_reg_3': 0, 'read_A_reg_4': 0, 'read_A_reg_5': 0, 'read_A_reg_6': 155, 'read_A_reg_7': 0, 'read_A_reg_8': 0, 'read_A_reg_9': 0, 'read_A_reg_10': 0, 'read_A_reg_11': 0, 'read_A_reg_12': 0, 'read_A_reg_13': 0, 'read_A_reg_14': 0, 'read_A_reg_15': 0, 'read_A_reg_16': 0, 'read_A_reg_17': 0, 'read_A_reg_18': 0, 'read_A_reg_19': 0, 'read_A_reg_20': 0, 'read_A_reg_21': 0, 'read_A_reg_22': 0, 'read_A_reg_23': 0, 'read_A_reg_24': 0, 'read_A_reg_25': 0, 'read_A_reg_26': 0, 'read_A_reg_27': 0, 'read_A_reg_28': 0, 'read_A_reg_29': 0, 'read_A_reg_30': 0, 'read_A_reg_31': 0, 'read_B_reg_0': 1, 'read_B_reg_1': 4, 'read_B_reg_2': 4, 'read_B_reg_3': 4, 'read_B_reg_4': 4, 'read_B_reg_5': 4, 'read_B_reg_6': 4, 'read_B_reg_7': 4, 'read_B_reg_8': 4, 'read_B_reg_9': 4, 'read_B_reg_10': 4, 'read_B_reg_11': 4, 'read_B_reg_12': 4, 'read_B_reg_13': 4, 'read_B_reg_14': 4, 'read_B_reg_15': 4, 'read_B_reg_16': 4, 'read_B_reg_17': 4, 'read_B_reg_18': 4, 'read_B_reg_19': 4, 'read_B_reg_20': 4, 'read_B_reg_21': 4, 'read_B_reg_22': 4, 'read_B_reg_23': 4, 'read_B_reg_24': 4, 'read_B_reg_25': 4, 'read_B_reg_26': 4, 'read_B_reg_27': 4, 'read_B_reg_28': 4, 'read_B_reg_29': 4, 'read_B_reg_30': 4, 'read_B_reg_31': 4, 'write_reg_0': 2, 'write_reg_1': 0, 'write_reg_2': 0, 'write_reg_3': 0, 'write_reg_4': 0, 'write_reg_5': 0, 'write_reg_6': 155, 'write_reg_7': 0, 'write_reg_8': 0, 'write_reg_9': 0, 'write_reg_10': 0, 'write_reg_11': 0, 'write_reg_12': 0, 'write_reg_13': 0, 'write_reg_14': 0, 'write_reg_15': 0, 'write_reg_16': 0, 'write_reg_17': 0, 'write_reg_18': 0, 'write_reg_19': 0, 'write_reg_20': 0, 'write_reg_21': 0, 'write_reg_22': 0, 'write_reg_23': 0, 'write_reg_24': 0, 'write_reg_25': 0, 'write_reg_26': 0, 'write_reg_27': 0, 'write_reg_28': 0, 'write_reg_29': 0, 'write_reg_30': 0, 'write_reg_31': 0, 'ADD_x_read_A_reg_0': 1, 'ADD_x_read_A_reg_1': 0, 'ADD_x_read_A_reg_2': 0, 'ADD_x_read_A_reg_3': 0, 'ADD_x_read_A_reg_4': 0, 'ADD_x_read_A_reg_5': 0, 'ADD_x_read_A_reg_6': 124, 'ADD_x_read_A_reg_7': 0, 'ADD_x_read_A_reg_8': 0, 'ADD_x_read_A_reg_9': 0, 'ADD_x_read_A_reg_10': 0, 'ADD_x_read_A_reg_11': 0, 'ADD_x_read_A_reg_12': 0, 'ADD_x_read_A_reg_13': 0, 'ADD_x_read_A_reg_14': 0, 'ADD_x_read_A_reg_15': 0, 'ADD_x_read_A_reg_16': 0, 'ADD_x_read_A_reg_17': 0, 'ADD_x_read_A_reg_18': 0, 'ADD_x_read_A_reg_19': 0, 'ADD_x_read_A_reg_20': 0, 'ADD_x_read_A_reg_21': 0, 'ADD_x_read_A_reg_22': 0, 'ADD_x_read_A_reg_23': 0, 'ADD_x_read_A_reg_24': 0, 'ADD_x_read_A_reg_25': 0, 'ADD_x_read_A_reg_26': 0, 'ADD_x_read_A_reg_27': 0, 'ADD_x_read_A_reg_28': 0, 'ADD_x_read_A_reg_29': 0, 'ADD_x_read_A_reg_30': 0, 'ADD_x_read_A_reg_31': 0, 'SUB_x_read_A_reg_0': 0, 'SUB_x_read_A_reg_1': 0, 'SUB_x_read_A_reg_2': 0, 'SUB_x_read_A_reg_3': 0, 'SUB_x_read_A_reg_4': 0, 'SUB_x_read_A_reg_5': 0, 'SUB_x_read_A_reg_6': 0, 'SUB_x_read_A_reg_7': 0, 'SUB_x_read_A_reg_8': 0, 'SUB_x_read_A_reg_9': 0, 'SUB_x_read_A_reg_10': 0, 'SUB_x_read_A_reg_11': 0, 'SUB_x_read_A_reg_12': 0, 'SUB_x_read_A_reg_13': 0, 'SUB_x_read_A_reg_14': 0, 'SUB_x_read_A_reg_15': 0, 'SUB_x_read_A_reg_16': 0, 'SUB_x_read_A_reg_17': 0, 'SUB_x_read_A_reg_18': 0, 'SUB_x_read_A_reg_19': 0, 'SUB_x_read_A_reg_20': 0, 'SUB_x_read_A_reg_21': 0, 'SUB_x_read_A_reg_22': 0, 'SUB_x_read_A_reg_23': 0, 'SUB_x_read_A_reg_24': 0, 'SUB_x_read_A_reg_25': 0, 'SUB_x_read_A_reg_26': 0, 'SUB_x_read_A_reg_27': 0, 'SUB_x_read_A_reg_28': 0, 'SUB_x_read_A_reg_29': 0, 'SUB_x_read_A_reg_30': 0, 'SUB_x_read_A_reg_31': 0, 'OR_x_read_A_reg_0': 0, 'OR_x_read_A_reg_1': 0, 'OR_x_read_A_reg_2': 0, 'OR_x_read_A_reg_3': 0, 'OR_x_read_A_reg_4': 0, 'OR_x_read_A_reg_5': 0, 'OR_x_read_A_reg_6': 0, 'OR_x_read_A_reg_7': 0, 'OR_x_read_A_reg_8': 0, 'OR_x_read_A_reg_9': 0, 'OR_x_read_A_reg_10': 0, 'OR_x_read_A_reg_11': 0, 'OR_x_read_A_reg_12': 0, 'OR_x_read_A_reg_13': 0, 'OR_x_read_A_reg_14': 0, 'OR_x_read_A_reg_15': 0, 'OR_x_read_A_reg_16': 0, 'OR_x_read_A_reg_17': 0, 'OR_x_read_A_reg_18': 0, 'OR_x_read_A_reg_19': 0, 'OR_x_read_A_reg_20': 0, 'OR_x_read_A_reg_21': 0, 'OR_x_read_A_reg_22': 0, 'OR_x_read_A_reg_23': 0, 'OR_x_read_A_reg_24': 0, 'OR_x_read_A_reg_25': 0, 'OR_x_read_A_reg_26': 0, 'OR_x_read_A_reg_27': 0, 'OR_x_read_A_reg_28': 0, 'OR_x_read_A_reg_29': 0, 'OR_x_read_A_reg_30': 0, 'OR_x_read_A_reg_31': 0, 'XOR_x_read_A_reg_0': 0, 'XOR_x_read_A_reg_1': 0, 'XOR_x_read_A_reg_2': 0, 'XOR_x_read_A_reg_3': 0, 'XOR_x_read_A_reg_4': 0, 'XOR_x_read_A_reg_5': 0, 'XOR_x_read_A_reg_6': 0, 'XOR_x_read_A_reg_7': 0, 'XOR_x_read_A_reg_8': 0, 'XOR_x_read_A_reg_9': 0, 'XOR_x_read_A_reg_10': 0, 'XOR_x_read_A_reg_11': 0, 'XOR_x_read_A_reg_12': 0, 'XOR_x_read_A_reg_13': 0, 'XOR_x_read_A_reg_14': 0, 'XOR_x_read_A_reg_15': 0, 'XOR_x_read_A_reg_16': 0, 'XOR_x_read_A_reg_17': 0, 'XOR_x_read_A_reg_18': 0, 'XOR_x_read_A_reg_19': 0, 'XOR_x_read_A_reg_20': 0, 'XOR_x_read_A_reg_21': 0, 'XOR_x_read_A_reg_22': 0, 'XOR_x_read_A_reg_23': 0, 'XOR_x_read_A_reg_24': 0, 'XOR_x_read_A_reg_25': 0, 'XOR_x_read_A_reg_26': 0, 'XOR_x_read_A_reg_27': 0, 'XOR_x_read_A_reg_28': 0, 'XOR_x_read_A_reg_29': 0, 'XOR_x_read_A_reg_30': 0, 'XOR_x_read_A_reg_31': 0, 'AND_x_read_A_reg_0': 0, 'AND_x_read_A_reg_1': 0, 'AND_x_read_A_reg_2': 0, 'AND_x_read_A_reg_3': 0, 'AND_x_read_A_reg_4': 0, 'AND_x_read_A_reg_5': 0, 'AND_x_read_A_reg_6': 0, 'AND_x_read_A_reg_7': 0, 'AND_x_read_A_reg_8': 0, 'AND_x_read_A_reg_9': 0, 'AND_x_read_A_reg_10': 0, 'AND_x_read_A_reg_11': 0, 'AND_x_read_A_reg_12': 0, 'AND_x_read_A_reg_13': 0, 'AND_x_read_A_reg_14': 0, 'AND_x_read_A_reg_15': 0, 'AND_x_read_A_reg_16': 0, 'AND_x_read_A_reg_17': 0, 'AND_x_read_A_reg_18': 0, 'AND_x_read_A_reg_19': 0, 'AND_x_read_A_reg_20': 0, 'AND_x_read_A_reg_21': 0, 'AND_x_read_A_reg_22': 0, 'AND_x_read_A_reg_23': 0, 'AND_x_read_A_reg_24': 0, 'AND_x_read_A_reg_25': 0, 'AND_x_read_A_reg_26': 0, 'AND_x_read_A_reg_27': 0, 'AND_x_read_A_reg_28': 0, 'AND_x_read_A_reg_29': 0, 'AND_x_read_A_reg_30': 0, 'AND_x_read_A_reg_31': 0, 'SLL_x_read_A_reg_0': 0, 'SLL_x_read_A_reg_1': 0, 'SLL_x_read_A_reg_2': 0, 'SLL_x_read_A_reg_3': 0, 'SLL_x_read_A_reg_4': 0, 'SLL_x_read_A_reg_5': 0, 'SLL_x_read_A_reg_6': 0, 'SLL_x_read_A_reg_7': 0, 'SLL_x_read_A_reg_8': 0, 'SLL_x_read_A_reg_9': 0, 'SLL_x_read_A_reg_10': 0, 'SLL_x_read_A_reg_11': 0, 'SLL_x_read_A_reg_12': 0, 'SLL_x_read_A_reg_13': 0, 'SLL_x_read_A_reg_14': 0, 'SLL_x_read_A_reg_15': 0, 'SLL_x_read_A_reg_16': 0, 'SLL_x_read_A_reg_17': 0, 'SLL_x_read_A_reg_18': 0, 'SLL_x_read_A_reg_19': 0, 'SLL_x_read_A_reg_20': 0, 'SLL_x_read_A_reg_21': 0, 'SLL_x_read_A_reg_22': 0, 'SLL_x_read_A_reg_23': 0, 'SLL_x_read_A_reg_24': 0, 'SLL_x_read_A_reg_25': 0, 'SLL_x_read_A_reg_26': 0, 'SLL_x_read_A_reg_27': 0, 'SLL_x_read_A_reg_28': 0, 'SLL_x_read_A_reg_29': 0, 'SLL_x_read_A_reg_30': 0, 'SLL_x_read_A_reg_31': 0, 'SRL_x_read_A_reg_0': 0, 'SRL_x_read_A_reg_1': 0, 'SRL_x_read_A_reg_2': 0, 'SRL_x_read_A_reg_3': 0, 'SRL_x_read_A_reg_4': 0, 'SRL_x_read_A_reg_5': 0, 'SRL_x_read_A_reg_6': 0, 'SRL_x_read_A_reg_7': 0, 'SRL_x_read_A_reg_8': 0, 'SRL_x_read_A_reg_9': 0, 'SRL_x_read_A_reg_10': 0, 'SRL_x_read_A_reg_11': 0, 'SRL_x_read_A_reg_12': 0, 'SRL_x_read_A_reg_13': 0, 'SRL_x_read_A_reg_14': 0, 'SRL_x_read_A_reg_15': 0, 'SRL_x_read_A_reg_16': 0, 'SRL_x_read_A_reg_17': 0, 'SRL_x_read_A_reg_18': 0, 'SRL_x_read_A_reg_19': 0, 'SRL_x_read_A_reg_20': 0, 'SRL_x_read_A_reg_21': 0, 'SRL_x_read_A_reg_22': 0, 'SRL_x_read_A_reg_23': 0, 'SRL_x_read_A_reg_24': 0, 'SRL_x_read_A_reg_25': 0, 'SRL_x_read_A_reg_26': 0, 'SRL_x_read_A_reg_27': 0, 'SRL_x_read_A_reg_28': 0, 'SRL_x_read_A_reg_29': 0, 'SRL_x_read_A_reg_30': 0, 'SRL_x_read_A_reg_31': 0, 'SRA_x_read_A_reg_0': 0, 'SRA_x_read_A_reg_1': 0, 'SRA_x_read_A_reg_2': 0, 'SRA_x_read_A_reg_3': 0, 'SRA_x_read_A_reg_4': 0, 'SRA_x_read_A_reg_5': 0, 'SRA_x_read_A_reg_6': 0, 'SRA_x_read_A_reg_7': 0, 'SRA_x_read_A_reg_8': 0, 'SRA_x_read_A_reg_9': 0, 'SRA_x_read_A_reg_10': 0, 'SRA_x_read_A_reg_11': 0, 'SRA_x_read_A_reg_12': 0, 'SRA_x_read_A_reg_13': 0, 'SRA_x_read_A_reg_14': 0, 'SRA_x_read_A_reg_15': 0, 'SRA_x_read_A_reg_16': 0, 'SRA_x_read_A_reg_17': 0, 'SRA_x_read_A_reg_18': 0, 'SRA_x_read_A_reg_19': 0, 'SRA_x_read_A_reg_20': 0, 'SRA_x_read_A_reg_21': 0, 'SRA_x_read_A_reg_22': 0, 'SRA_x_read_A_reg_23': 0, 'SRA_x_read_A_reg_24': 0, 'SRA_x_read_A_reg_25': 0, 'SRA_x_read_A_reg_26': 0, 'SRA_x_read_A_reg_27': 0, 'SRA_x_read_A_reg_28': 0, 'SRA_x_read_A_reg_29': 0, 'SRA_x_read_A_reg_30': 0, 'SRA_x_read_A_reg_31': 0, 'SLT_x_read_A_reg_0': 0, 'SLT_x_read_A_reg_1': 0, 'SLT_x_read_A_reg_2': 0, 'SLT_x_read_A_reg_3': 0, 'SLT_x_read_A_reg_4': 0, 'SLT_x_read_A_reg_5': 0, 'SLT_x_read_A_reg_6': 0, 'SLT_x_read_A_reg_7': 0, 'SLT_x_read_A_reg_8': 0, 'SLT_x_read_A_reg_9': 0, 'SLT_x_read_A_reg_10': 0, 'SLT_x_read_A_reg_11': 0, 'SLT_x_read_A_reg_12': 0, 'SLT_x_read_A_reg_13': 0, 'SLT_x_read_A_reg_14': 0, 'SLT_x_read_A_reg_15': 0, 'SLT_x_read_A_reg_16': 0, 'SLT_x_read_A_reg_17': 0, 'SLT_x_read_A_reg_18': 0, 'SLT_x_read_A_reg_19': 0, 'SLT_x_read_A_reg_20': 0, 'SLT_x_read_A_reg_21': 0, 'SLT_x_read_A_reg_22': 0, 'SLT_x_read_A_reg_23': 0, 'SLT_x_read_A_reg_24': 0, 'SLT_x_read_A_reg_25': 0, 'SLT_x_read_A_reg_26': 0, 'SLT_x_read_A_reg_27': 0, 'SLT_x_read_A_reg_28': 0, 'SLT_x_read_A_reg_29': 0, 'SLT_x_read_A_reg_30': 0, 'SLT_x_read_A_reg_31': 0, 'SLTU_x_read_A_reg_0': 0, 'SLTU_x_read_A_reg_1': 0, 'SLTU_x_read_A_reg_2': 0, 'SLTU_x_read_A_reg_3': 0, 'SLTU_x_read_A_reg_4': 0, 'SLTU_x_read_A_reg_5': 0, 'SLTU_x_read_A_reg_6': 0, 'SLTU_x_read_A_reg_7': 0, 'SLTU_x_read_A_reg_8': 0, 'SLTU_x_read_A_reg_9': 0, 'SLTU_x_read_A_reg_10': 0, 'SLTU_x_read_A_reg_11': 0, 'SLTU_x_read_A_reg_12': 0, 'SLTU_x_read_A_reg_13': 0, 'SLTU_x_read_A_reg_14': 0, 'SLTU_x_read_A_reg_15': 0, 'SLTU_x_read_A_reg_16': 0, 'SLTU_x_read_A_reg_17': 0, 'SLTU_x_read_A_reg_18': 0, 'SLTU_x_read_A_reg_19': 0, 'SLTU_x_read_A_reg_20': 0, 'SLTU_x_read_A_reg_21': 0, 'SLTU_x_read_A_reg_22': 0, 'SLTU_x_read_A_reg_23': 0, 'SLTU_x_read_A_reg_24': 0, 'SLTU_x_read_A_reg_25': 0, 'SLTU_x_read_A_reg_26': 0, 'SLTU_x_read_A_reg_27': 0, 'SLTU_x_read_A_reg_28': 0, 'SLTU_x_read_A_reg_29': 0, 'SLTU_x_read_A_reg_30': 0, 'SLTU_x_read_A_reg_31': 0, 'ADD_x_read_B_reg_0': 1, 'ADD_x_read_B_reg_1': 4, 'ADD_x_read_B_reg_2': 4, 'ADD_x_read_B_reg_3': 4, 'ADD_x_read_B_reg_4': 4, 'ADD_x_read_B_reg_5': 4, 'ADD_x_read_B_reg_6': 4, 'ADD_x_read_B_reg_7': 4, 'ADD_x_read_B_reg_8': 4, 'ADD_x_read_B_reg_9': 4, 'ADD_x_read_B_reg_10': 4, 'ADD_x_read_B_reg_11': 4, 'ADD_x_read_B_reg_12': 4, 'ADD_x_read_B_reg_13': 4, 'ADD_x_read_B_reg_14': 4, 'ADD_x_read_B_reg_15': 4, 'ADD_x_read_B_reg_16': 4, 'ADD_x_read_B_reg_17': 4, 'ADD_x_read_B_reg_18': 4, 'ADD_x_read_B_reg_19': 4, 'ADD_x_read_B_reg_20': 4, 'ADD_x_read_B_reg_21': 4, 'ADD_x_read_B_reg_22': 4, 'ADD_x_read_B_reg_23': 4, 'ADD_x_read_B_reg_24': 4, 'ADD_x_read_B_reg_25': 4, 'ADD_x_read_B_reg_26': 4, 'ADD_x_read_B_reg_27': 4, 'ADD_x_read_B_reg_28': 4, 'ADD_x_read_B_reg_29': 4, 'ADD_x_read_B_reg_30': 4, 'ADD_x_read_B_reg_31': 4, 'SUB_x_read_B_reg_0': 0, 'SUB_x_read_B_reg_1': 0, 'SUB_x_read_B_reg_2': 0, 'SUB_x_read_B_reg_3': 0, 'SUB_x_read_B_reg_4': 0, 'SUB_x_read_B_reg_5': 0, 'SUB_x_read_B_reg_6': 0, 'SUB_x_read_B_reg_7': 0, 'SUB_x_read_B_reg_8': 0, 'SUB_x_read_B_reg_9': 0, 'SUB_x_read_B_reg_10': 0, 'SUB_x_read_B_reg_11': 0, 'SUB_x_read_B_reg_12': 0, 'SUB_x_read_B_reg_13': 0, 'SUB_x_read_B_reg_14': 0, 'SUB_x_read_B_reg_15': 0, 'SUB_x_read_B_reg_16': 0, 'SUB_x_read_B_reg_17': 0, 'SUB_x_read_B_reg_18': 0, 'SUB_x_read_B_reg_19': 0, 'SUB_x_read_B_reg_20': 0, 'SUB_x_read_B_reg_21': 0, 'SUB_x_read_B_reg_22': 0, 'SUB_x_read_B_reg_23': 0, 'SUB_x_read_B_reg_24': 0, 'SUB_x_read_B_reg_25': 0, 'SUB_x_read_B_reg_26': 0, 'SUB_x_read_B_reg_27': 0, 'SUB_x_read_B_reg_28': 0, 'SUB_x_read_B_reg_29': 0, 'SUB_x_read_B_reg_30': 0, 'SUB_x_read_B_reg_31': 0, 'OR_x_read_B_reg_0': 0, 'OR_x_read_B_reg_1': 0, 'OR_x_read_B_reg_2': 0, 'OR_x_read_B_reg_3': 0, 'OR_x_read_B_reg_4': 0, 'OR_x_read_B_reg_5': 0, 'OR_x_read_B_reg_6': 0, 'OR_x_read_B_reg_7': 0, 'OR_x_read_B_reg_8': 0, 'OR_x_read_B_reg_9': 0, 'OR_x_read_B_reg_10': 0, 'OR_x_read_B_reg_11': 0, 'OR_x_read_B_reg_12': 0, 'OR_x_read_B_reg_13': 0, 'OR_x_read_B_reg_14': 0, 'OR_x_read_B_reg_15': 0, 'OR_x_read_B_reg_16': 0, 'OR_x_read_B_reg_17': 0, 'OR_x_read_B_reg_18': 0, 'OR_x_read_B_reg_19': 0, 'OR_x_read_B_reg_20': 0, 'OR_x_read_B_reg_21': 0, 'OR_x_read_B_reg_22': 0, 'OR_x_read_B_reg_23': 0, 'OR_x_read_B_reg_24': 0, 'OR_x_read_B_reg_25': 0, 'OR_x_read_B_reg_26': 0, 'OR_x_read_B_reg_27': 0, 'OR_x_read_B_reg_28': 0, 'OR_x_read_B_reg_29': 0, 'OR_x_read_B_reg_30': 0, 'OR_x_read_B_reg_31': 0, 'XOR_x_read_B_reg_0': 0, 'XOR_x_read_B_reg_1': 0, 'XOR_x_read_B_reg_2': 0, 'XOR_x_read_B_reg_3': 0, 'XOR_x_read_B_reg_4': 0, 'XOR_x_read_B_reg_5': 0, 'XOR_x_read_B_reg_6': 0, 'XOR_x_read_B_reg_7': 0, 'XOR_x_read_B_reg_8': 0, 'XOR_x_read_B_reg_9': 0, 'XOR_x_read_B_reg_10': 0, 'XOR_x_read_B_reg_11': 0, 'XOR_x_read_B_reg_12': 0, 'XOR_x_read_B_reg_13': 0, 'XOR_x_read_B_reg_14': 0, 'XOR_x_read_B_reg_15': 0, 'XOR_x_read_B_reg_16': 0, 'XOR_x_read_B_reg_17': 0, 'XOR_x_read_B_reg_18': 0, 'XOR_x_read_B_reg_19': 0, 'XOR_x_read_B_reg_20': 0, 'XOR_x_read_B_reg_21': 0, 'XOR_x_read_B_reg_22': 0, 'XOR_x_read_B_reg_23': 0, 'XOR_x_read_B_reg_24': 0, 'XOR_x_read_B_reg_25': 0, 'XOR_x_read_B_reg_26': 0, 'XOR_x_read_B_reg_27': 0, 'XOR_x_read_B_reg_28': 0, 'XOR_x_read_B_reg_29': 0, 'XOR_x_read_B_reg_30': 0, 'XOR_x_read_B_reg_31': 0, 'AND_x_read_B_reg_0': 0, 'AND_x_read_B_reg_1': 0, 'AND_x_read_B_reg_2': 0, 'AND_x_read_B_reg_3': 0, 'AND_x_read_B_reg_4': 0, 'AND_x_read_B_reg_5': 0, 'AND_x_read_B_reg_6': 0, 'AND_x_read_B_reg_7': 0, 'AND_x_read_B_reg_8': 0, 'AND_x_read_B_reg_9': 0, 'AND_x_read_B_reg_10': 0, 'AND_x_read_B_reg_11': 0, 'AND_x_read_B_reg_12': 0, 'AND_x_read_B_reg_13': 0, 'AND_x_read_B_reg_14': 0, 'AND_x_read_B_reg_15': 0, 'AND_x_read_B_reg_16': 0, 'AND_x_read_B_reg_17': 0, 'AND_x_read_B_reg_18': 0, 'AND_x_read_B_reg_19': 0, 'AND_x_read_B_reg_20': 0, 'AND_x_read_B_reg_21': 0, 'AND_x_read_B_reg_22': 0, 'AND_x_read_B_reg_23': 0, 'AND_x_read_B_reg_24': 0, 'AND_x_read_B_reg_25': 0, 'AND_x_read_B_reg_26': 0, 'AND_x_read_B_reg_27': 0, 'AND_x_read_B_reg_28': 0, 'AND_x_read_B_reg_29': 0, 'AND_x_read_B_reg_30': 0, 'AND_x_read_B_reg_31': 0, 'SLL_x_read_B_reg_0': 0, 'SLL_x_read_B_reg_1': 0, 'SLL_x_read_B_reg_2': 0, 'SLL_x_read_B_reg_3': 0, 'SLL_x_read_B_reg_4': 0, 'SLL_x_read_B_reg_5': 0, 'SLL_x_read_B_reg_6': 0, 'SLL_x_read_B_reg_7': 0, 'SLL_x_read_B_reg_8': 0, 'SLL_x_read_B_reg_9': 0, 'SLL_x_read_B_reg_10': 0, 'SLL_x_read_B_reg_11': 0, 'SLL_x_read_B_reg_12': 0, 'SLL_x_read_B_reg_13': 0, 'SLL_x_read_B_reg_14': 0, 'SLL_x_read_B_reg_15': 0, 'SLL_x_read_B_reg_16': 0, 'SLL_x_read_B_reg_17': 0, 'SLL_x_read_B_reg_18': 0, 'SLL_x_read_B_reg_19': 0, 'SLL_x_read_B_reg_20': 0, 'SLL_x_read_B_reg_21': 0, 'SLL_x_read_B_reg_22': 0, 'SLL_x_read_B_reg_23': 0, 'SLL_x_read_B_reg_24': 0, 'SLL_x_read_B_reg_25': 0, 'SLL_x_read_B_reg_26': 0, 'SLL_x_read_B_reg_27': 0, 'SLL_x_read_B_reg_28': 0, 'SLL_x_read_B_reg_29': 0, 'SLL_x_read_B_reg_30': 0, 'SLL_x_read_B_reg_31': 0, 'SRL_x_read_B_reg_0': 0, 'SRL_x_read_B_reg_1': 0, 'SRL_x_read_B_reg_2': 0, 'SRL_x_read_B_reg_3': 0, 'SRL_x_read_B_reg_4': 0, 'SRL_x_read_B_reg_5': 0, 'SRL_x_read_B_reg_6': 0, 'SRL_x_read_B_reg_7': 0, 'SRL_x_read_B_reg_8': 0, 'SRL_x_read_B_reg_9': 0, 'SRL_x_read_B_reg_10': 0, 'SRL_x_read_B_reg_11': 0, 'SRL_x_read_B_reg_12': 0, 'SRL_x_read_B_reg_13': 0, 'SRL_x_read_B_reg_14': 0, 'SRL_x_read_B_reg_15': 0, 'SRL_x_read_B_reg_16': 0, 'SRL_x_read_B_reg_17': 0, 'SRL_x_read_B_reg_18': 0, 'SRL_x_read_B_reg_19': 0, 'SRL_x_read_B_reg_20': 0, 'SRL_x_read_B_reg_21': 0, 'SRL_x_read_B_reg_22': 0, 'SRL_x_read_B_reg_23': 0, 'SRL_x_read_B_reg_24': 0, 'SRL_x_read_B_reg_25': 0, 'SRL_x_read_B_reg_26': 0, 'SRL_x_read_B_reg_27': 0, 'SRL_x_read_B_reg_28': 0, 'SRL_x_read_B_reg_29': 0, 'SRL_x_read_B_reg_30': 0, 'SRL_x_read_B_reg_31': 0, 'SRA_x_read_B_reg_0': 0, 'SRA_x_read_B_reg_1': 0, 'SRA_x_read_B_reg_2': 0, 'SRA_x_read_B_reg_3': 0, 'SRA_x_read_B_reg_4': 0, 'SRA_x_read_B_reg_5': 0, 'SRA_x_read_B_reg_6': 0, 'SRA_x_read_B_reg_7': 0, 'SRA_x_read_B_reg_8': 0, 'SRA_x_read_B_reg_9': 0, 'SRA_x_read_B_reg_10': 0, 'SRA_x_read_B_reg_11': 0, 'SRA_x_read_B_reg_12': 0, 'SRA_x_read_B_reg_13': 0, 'SRA_x_read_B_reg_14': 0, 'SRA_x_read_B_reg_15': 0, 'SRA_x_read_B_reg_16': 0, 'SRA_x_read_B_reg_17': 0, 'SRA_x_read_B_reg_18': 0, 'SRA_x_read_B_reg_19': 0, 'SRA_x_read_B_reg_20': 0, 'SRA_x_read_B_reg_21': 0, 'SRA_x_read_B_reg_22': 0, 'SRA_x_read_B_reg_23': 0, 'SRA_x_read_B_reg_24': 0, 'SRA_x_read_B_reg_25': 0, 'SRA_x_read_B_reg_26': 0, 'SRA_x_read_B_reg_27': 0, 'SRA_x_read_B_reg_28': 0, 'SRA_x_read_B_reg_29': 0, 'SRA_x_read_B_reg_30': 0, 'SRA_x_read_B_reg_31': 0, 'SLT_x_read_B_reg_0': 0, 'SLT_x_read_B_reg_1': 0, 'SLT_x_read_B_reg_2': 0, 'SLT_x_read_B_reg_3': 0, 'SLT_x_read_B_reg_4': 0, 'SLT_x_read_B_reg_5': 0, 'SLT_x_read_B_reg_6': 0, 'SLT_x_read_B_reg_7': 0, 'SLT_x_read_B_reg_8': 0, 'SLT_x_read_B_reg_9': 0, 'SLT_x_read_B_reg_10': 0, 'SLT_x_read_B_reg_11': 0, 'SLT_x_read_B_reg_12': 0, 'SLT_x_read_B_reg_13': 0, 'SLT_x_read_B_reg_14': 0, 'SLT_x_read_B_reg_15': 0, 'SLT_x_read_B_reg_16': 0, 'SLT_x_read_B_reg_17': 0, 'SLT_x_read_B_reg_18': 0, 'SLT_x_read_B_reg_19': 0, 'SLT_x_read_B_reg_20': 0, 'SLT_x_read_B_reg_21': 0, 'SLT_x_read_B_reg_22': 0, 'SLT_x_read_B_reg_23': 0, 'SLT_x_read_B_reg_24': 0, 'SLT_x_read_B_reg_25': 0, 'SLT_x_read_B_reg_26': 0, 'SLT_x_read_B_reg_27': 0, 'SLT_x_read_B_reg_28': 0, 'SLT_x_read_B_reg_29': 0, 'SLT_x_read_B_reg_30': 0, 'SLT_x_read_B_reg_31': 0, 'SLTU_x_read_B_reg_0': 0, 'SLTU_x_read_B_reg_1': 0, 'SLTU_x_read_B_reg_2': 0, 'SLTU_x_read_B_reg_3': 0, 'SLTU_x_read_B_reg_4': 0, 'SLTU_x_read_B_reg_5': 0, 'SLTU_x_read_B_reg_6': 0, 'SLTU_x_read_B_reg_7': 0, 'SLTU_x_read_B_reg_8': 0, 'SLTU_x_read_B_reg_9': 0, 'SLTU_x_read_B_reg_10': 0, 'SLTU_x_read_B_reg_11': 0, 'SLTU_x_read_B_reg_12': 0, 'SLTU_x_read_B_reg_13': 0, 'SLTU_x_read_B_reg_14': 0, 'SLTU_x_read_B_reg_15': 0, 'SLTU_x_read_B_reg_16': 0, 'SLTU_x_read_B_reg_17': 0, 'SLTU_x_read_B_reg_18': 0, 'SLTU_x_read_B_reg_19': 0, 'SLTU_x_read_B_reg_20': 0, 'SLTU_x_read_B_reg_21': 0, 'SLTU_x_read_B_reg_22': 0, 'SLTU_x_read_B_reg_23': 0, 'SLTU_x_read_B_reg_24': 0, 'SLTU_x_read_B_reg_25': 0, 'SLTU_x_read_B_reg_26': 0, 'SLTU_x_read_B_reg_27': 0, 'SLTU_x_read_B_reg_28': 0, 'SLTU_x_read_B_reg_29': 0, 'SLTU_x_read_B_reg_30': 0, 'SLTU_x_read_B_reg_31': 0, 'ADD_x_write_reg_0': 1, 'ADD_x_write_reg_1': 0, 'ADD_x_write_reg_2': 0, 'ADD_x_write_reg_3': 0, 'ADD_x_write_reg_4': 0, 'ADD_x_write_reg_5': 0, 'ADD_x_write_reg_6': 124, 'ADD_x_write_reg_7': 0, 'ADD_x_write_reg_8': 0, 'ADD_x_write_reg_9': 0, 'ADD_x_write_reg_10': 0, 'ADD_x_write_reg_11': 0, 'ADD_x_write_reg_12': 0, 'ADD_x_write_reg_13': 0, 'ADD_x_write_reg_14': 0, 'ADD_x_write_reg_15': 0, 'ADD_x_write_reg_16': 0, 'ADD_x_write_reg_17': 0, 'ADD_x_write_reg_18': 0, 'ADD_x_write_reg_19': 0, 'ADD_x_write_reg_20': 0, 'ADD_x_write_reg_21': 0, 'ADD_x_write_reg_22': 0, 'ADD_x_write_reg_23': 0, 'ADD_x_write_reg_24': 0, 'ADD_x_write_reg_25': 0, 'ADD_x_write_reg_26': 0, 'ADD_x_write_reg_27': 0, 'ADD_x_write_reg_28': 0, 'ADD_x_write_reg_29': 0, 'ADD_x_write_reg_30': 0, 'ADD_x_write_reg_31': 0, 'SUB_x_write_reg_0': 0, 'SUB_x_write_reg_1': 0, 'SUB_x_write_reg_2': 0, 'SUB_x_write_reg_3': 0, 'SUB_x_write_reg_4': 0, 'SUB_x_write_reg_5': 0, 'SUB_x_write_reg_6': 0, 'SUB_x_write_reg_7': 0, 'SUB_x_write_reg_8': 0, 'SUB_x_write_reg_9': 0, 'SUB_x_write_reg_10': 0, 'SUB_x_write_reg_11': 0, 'SUB_x_write_reg_12': 0, 'SUB_x_write_reg_13': 0, 'SUB_x_write_reg_14': 0, 'SUB_x_write_reg_15': 0, 'SUB_x_write_reg_16': 0, 'SUB_x_write_reg_17': 0, 'SUB_x_write_reg_18': 0, 'SUB_x_write_reg_19': 0, 'SUB_x_write_reg_20': 0, 'SUB_x_write_reg_21': 0, 'SUB_x_write_reg_22': 0, 'SUB_x_write_reg_23': 0, 'SUB_x_write_reg_24': 0, 'SUB_x_write_reg_25': 0, 'SUB_x_write_reg_26': 0, 'SUB_x_write_reg_27': 0, 'SUB_x_write_reg_28': 0, 'SUB_x_write_reg_29': 0, 'SUB_x_write_reg_30': 0, 'SUB_x_write_reg_31': 0, 'OR_x_write_reg_0': 0, 'OR_x_write_reg_1': 0, 'OR_x_write_reg_2': 0, 'OR_x_write_reg_3': 0, 'OR_x_write_reg_4': 0, 'OR_x_write_reg_5': 0, 'OR_x_write_reg_6': 0, 'OR_x_write_reg_7': 0, 'OR_x_write_reg_8': 0, 'OR_x_write_reg_9': 0, 'OR_x_write_reg_10': 0, 'OR_x_write_reg_11': 0, 'OR_x_write_reg_12': 0, 'OR_x_write_reg_13': 0, 'OR_x_write_reg_14': 0, 'OR_x_write_reg_15': 0, 'OR_x_write_reg_16': 0, 'OR_x_write_reg_17': 0, 'OR_x_write_reg_18': 0, 'OR_x_write_reg_19': 0, 'OR_x_write_reg_20': 0, 'OR_x_write_reg_21': 0, 'OR_x_write_reg_22': 0, 'OR_x_write_reg_23': 0, 'OR_x_write_reg_24': 0, 'OR_x_write_reg_25': 0, 'OR_x_write_reg_26': 0, 'OR_x_write_reg_27': 0, 'OR_x_write_reg_28': 0, 'OR_x_write_reg_29': 0, 'OR_x_write_reg_30': 0, 'OR_x_write_reg_31': 0, 'XOR_x_write_reg_0': 0, 'XOR_x_write_reg_1': 0, 'XOR_x_write_reg_2': 0, 'XOR_x_write_reg_3': 0, 'XOR_x_write_reg_4': 0, 'XOR_x_write_reg_5': 0, 'XOR_x_write_reg_6': 0, 'XOR_x_write_reg_7': 0, 'XOR_x_write_reg_8': 0, 'XOR_x_write_reg_9': 0, 'XOR_x_write_reg_10': 0, 'XOR_x_write_reg_11': 0, 'XOR_x_write_reg_12': 0, 'XOR_x_write_reg_13': 0, 'XOR_x_write_reg_14': 0, 'XOR_x_write_reg_15': 0, 'XOR_x_write_reg_16': 0, 'XOR_x_write_reg_17': 0, 'XOR_x_write_reg_18': 0, 'XOR_x_write_reg_19': 0, 'XOR_x_write_reg_20': 0, 'XOR_x_write_reg_21': 0, 'XOR_x_write_reg_22': 0, 'XOR_x_write_reg_23': 0, 'XOR_x_write_reg_24': 0, 'XOR_x_write_reg_25': 0, 'XOR_x_write_reg_26': 0, 'XOR_x_write_reg_27': 0, 'XOR_x_write_reg_28': 0, 'XOR_x_write_reg_29': 0, 'XOR_x_write_reg_30': 0, 'XOR_x_write_reg_31': 0, 'AND_x_write_reg_0': 0, 'AND_x_write_reg_1': 0, 'AND_x_write_reg_2': 0, 'AND_x_write_reg_3': 0, 'AND_x_write_reg_4': 0, 'AND_x_write_reg_5': 0, 'AND_x_write_reg_6': 0, 'AND_x_write_reg_7': 0, 'AND_x_write_reg_8': 0, 'AND_x_write_reg_9': 0, 'AND_x_write_reg_10': 0, 'AND_x_write_reg_11': 0, 'AND_x_write_reg_12': 0, 'AND_x_write_reg_13': 0, 'AND_x_write_reg_14': 0, 'AND_x_write_reg_15': 0, 'AND_x_write_reg_16': 0, 'AND_x_write_reg_17': 0, 'AND_x_write_reg_18': 0, 'AND_x_write_reg_19': 0, 'AND_x_write_reg_20': 0, 'AND_x_write_reg_21': 0, 'AND_x_write_reg_22': 0, 'AND_x_write_reg_23': 0, 'AND_x_write_reg_24': 0, 'AND_x_write_reg_25': 0, 'AND_x_write_reg_26': 0, 'AND_x_write_reg_27': 0, 'AND_x_write_reg_28': 0, 'AND_x_write_reg_29': 0, 'AND_x_write_reg_30': 0, 'AND_x_write_reg_31': 0, 'SLL_x_write_reg_0': 0, 'SLL_x_write_reg_1': 0, 'SLL_x_write_reg_2': 0, 'SLL_x_write_reg_3': 0, 'SLL_x_write_reg_4': 0, 'SLL_x_write_reg_5': 0, 'SLL_x_write_reg_6': 0, 'SLL_x_write_reg_7': 0, 'SLL_x_write_reg_8': 0, 'SLL_x_write_reg_9': 0, 'SLL_x_write_reg_10': 0, 'SLL_x_write_reg_11': 0, 'SLL_x_write_reg_12': 0, 'SLL_x_write_reg_13': 0, 'SLL_x_write_reg_14': 0, 'SLL_x_write_reg_15': 0, 'SLL_x_write_reg_16': 0, 'SLL_x_write_reg_17': 0, 'SLL_x_write_reg_18': 0, 'SLL_x_write_reg_19': 0, 'SLL_x_write_reg_20': 0, 'SLL_x_write_reg_21': 0, 'SLL_x_write_reg_22': 0, 'SLL_x_write_reg_23': 0, 'SLL_x_write_reg_24': 0, 'SLL_x_write_reg_25': 0, 'SLL_x_write_reg_26': 0, 'SLL_x_write_reg_27': 0, 'SLL_x_write_reg_28': 0, 'SLL_x_write_reg_29': 0, 'SLL_x_write_reg_30': 0, 'SLL_x_write_reg_31': 0, 'SRL_x_write_reg_0': 0, 'SRL_x_write_reg_1': 0, 'SRL_x_write_reg_2': 0, 'SRL_x_write_reg_3': 0, 'SRL_x_write_reg_4': 0, 'SRL_x_write_reg_5': 0, 'SRL_x_write_reg_6': 0, 'SRL_x_write_reg_7': 0, 'SRL_x_write_reg_8': 0, 'SRL_x_write_reg_9': 0, 'SRL_x_write_reg_10': 0, 'SRL_x_write_reg_11': 0, 'SRL_x_write_reg_12': 0, 'SRL_x_write_reg_13': 0, 'SRL_x_write_reg_14': 0, 'SRL_x_write_reg_15': 0, 'SRL_x_write_reg_16': 0, 'SRL_x_write_reg_17': 0, 'SRL_x_write_reg_18': 0, 'SRL_x_write_reg_19': 0, 'SRL_x_write_reg_20': 0, 'SRL_x_write_reg_21': 0, 'SRL_x_write_reg_22': 0, 'SRL_x_write_reg_23': 0, 'SRL_x_write_reg_24': 0, 'SRL_x_write_reg_25': 0, 'SRL_x_write_reg_26': 0, 'SRL_x_write_reg_27': 0, 'SRL_x_write_reg_28': 0, 'SRL_x_write_reg_29': 0, 'SRL_x_write_reg_30': 0, 'SRL_x_write_reg_31': 0, 'SRA_x_write_reg_0': 0, 'SRA_x_write_reg_1': 0, 'SRA_x_write_reg_2': 0, 'SRA_x_write_reg_3': 0, 'SRA_x_write_reg_4': 0, 'SRA_x_write_reg_5': 0, 'SRA_x_write_reg_6': 0, 'SRA_x_write_reg_7': 0, 'SRA_x_write_reg_8': 0, 'SRA_x_write_reg_9': 0, 'SRA_x_write_reg_10': 0, 'SRA_x_write_reg_11': 0, 'SRA_x_write_reg_12': 0, 'SRA_x_write_reg_13': 0, 'SRA_x_write_reg_14': 0, 'SRA_x_write_reg_15': 0, 'SRA_x_write_reg_16': 0, 'SRA_x_write_reg_17': 0, 'SRA_x_write_reg_18': 0, 'SRA_x_write_reg_19': 0, 'SRA_x_write_reg_20': 0, 'SRA_x_write_reg_21': 0, 'SRA_x_write_reg_22': 0, 'SRA_x_write_reg_23': 0, 'SRA_x_write_reg_24': 0, 'SRA_x_write_reg_25': 0, 'SRA_x_write_reg_26': 0, 'SRA_x_write_reg_27': 0, 'SRA_x_write_reg_28': 0, 'SRA_x_write_reg_29': 0, 'SRA_x_write_reg_30': 0, 'SRA_x_write_reg_31': 0, 'SLT_x_write_reg_0': 0, 'SLT_x_write_reg_1': 0, 'SLT_x_write_reg_2': 0, 'SLT_x_write_reg_3': 0, 'SLT_x_write_reg_4': 0, 'SLT_x_write_reg_5': 0, 'SLT_x_write_reg_6': 0, 'SLT_x_write_reg_7': 0, 'SLT_x_write_reg_8': 0, 'SLT_x_write_reg_9': 0, 'SLT_x_write_reg_10': 0, 'SLT_x_write_reg_11': 0, 'SLT_x_write_reg_12': 0, 'SLT_x_write_reg_13': 0, 'SLT_x_write_reg_14': 0, 'SLT_x_write_reg_15': 0, 'SLT_x_write_reg_16': 0, 'SLT_x_write_reg_17': 0, 'SLT_x_write_reg_18': 0, 'SLT_x_write_reg_19': 0, 'SLT_x_write_reg_20': 0, 'SLT_x_write_reg_21': 0, 'SLT_x_write_reg_22': 0, 'SLT_x_write_reg_23': 0, 'SLT_x_write_reg_24': 0, 'SLT_x_write_reg_25': 0, 'SLT_x_write_reg_26': 0, 'SLT_x_write_reg_27': 0, 'SLT_x_write_reg_28': 0, 'SLT_x_write_reg_29': 0, 'SLT_x_write_reg_30': 0, 'SLT_x_write_reg_31': 0, 'SLTU_x_write_reg_0': 0, 'SLTU_x_write_reg_1': 0, 'SLTU_x_write_reg_2': 0, 'SLTU_x_write_reg_3': 0, 'SLTU_x_write_reg_4': 0, 'SLTU_x_write_reg_5': 0, 'SLTU_x_write_reg_6': 0, 'SLTU_x_write_reg_7': 0, 'SLTU_x_write_reg_8': 0, 'SLTU_x_write_reg_9': 0, 'SLTU_x_write_reg_10': 0, 'SLTU_x_write_reg_11': 0, 'SLTU_x_write_reg_12': 0, 'SLTU_x_write_reg_13': 0, 'SLTU_x_write_reg_14': 0, 'SLTU_x_write_reg_15': 0, 'SLTU_x_write_reg_16': 0, 'SLTU_x_write_reg_17': 0, 'SLTU_x_write_reg_18': 0, 'SLTU_x_write_reg_19': 0, 'SLTU_x_write_reg_20': 0, 'SLTU_x_write_reg_21': 0, 'SLTU_x_write_reg_22': 0, 'SLTU_x_write_reg_23': 0, 'SLTU_x_write_reg_24': 0, 'SLTU_x_write_reg_25': 0, 'SLTU_x_write_reg_26': 0, 'SLTU_x_write_reg_27': 0, 'SLTU_x_write_reg_28': 0, 'SLTU_x_write_reg_29': 0, 'SLTU_x_write_reg_30': 0, 'SLTU_x_write_reg_31': 0, 'ADDI_x_read_A_reg_0': 1, 'ADDI_x_read_A_reg_1': 0, 'ADDI_x_read_A_reg_2': 0, 'ADDI_x_read_A_reg_3': 0, 'ADDI_x_read_A_reg_4': 0, 'ADDI_x_read_A_reg_5': 0, 'ADDI_x_read_A_reg_6': 31, 'ADDI_x_read_A_reg_7': 0, 'ADDI_x_read_A_reg_8': 0, 'ADDI_x_read_A_reg_9': 0, 'ADDI_x_read_A_reg_10': 0, 'ADDI_x_read_A_reg_11': 0, 'ADDI_x_read_A_reg_12': 0, 'ADDI_x_read_A_reg_13': 0, 'ADDI_x_read_A_reg_14': 0, 'ADDI_x_read_A_reg_15': 0, 'ADDI_x_read_A_reg_16': 0, 'ADDI_x_read_A_reg_17': 0, 'ADDI_x_read_A_reg_18': 0, 'ADDI_x_read_A_reg_19': 0, 'ADDI_x_read_A_reg_20': 0, 'ADDI_x_read_A_reg_21': 0, 'ADDI_x_read_A_reg_22': 0, 'ADDI_x_read_A_reg_23': 0, 'ADDI_x_read_A_reg_24': 0, 'ADDI_x_read_A_reg_25': 0, 'ADDI_x_read_A_reg_26': 0, 'ADDI_x_read_A_reg_27': 0, 'ADDI_x_read_A_reg_28': 0, 'ADDI_x_read_A_reg_29': 0, 'ADDI_x_read_A_reg_30': 0, 'ADDI_x_read_A_reg_31': 0, 'SUBI_x_read_A_reg_0': 0, 'SUBI_x_read_A_reg_1': 0, 'SUBI_x_read_A_reg_2': 0, 'SUBI_x_read_A_reg_3': 0, 'SUBI_x_read_A_reg_4': 0, 'SUBI_x_read_A_reg_5': 0, 'SUBI_x_read_A_reg_6': 0, 'SUBI_x_read_A_reg_7': 0, 'SUBI_x_read_A_reg_8': 0, 'SUBI_x_read_A_reg_9': 0, 'SUBI_x_read_A_reg_10': 0, 'SUBI_x_read_A_reg_11': 0, 'SUBI_x_read_A_reg_12': 0, 'SUBI_x_read_A_reg_13': 0, 'SUBI_x_read_A_reg_14': 0, 'SUBI_x_read_A_reg_15': 0, 'SUBI_x_read_A_reg_16': 0, 'SUBI_x_read_A_reg_17': 0, 'SUBI_x_read_A_reg_18': 0, 'SUBI_x_read_A_reg_19': 0, 'SUBI_x_read_A_reg_20': 0, 'SUBI_x_read_A_reg_21': 0, 'SUBI_x_read_A_reg_22': 0, 'SUBI_x_read_A_reg_23': 0, 'SUBI_x_read_A_reg_24': 0, 'SUBI_x_read_A_reg_25': 0, 'SUBI_x_read_A_reg_26': 0, 'SUBI_x_read_A_reg_27': 0, 'SUBI_x_read_A_reg_28': 0, 'SUBI_x_read_A_reg_29': 0, 'SUBI_x_read_A_reg_30': 0, 'SUBI_x_read_A_reg_31': 0, 'ORI_x_read_A_reg_0': 0, 'ORI_x_read_A_reg_1': 0, 'ORI_x_read_A_reg_2': 0, 'ORI_x_read_A_reg_3': 0, 'ORI_x_read_A_reg_4': 0, 'ORI_x_read_A_reg_5': 0, 'ORI_x_read_A_reg_6': 0, 'ORI_x_read_A_reg_7': 0, 'ORI_x_read_A_reg_8': 0, 'ORI_x_read_A_reg_9': 0, 'ORI_x_read_A_reg_10': 0, 'ORI_x_read_A_reg_11': 0, 'ORI_x_read_A_reg_12': 0, 'ORI_x_read_A_reg_13': 0, 'ORI_x_read_A_reg_14': 0, 'ORI_x_read_A_reg_15': 0, 'ORI_x_read_A_reg_16': 0, 'ORI_x_read_A_reg_17': 0, 'ORI_x_read_A_reg_18': 0, 'ORI_x_read_A_reg_19': 0, 'ORI_x_read_A_reg_20': 0, 'ORI_x_read_A_reg_21': 0, 'ORI_x_read_A_reg_22': 0, 'ORI_x_read_A_reg_23': 0, 'ORI_x_read_A_reg_24': 0, 'ORI_x_read_A_reg_25': 0, 'ORI_x_read_A_reg_26': 0, 'ORI_x_read_A_reg_27': 0, 'ORI_x_read_A_reg_28': 0, 'ORI_x_read_A_reg_29': 0, 'ORI_x_read_A_reg_30': 0, 'ORI_x_read_A_reg_31': 0, 'XORI_x_read_A_reg_0': 0, 'XORI_x_read_A_reg_1': 0, 'XORI_x_read_A_reg_2': 0, 'XORI_x_read_A_reg_3': 0, 'XORI_x_read_A_reg_4': 0, 'XORI_x_read_A_reg_5': 0, 'XORI_x_read_A_reg_6': 0, 'XORI_x_read_A_reg_7': 0, 'XORI_x_read_A_reg_8': 0, 'XORI_x_read_A_reg_9': 0, 'XORI_x_read_A_reg_10': 0, 'XORI_x_read_A_reg_11': 0, 'XORI_x_read_A_reg_12': 0, 'XORI_x_read_A_reg_13': 0, 'XORI_x_read_A_reg_14': 0, 'XORI_x_read_A_reg_15': 0, 'XORI_x_read_A_reg_16': 0, 'XORI_x_read_A_reg_17': 0, 'XORI_x_read_A_reg_18': 0, 'XORI_x_read_A_reg_19': 0, 'XORI_x_read_A_reg_20': 0, 'XORI_x_read_A_reg_21': 0, 'XORI_x_read_A_reg_22': 0, 'XORI_x_read_A_reg_23': 0, 'XORI_x_read_A_reg_24': 0, 'XORI_x_read_A_reg_25': 0, 'XORI_x_read_A_reg_26': 0, 'XORI_x_read_A_reg_27': 0, 'XORI_x_read_A_reg_28': 0, 'XORI_x_read_A_reg_29': 0, 'XORI_x_read_A_reg_30': 0, 'XORI_x_read_A_reg_31': 0, 'ANDI_x_read_A_reg_0': 0, 'ANDI_x_read_A_reg_1': 0, 'ANDI_x_read_A_reg_2': 0, 'ANDI_x_read_A_reg_3': 0, 'ANDI_x_read_A_reg_4': 0, 'ANDI_x_read_A_reg_5': 0, 'ANDI_x_read_A_reg_6': 0, 'ANDI_x_read_A_reg_7': 0, 'ANDI_x_read_A_reg_8': 0, 'ANDI_x_read_A_reg_9': 0, 'ANDI_x_read_A_reg_10': 0, 'ANDI_x_read_A_reg_11': 0, 'ANDI_x_read_A_reg_12': 0, 'ANDI_x_read_A_reg_13': 0, 'ANDI_x_read_A_reg_14': 0, 'ANDI_x_read_A_reg_15': 0, 'ANDI_x_read_A_reg_16': 0, 'ANDI_x_read_A_reg_17': 0, 'ANDI_x_read_A_reg_18': 0, 'ANDI_x_read_A_reg_19': 0, 'ANDI_x_read_A_reg_20': 0, 'ANDI_x_read_A_reg_21': 0, 'ANDI_x_read_A_reg_22': 0, 'ANDI_x_read_A_reg_23': 0, 'ANDI_x_read_A_reg_24': 0, 'ANDI_x_read_A_reg_25': 0, 'ANDI_x_read_A_reg_26': 0, 'ANDI_x_read_A_reg_27': 0, 'ANDI_x_read_A_reg_28': 0, 'ANDI_x_read_A_reg_29': 0, 'ANDI_x_read_A_reg_30': 0, 'ANDI_x_read_A_reg_31': 0, 'SLLI_x_read_A_reg_0': 0, 'SLLI_x_read_A_reg_1': 0, 'SLLI_x_read_A_reg_2': 0, 'SLLI_x_read_A_reg_3': 0, 'SLLI_x_read_A_reg_4': 0, 'SLLI_x_read_A_reg_5': 0, 'SLLI_x_read_A_reg_6': 0, 'SLLI_x_read_A_reg_7': 0, 'SLLI_x_read_A_reg_8': 0, 'SLLI_x_read_A_reg_9': 0, 'SLLI_x_read_A_reg_10': 0, 'SLLI_x_read_A_reg_11': 0, 'SLLI_x_read_A_reg_12': 0, 'SLLI_x_read_A_reg_13': 0, 'SLLI_x_read_A_reg_14': 0, 'SLLI_x_read_A_reg_15': 0, 'SLLI_x_read_A_reg_16': 0, 'SLLI_x_read_A_reg_17': 0, 'SLLI_x_read_A_reg_18': 0, 'SLLI_x_read_A_reg_19': 0, 'SLLI_x_read_A_reg_20': 0, 'SLLI_x_read_A_reg_21': 0, 'SLLI_x_read_A_reg_22': 0, 'SLLI_x_read_A_reg_23': 0, 'SLLI_x_read_A_reg_24': 0, 'SLLI_x_read_A_reg_25': 0, 'SLLI_x_read_A_reg_26': 0, 'SLLI_x_read_A_reg_27': 0, 'SLLI_x_read_A_reg_28': 0, 'SLLI_x_read_A_reg_29': 0, 'SLLI_x_read_A_reg_30': 0, 'SLLI_x_read_A_reg_31': 0, 'SRLI_x_read_A_reg_0': 0, 'SRLI_x_read_A_reg_1': 0, 'SRLI_x_read_A_reg_2': 0, 'SRLI_x_read_A_reg_3': 0, 'SRLI_x_read_A_reg_4': 0, 'SRLI_x_read_A_reg_5': 0, 'SRLI_x_read_A_reg_6': 0, 'SRLI_x_read_A_reg_7': 0, 'SRLI_x_read_A_reg_8': 0, 'SRLI_x_read_A_reg_9': 0, 'SRLI_x_read_A_reg_10': 0, 'SRLI_x_read_A_reg_11': 0, 'SRLI_x_read_A_reg_12': 0, 'SRLI_x_read_A_reg_13': 0, 'SRLI_x_read_A_reg_14': 0, 'SRLI_x_read_A_reg_15': 0, 'SRLI_x_read_A_reg_16': 0, 'SRLI_x_read_A_reg_17': 0, 'SRLI_x_read_A_reg_18': 0, 'SRLI_x_read_A_reg_19': 0, 'SRLI_x_read_A_reg_20': 0, 'SRLI_x_read_A_reg_21': 0, 'SRLI_x_read_A_reg_22': 0, 'SRLI_x_read_A_reg_23': 0, 'SRLI_x_read_A_reg_24': 0, 'SRLI_x_read_A_reg_25': 0, 'SRLI_x_read_A_reg_26': 0, 'SRLI_x_read_A_reg_27': 0, 'SRLI_x_read_A_reg_28': 0, 'SRLI_x_read_A_reg_29': 0, 'SRLI_x_read_A_reg_30': 0, 'SRLI_x_read_A_reg_31': 0, 'SRAI_x_read_A_reg_0': 0, 'SRAI_x_read_A_reg_1': 0, 'SRAI_x_read_A_reg_2': 0, 'SRAI_x_read_A_reg_3': 0, 'SRAI_x_read_A_reg_4': 0, 'SRAI_x_read_A_reg_5': 0, 'SRAI_x_read_A_reg_6': 0, 'SRAI_x_read_A_reg_7': 0, 'SRAI_x_read_A_reg_8': 0, 'SRAI_x_read_A_reg_9': 0, 'SRAI_x_read_A_reg_10': 0, 'SRAI_x_read_A_reg_11': 0, 'SRAI_x_read_A_reg_12': 0, 'SRAI_x_read_A_reg_13': 0, 'SRAI_x_read_A_reg_14': 0, 'SRAI_x_read_A_reg_15': 0, 'SRAI_x_read_A_reg_16': 0, 'SRAI_x_read_A_reg_17': 0, 'SRAI_x_read_A_reg_18': 0, 'SRAI_x_read_A_reg_19': 0, 'SRAI_x_read_A_reg_20': 0, 'SRAI_x_read_A_reg_21': 0, 'SRAI_x_read_A_reg_22': 0, 'SRAI_x_read_A_reg_23': 0, 'SRAI_x_read_A_reg_24': 0, 'SRAI_x_read_A_reg_25': 0, 'SRAI_x_read_A_reg_26': 0, 'SRAI_x_read_A_reg_27': 0, 'SRAI_x_read_A_reg_28': 0, 'SRAI_x_read_A_reg_29': 0, 'SRAI_x_read_A_reg_30': 0, 'SRAI_x_read_A_reg_31': 0, 'SLTI_x_read_A_reg_0': 0, 'SLTI_x_read_A_reg_1': 0, 'SLTI_x_read_A_reg_2': 0, 'SLTI_x_read_A_reg_3': 0, 'SLTI_x_read_A_reg_4': 0, 'SLTI_x_read_A_reg_5': 0, 'SLTI_x_read_A_reg_6': 0, 'SLTI_x_read_A_reg_7': 0, 'SLTI_x_read_A_reg_8': 0, 'SLTI_x_read_A_reg_9': 0, 'SLTI_x_read_A_reg_10': 0, 'SLTI_x_read_A_reg_11': 0, 'SLTI_x_read_A_reg_12': 0, 'SLTI_x_read_A_reg_13': 0, 'SLTI_x_read_A_reg_14': 0, 'SLTI_x_read_A_reg_15': 0, 'SLTI_x_read_A_reg_16': 0, 'SLTI_x_read_A_reg_17': 0, 'SLTI_x_read_A_reg_18': 0, 'SLTI_x_read_A_reg_19': 0, 'SLTI_x_read_A_reg_20': 0, 'SLTI_x_read_A_reg_21': 0, 'SLTI_x_read_A_reg_22': 0, 'SLTI_x_read_A_reg_23': 0, 'SLTI_x_read_A_reg_24': 0, 'SLTI_x_read_A_reg_25': 0, 'SLTI_x_read_A_reg_26': 0, 'SLTI_x_read_A_reg_27': 0, 'SLTI_x_read_A_reg_28': 0, 'SLTI_x_read_A_reg_29': 0, 'SLTI_x_read_A_reg_30': 0, 'SLTI_x_read_A_reg_31': 0, 'SLTUI_x_read_A_reg_0': 0, 'SLTUI_x_read_A_reg_1': 0, 'SLTUI_x_read_A_reg_2': 0, 'SLTUI_x_read_A_reg_3': 0, 'SLTUI_x_read_A_reg_4': 0, 'SLTUI_x_read_A_reg_5': 0, 'SLTUI_x_read_A_reg_6': 0, 'SLTUI_x_read_A_reg_7': 0, 'SLTUI_x_read_A_reg_8': 0, 'SLTUI_x_read_A_reg_9': 0, 'SLTUI_x_read_A_reg_10': 0, 'SLTUI_x_read_A_reg_11': 0, 'SLTUI_x_read_A_reg_12': 0, 'SLTUI_x_read_A_reg_13': 0, 'SLTUI_x_read_A_reg_14': 0, 'SLTUI_x_read_A_reg_15': 0, 'SLTUI_x_read_A_reg_16': 0, 'SLTUI_x_read_A_reg_17': 0, 'SLTUI_x_read_A_reg_18': 0, 'SLTUI_x_read_A_reg_19': 0, 'SLTUI_x_read_A_reg_20': 0, 'SLTUI_x_read_A_reg_21': 0, 'SLTUI_x_read_A_reg_22': 0, 'SLTUI_x_read_A_reg_23': 0, 'SLTUI_x_read_A_reg_24': 0, 'SLTUI_x_read_A_reg_25': 0, 'SLTUI_x_read_A_reg_26': 0, 'SLTUI_x_read_A_reg_27': 0, 'SLTUI_x_read_A_reg_28': 0, 'SLTUI_x_read_A_reg_29': 0, 'SLTUI_x_read_A_reg_30': 0, 'SLTUI_x_read_A_reg_31': 0, 'ADDI_x_write_reg_0': 1, 'ADDI_x_write_reg_1': 0, 'ADDI_x_write_reg_2': 0, 'ADDI_x_write_reg_3': 0, 'ADDI_x_write_reg_4': 0, 'ADDI_x_write_reg_5': 0, 'ADDI_x_write_reg_6': 31, 'ADDI_x_write_reg_7': 0, 'ADDI_x_write_reg_8': 0, 'ADDI_x_write_reg_9': 0, 'ADDI_x_write_reg_10': 0, 'ADDI_x_write_reg_11': 0, 'ADDI_x_write_reg_12': 0, 'ADDI_x_write_reg_13': 0, 'ADDI_x_write_reg_14': 0, 'ADDI_x_write_reg_15': 0, 'ADDI_x_write_reg_16': 0, 'ADDI_x_write_reg_17': 0, 'ADDI_x_write_reg_18': 0, 'ADDI_x_write_reg_19': 0, 'ADDI_x_write_reg_20': 0, 'ADDI_x_write_reg_21': 0, 'ADDI_x_write_reg_22': 0, 'ADDI_x_write_reg_23': 0, 'ADDI_x_write_reg_24': 0, 'ADDI_x_write_reg_25': 0, 'ADDI_x_write_reg_26': 0, 'ADDI_x_write_reg_27': 0, 'ADDI_x_write_reg_28': 0, 'ADDI_x_write_reg_29': 0, 'ADDI_x_write_reg_30': 0, 'ADDI_x_write_reg_31': 0, 'SUBI_x_write_reg_0': 0, 'SUBI_x_write_reg_1': 0, 'SUBI_x_write_reg_2': 0, 'SUBI_x_write_reg_3': 0, 'SUBI_x_write_reg_4': 0, 'SUBI_x_write_reg_5': 0, 'SUBI_x_write_reg_6': 0, 'SUBI_x_write_reg_7': 0, 'SUBI_x_write_reg_8': 0, 'SUBI_x_write_reg_9': 0, 'SUBI_x_write_reg_10': 0, 'SUBI_x_write_reg_11': 0, 'SUBI_x_write_reg_12': 0, 'SUBI_x_write_reg_13': 0, 'SUBI_x_write_reg_14': 0, 'SUBI_x_write_reg_15': 0, 'SUBI_x_write_reg_16': 0, 'SUBI_x_write_reg_17': 0, 'SUBI_x_write_reg_18': 0, 'SUBI_x_write_reg_19': 0, 'SUBI_x_write_reg_20': 0, 'SUBI_x_write_reg_21': 0, 'SUBI_x_write_reg_22': 0, 'SUBI_x_write_reg_23': 0, 'SUBI_x_write_reg_24': 0, 'SUBI_x_write_reg_25': 0, 'SUBI_x_write_reg_26': 0, 'SUBI_x_write_reg_27': 0, 'SUBI_x_write_reg_28': 0, 'SUBI_x_write_reg_29': 0, 'SUBI_x_write_reg_30': 0, 'SUBI_x_write_reg_31': 0, 'ORI_x_write_reg_0': 0, 'ORI_x_write_reg_1': 0, 'ORI_x_write_reg_2': 0, 'ORI_x_write_reg_3': 0, 'ORI_x_write_reg_4': 0, 'ORI_x_write_reg_5': 0, 'ORI_x_write_reg_6': 0, 'ORI_x_write_reg_7': 0, 'ORI_x_write_reg_8': 0, 'ORI_x_write_reg_9': 0, 'ORI_x_write_reg_10': 0, 'ORI_x_write_reg_11': 0, 'ORI_x_write_reg_12': 0, 'ORI_x_write_reg_13': 0, 'ORI_x_write_reg_14': 0, 'ORI_x_write_reg_15': 0, 'ORI_x_write_reg_16': 0, 'ORI_x_write_reg_17': 0, 'ORI_x_write_reg_18': 0, 'ORI_x_write_reg_19': 0, 'ORI_x_write_reg_20': 0, 'ORI_x_write_reg_21': 0, 'ORI_x_write_reg_22': 0, 'ORI_x_write_reg_23': 0, 'ORI_x_write_reg_24': 0, 'ORI_x_write_reg_25': 0, 'ORI_x_write_reg_26': 0, 'ORI_x_write_reg_27': 0, 'ORI_x_write_reg_28': 0, 'ORI_x_write_reg_29': 0, 'ORI_x_write_reg_30': 0, 'ORI_x_write_reg_31': 0, 'XORI_x_write_reg_0': 0, 'XORI_x_write_reg_1': 0, 'XORI_x_write_reg_2': 0, 'XORI_x_write_reg_3': 0, 'XORI_x_write_reg_4': 0, 'XORI_x_write_reg_5': 0, 'XORI_x_write_reg_6': 0, 'XORI_x_write_reg_7': 0, 'XORI_x_write_reg_8': 0, 'XORI_x_write_reg_9': 0, 'XORI_x_write_reg_10': 0, 'XORI_x_write_reg_11': 0, 'XORI_x_write_reg_12': 0, 'XORI_x_write_reg_13': 0, 'XORI_x_write_reg_14': 0, 'XORI_x_write_reg_15': 0, 'XORI_x_write_reg_16': 0, 'XORI_x_write_reg_17': 0, 'XORI_x_write_reg_18': 0, 'XORI_x_write_reg_19': 0, 'XORI_x_write_reg_20': 0, 'XORI_x_write_reg_21': 0, 'XORI_x_write_reg_22': 0, 'XORI_x_write_reg_23': 0, 'XORI_x_write_reg_24': 0, 'XORI_x_write_reg_25': 0, 'XORI_x_write_reg_26': 0, 'XORI_x_write_reg_27': 0, 'XORI_x_write_reg_28': 0, 'XORI_x_write_reg_29': 0, 'XORI_x_write_reg_30': 0, 'XORI_x_write_reg_31': 0, 'ANDI_x_write_reg_0': 0, 'ANDI_x_write_reg_1': 0, 'ANDI_x_write_reg_2': 0, 'ANDI_x_write_reg_3': 0, 'ANDI_x_write_reg_4': 0, 'ANDI_x_write_reg_5': 0, 'ANDI_x_write_reg_6': 0, 'ANDI_x_write_reg_7': 0, 'ANDI_x_write_reg_8': 0, 'ANDI_x_write_reg_9': 0, 'ANDI_x_write_reg_10': 0, 'ANDI_x_write_reg_11': 0, 'ANDI_x_write_reg_12': 0, 'ANDI_x_write_reg_13': 0, 'ANDI_x_write_reg_14': 0, 'ANDI_x_write_reg_15': 0, 'ANDI_x_write_reg_16': 0, 'ANDI_x_write_reg_17': 0, 'ANDI_x_write_reg_18': 0, 'ANDI_x_write_reg_19': 0, 'ANDI_x_write_reg_20': 0, 'ANDI_x_write_reg_21': 0, 'ANDI_x_write_reg_22': 0, 'ANDI_x_write_reg_23': 0, 'ANDI_x_write_reg_24': 0, 'ANDI_x_write_reg_25': 0, 'ANDI_x_write_reg_26': 0, 'ANDI_x_write_reg_27': 0, 'ANDI_x_write_reg_28': 0, 'ANDI_x_write_reg_29': 0, 'ANDI_x_write_reg_30': 0, 'ANDI_x_write_reg_31': 0, 'SLLI_x_write_reg_0': 0, 'SLLI_x_write_reg_1': 0, 'SLLI_x_write_reg_2': 0, 'SLLI_x_write_reg_3': 0, 'SLLI_x_write_reg_4': 0, 'SLLI_x_write_reg_5': 0, 'SLLI_x_write_reg_6': 0, 'SLLI_x_write_reg_7': 0, 'SLLI_x_write_reg_8': 0, 'SLLI_x_write_reg_9': 0, 'SLLI_x_write_reg_10': 0, 'SLLI_x_write_reg_11': 0, 'SLLI_x_write_reg_12': 0, 'SLLI_x_write_reg_13': 0, 'SLLI_x_write_reg_14': 0, 'SLLI_x_write_reg_15': 0, 'SLLI_x_write_reg_16': 0, 'SLLI_x_write_reg_17': 0, 'SLLI_x_write_reg_18': 0, 'SLLI_x_write_reg_19': 0, 'SLLI_x_write_reg_20': 0, 'SLLI_x_write_reg_21': 0, 'SLLI_x_write_reg_22': 0, 'SLLI_x_write_reg_23': 0, 'SLLI_x_write_reg_24': 0, 'SLLI_x_write_reg_25': 0, 'SLLI_x_write_reg_26': 0, 'SLLI_x_write_reg_27': 0, 'SLLI_x_write_reg_28': 0, 'SLLI_x_write_reg_29': 0, 'SLLI_x_write_reg_30': 0, 'SLLI_x_write_reg_31': 0, 'SRLI_x_write_reg_0': 0, 'SRLI_x_write_reg_1': 0, 'SRLI_x_write_reg_2': 0, 'SRLI_x_write_reg_3': 0, 'SRLI_x_write_reg_4': 0, 'SRLI_x_write_reg_5': 0, 'SRLI_x_write_reg_6': 0, 'SRLI_x_write_reg_7': 0, 'SRLI_x_write_reg_8': 0, 'SRLI_x_write_reg_9': 0, 'SRLI_x_write_reg_10': 0, 'SRLI_x_write_reg_11': 0, 'SRLI_x_write_reg_12': 0, 'SRLI_x_write_reg_13': 0, 'SRLI_x_write_reg_14': 0, 'SRLI_x_write_reg_15': 0, 'SRLI_x_write_reg_16': 0, 'SRLI_x_write_reg_17': 0, 'SRLI_x_write_reg_18': 0, 'SRLI_x_write_reg_19': 0, 'SRLI_x_write_reg_20': 0, 'SRLI_x_write_reg_21': 0, 'SRLI_x_write_reg_22': 0, 'SRLI_x_write_reg_23': 0, 'SRLI_x_write_reg_24': 0, 'SRLI_x_write_reg_25': 0, 'SRLI_x_write_reg_26': 0, 'SRLI_x_write_reg_27': 0, 'SRLI_x_write_reg_28': 0, 'SRLI_x_write_reg_29': 0, 'SRLI_x_write_reg_30': 0, 'SRLI_x_write_reg_31': 0, 'SRAI_x_write_reg_0': 0, 'SRAI_x_write_reg_1': 0, 'SRAI_x_write_reg_2': 0, 'SRAI_x_write_reg_3': 0, 'SRAI_x_write_reg_4': 0, 'SRAI_x_write_reg_5': 0, 'SRAI_x_write_reg_6': 0, 'SRAI_x_write_reg_7': 0, 'SRAI_x_write_reg_8': 0, 'SRAI_x_write_reg_9': 0, 'SRAI_x_write_reg_10': 0, 'SRAI_x_write_reg_11': 0, 'SRAI_x_write_reg_12': 0, 'SRAI_x_write_reg_13': 0, 'SRAI_x_write_reg_14': 0, 'SRAI_x_write_reg_15': 0, 'SRAI_x_write_reg_16': 0, 'SRAI_x_write_reg_17': 0, 'SRAI_x_write_reg_18': 0, 'SRAI_x_write_reg_19': 0, 'SRAI_x_write_reg_20': 0, 'SRAI_x_write_reg_21': 0, 'SRAI_x_write_reg_22': 0, 'SRAI_x_write_reg_23': 0, 'SRAI_x_write_reg_24': 0, 'SRAI_x_write_reg_25': 0, 'SRAI_x_write_reg_26': 0, 'SRAI_x_write_reg_27': 0, 'SRAI_x_write_reg_28': 0, 'SRAI_x_write_reg_29': 0, 'SRAI_x_write_reg_30': 0, 'SRAI_x_write_reg_31': 0, 'SLTI_x_write_reg_0': 0, 'SLTI_x_write_reg_1': 0, 'SLTI_x_write_reg_2': 0, 'SLTI_x_write_reg_3': 0, 'SLTI_x_write_reg_4': 0, 'SLTI_x_write_reg_5': 0, 'SLTI_x_write_reg_6': 0, 'SLTI_x_write_reg_7': 0, 'SLTI_x_write_reg_8': 0, 'SLTI_x_write_reg_9': 0, 'SLTI_x_write_reg_10': 0, 'SLTI_x_write_reg_11': 0, 'SLTI_x_write_reg_12': 0, 'SLTI_x_write_reg_13': 0, 'SLTI_x_write_reg_14': 0, 'SLTI_x_write_reg_15': 0, 'SLTI_x_write_reg_16': 0, 'SLTI_x_write_reg_17': 0, 'SLTI_x_write_reg_18': 0, 'SLTI_x_write_reg_19': 0, 'SLTI_x_write_reg_20': 0, 'SLTI_x_write_reg_21': 0, 'SLTI_x_write_reg_22': 0, 'SLTI_x_write_reg_23': 0, 'SLTI_x_write_reg_24': 0, 'SLTI_x_write_reg_25': 0, 'SLTI_x_write_reg_26': 0, 'SLTI_x_write_reg_27': 0, 'SLTI_x_write_reg_28': 0, 'SLTI_x_write_reg_29': 0, 'SLTI_x_write_reg_30': 0, 'SLTI_x_write_reg_31': 0, 'SLTUI_x_write_reg_0': 0, 'SLTUI_x_write_reg_1': 0, 'SLTUI_x_write_reg_2': 0, 'SLTUI_x_write_reg_3': 0, 'SLTUI_x_write_reg_4': 0, 'SLTUI_x_write_reg_5': 0, 'SLTUI_x_write_reg_6': 0, 'SLTUI_x_write_reg_7': 0, 'SLTUI_x_write_reg_8': 0, 'SLTUI_x_write_reg_9': 0, 'SLTUI_x_write_reg_10': 0, 'SLTUI_x_write_reg_11': 0, 'SLTUI_x_write_reg_12': 0, 'SLTUI_x_write_reg_13': 0, 'SLTUI_x_write_reg_14': 0, 'SLTUI_x_write_reg_15': 0, 'SLTUI_x_write_reg_16': 0, 'SLTUI_x_write_reg_17': 0, 'SLTUI_x_write_reg_18': 0, 'SLTUI_x_write_reg_19': 0, 'SLTUI_x_write_reg_20': 0, 'SLTUI_x_write_reg_21': 0, 'SLTUI_x_write_reg_22': 0, 'SLTUI_x_write_reg_23': 0, 'SLTUI_x_write_reg_24': 0, 'SLTUI_x_write_reg_25': 0, 'SLTUI_x_write_reg_26': 0, 'SLTUI_x_write_reg_27': 0, 'SLTUI_x_write_reg_28': 0, 'SLTUI_x_write_reg_29': 0, 'SLTUI_x_write_reg_30': 0, 'SLTUI_x_write_reg_31': 0, 'LW_x_read_A_reg_0': 0, 'LW_x_read_A_reg_1': 0, 'LW_x_read_A_reg_2': 0, 'LW_x_read_A_reg_3': 0, 'LW_x_read_A_reg_4': 0, 'LW_x_read_A_reg_5': 0, 'LW_x_read_A_reg_6': 0, 'LW_x_read_A_reg_7': 0, 'LW_x_read_A_reg_8': 0, 'LW_x_read_A_reg_9': 0, 'LW_x_read_A_reg_10': 0, 'LW_x_read_A_reg_11': 0, 'LW_x_read_A_reg_12': 0, 'LW_x_read_A_reg_13': 0, 'LW_x_read_A_reg_14': 0, 'LW_x_read_A_reg_15': 0, 'LW_x_read_A_reg_16': 0, 'LW_x_read_A_reg_17': 0, 'LW_x_read_A_reg_18': 0, 'LW_x_read_A_reg_19': 0, 'LW_x_read_A_reg_20': 0, 'LW_x_read_A_reg_21': 0, 'LW_x_read_A_reg_22': 0, 'LW_x_read_A_reg_23': 0, 'LW_x_read_A_reg_24': 0, 'LW_x_read_A_reg_25': 0, 'LW_x_read_A_reg_26': 0, 'LW_x_read_A_reg_27': 0, 'LW_x_read_A_reg_28': 0, 'LW_x_read_A_reg_29': 0, 'LW_x_read_A_reg_30': 0, 'LW_x_read_A_reg_31': 0, 'LH_x_read_A_reg_0': 0, 'LH_x_read_A_reg_1': 0, 'LH_x_read_A_reg_2': 0, 'LH_x_read_A_reg_3': 0, 'LH_x_read_A_reg_4': 0, 'LH_x_read_A_reg_5': 0, 'LH_x_read_A_reg_6': 0, 'LH_x_read_A_reg_7': 0, 'LH_x_read_A_reg_8': 0, 'LH_x_read_A_reg_9': 0, 'LH_x_read_A_reg_10': 0, 'LH_x_read_A_reg_11': 0, 'LH_x_read_A_reg_12': 0, 'LH_x_read_A_reg_13': 0, 'LH_x_read_A_reg_14': 0, 'LH_x_read_A_reg_15': 0, 'LH_x_read_A_reg_16': 0, 'LH_x_read_A_reg_17': 0, 'LH_x_read_A_reg_18': 0, 'LH_x_read_A_reg_19': 0, 'LH_x_read_A_reg_20': 0, 'LH_x_read_A_reg_21': 0, 'LH_x_read_A_reg_22': 0, 'LH_x_read_A_reg_23': 0, 'LH_x_read_A_reg_24': 0, 'LH_x_read_A_reg_25': 0, 'LH_x_read_A_reg_26': 0, 'LH_x_read_A_reg_27': 0, 'LH_x_read_A_reg_28': 0, 'LH_x_read_A_reg_29': 0, 'LH_x_read_A_reg_30': 0, 'LH_x_read_A_reg_31': 0, 'LB_x_read_A_reg_0': 0, 'LB_x_read_A_reg_1': 0, 'LB_x_read_A_reg_2': 0, 'LB_x_read_A_reg_3': 0, 'LB_x_read_A_reg_4': 0, 'LB_x_read_A_reg_5': 0, 'LB_x_read_A_reg_6': 0, 'LB_x_read_A_reg_7': 0, 'LB_x_read_A_reg_8': 0, 'LB_x_read_A_reg_9': 0, 'LB_x_read_A_reg_10': 0, 'LB_x_read_A_reg_11': 0, 'LB_x_read_A_reg_12': 0, 'LB_x_read_A_reg_13': 0, 'LB_x_read_A_reg_14': 0, 'LB_x_read_A_reg_15': 0, 'LB_x_read_A_reg_16': 0, 'LB_x_read_A_reg_17': 0, 'LB_x_read_A_reg_18': 0, 'LB_x_read_A_reg_19': 0, 'LB_x_read_A_reg_20': 0, 'LB_x_read_A_reg_21': 0, 'LB_x_read_A_reg_22': 0, 'LB_x_read_A_reg_23': 0, 'LB_x_read_A_reg_24': 0, 'LB_x_read_A_reg_25': 0, 'LB_x_read_A_reg_26': 0, 'LB_x_read_A_reg_27': 0, 'LB_x_read_A_reg_28': 0, 'LB_x_read_A_reg_29': 0, 'LB_x_read_A_reg_30': 0, 'LB_x_read_A_reg_31': 0, 'LW_x_write_reg_0': 0, 'LW_x_write_reg_1': 0, 'LW_x_write_reg_2': 0, 'LW_x_write_reg_3': 0, 'LW_x_write_reg_4': 0, 'LW_x_write_reg_5': 0, 'LW_x_write_reg_6': 0, 'LW_x_write_reg_7': 0, 'LW_x_write_reg_8': 0, 'LW_x_write_reg_9': 0, 'LW_x_write_reg_10': 0, 'LW_x_write_reg_11': 0, 'LW_x_write_reg_12': 0, 'LW_x_write_reg_13': 0, 'LW_x_write_reg_14': 0, 'LW_x_write_reg_15': 0, 'LW_x_write_reg_16': 0, 'LW_x_write_reg_17': 0, 'LW_x_write_reg_18': 0, 'LW_x_write_reg_19': 0, 'LW_x_write_reg_20': 0, 'LW_x_write_reg_21': 0, 'LW_x_write_reg_22': 0, 'LW_x_write_reg_23': 0, 'LW_x_write_reg_24': 0, 'LW_x_write_reg_25': 0, 'LW_x_write_reg_26': 0, 'LW_x_write_reg_27': 0, 'LW_x_write_reg_28': 0, 'LW_x_write_reg_29': 0, 'LW_x_write_reg_30': 0, 'LW_x_write_reg_31': 0, 'LH_x_write_reg_0': 0, 'LH_x_write_reg_1': 0, 'LH_x_write_reg_2': 0, 'LH_x_write_reg_3': 0, 'LH_x_write_reg_4': 0, 'LH_x_write_reg_5': 0, 'LH_x_write_reg_6': 0, 'LH_x_write_reg_7': 0, 'LH_x_write_reg_8': 0, 'LH_x_write_reg_9': 0, 'LH_x_write_reg_10': 0, 'LH_x_write_reg_11': 0, 'LH_x_write_reg_12': 0, 'LH_x_write_reg_13': 0, 'LH_x_write_reg_14': 0, 'LH_x_write_reg_15': 0, 'LH_x_write_reg_16': 0, 'LH_x_write_reg_17': 0, 'LH_x_write_reg_18': 0, 'LH_x_write_reg_19': 0, 'LH_x_write_reg_20': 0, 'LH_x_write_reg_21': 0, 'LH_x_write_reg_22': 0, 'LH_x_write_reg_23': 0, 'LH_x_write_reg_24': 0, 'LH_x_write_reg_25': 0, 'LH_x_write_reg_26': 0, 'LH_x_write_reg_27': 0, 'LH_x_write_reg_28': 0, 'LH_x_write_reg_29': 0, 'LH_x_write_reg_30': 0, 'LH_x_write_reg_31': 0, 'LB_x_write_reg_0': 0, 'LB_x_write_reg_1': 0, 'LB_x_write_reg_2': 0, 'LB_x_write_reg_3': 0, 'LB_x_write_reg_4': 0, 'LB_x_write_reg_5': 0, 'LB_x_write_reg_6': 0, 'LB_x_write_reg_7': 0, 'LB_x_write_reg_8': 0, 'LB_x_write_reg_9': 0, 'LB_x_write_reg_10': 0, 'LB_x_write_reg_11': 0, 'LB_x_write_reg_12': 0, 'LB_x_write_reg_13': 0, 'LB_x_write_reg_14': 0, 'LB_x_write_reg_15': 0, 'LB_x_write_reg_16': 0, 'LB_x_write_reg_17': 0, 'LB_x_write_reg_18': 0, 'LB_x_write_reg_19': 0, 'LB_x_write_reg_20': 0, 'LB_x_write_reg_21': 0, 'LB_x_write_reg_22': 0, 'LB_x_write_reg_23': 0, 'LB_x_write_reg_24': 0, 'LB_x_write_reg_25': 0, 'LB_x_write_reg_26': 0, 'LB_x_write_reg_27': 0, 'LB_x_write_reg_28': 0, 'LB_x_write_reg_29': 0, 'LB_x_write_reg_30': 0, 'LB_x_write_reg_31': 0, 'SW_x_read_A_reg_0': 0, 'SW_x_read_A_reg_1': 0, 'SW_x_read_A_reg_2': 0, 'SW_x_read_A_reg_3': 0, 'SW_x_read_A_reg_4': 0, 'SW_x_read_A_reg_5': 0, 'SW_x_read_A_reg_6': 0, 'SW_x_read_A_reg_7': 0, 'SW_x_read_A_reg_8': 0, 'SW_x_read_A_reg_9': 0, 'SW_x_read_A_reg_10': 0, 'SW_x_read_A_reg_11': 0, 'SW_x_read_A_reg_12': 0, 'SW_x_read_A_reg_13': 0, 'SW_x_read_A_reg_14': 0, 'SW_x_read_A_reg_15': 0, 'SW_x_read_A_reg_16': 0, 'SW_x_read_A_reg_17': 0, 'SW_x_read_A_reg_18': 0, 'SW_x_read_A_reg_19': 0, 'SW_x_read_A_reg_20': 0, 'SW_x_read_A_reg_21': 0, 'SW_x_read_A_reg_22': 0, 'SW_x_read_A_reg_23': 0, 'SW_x_read_A_reg_24': 0, 'SW_x_read_A_reg_25': 0, 'SW_x_read_A_reg_26': 0, 'SW_x_read_A_reg_27': 0, 'SW_x_read_A_reg_28': 0, 'SW_x_read_A_reg_29': 0, 'SW_x_read_A_reg_30': 0, 'SW_x_read_A_reg_31': 0, 'SH_x_read_A_reg_0': 0, 'SH_x_read_A_reg_1': 0, 'SH_x_read_A_reg_2': 0, 'SH_x_read_A_reg_3': 0, 'SH_x_read_A_reg_4': 0, 'SH_x_read_A_reg_5': 0, 'SH_x_read_A_reg_6': 0, 'SH_x_read_A_reg_7': 0, 'SH_x_read_A_reg_8': 0, 'SH_x_read_A_reg_9': 0, 'SH_x_read_A_reg_10': 0, 'SH_x_read_A_reg_11': 0, 'SH_x_read_A_reg_12': 0, 'SH_x_read_A_reg_13': 0, 'SH_x_read_A_reg_14': 0, 'SH_x_read_A_reg_15': 0, 'SH_x_read_A_reg_16': 0, 'SH_x_read_A_reg_17': 0, 'SH_x_read_A_reg_18': 0, 'SH_x_read_A_reg_19': 0, 'SH_x_read_A_reg_20': 0, 'SH_x_read_A_reg_21': 0, 'SH_x_read_A_reg_22': 0, 'SH_x_read_A_reg_23': 0, 'SH_x_read_A_reg_24': 0, 'SH_x_read_A_reg_25': 0, 'SH_x_read_A_reg_26': 0, 'SH_x_read_A_reg_27': 0, 'SH_x_read_A_reg_28': 0, 'SH_x_read_A_reg_29': 0, 'SH_x_read_A_reg_30': 0, 'SH_x_read_A_reg_31': 0, 'SB_x_read_A_reg_0': 0, 'SB_x_read_A_reg_1': 0, 'SB_x_read_A_reg_2': 0, 'SB_x_read_A_reg_3': 0, 'SB_x_read_A_reg_4': 0, 'SB_x_read_A_reg_5': 0, 'SB_x_read_A_reg_6': 0, 'SB_x_read_A_reg_7': 0, 'SB_x_read_A_reg_8': 0, 'SB_x_read_A_reg_9': 0, 'SB_x_read_A_reg_10': 0, 'SB_x_read_A_reg_11': 0, 'SB_x_read_A_reg_12': 0, 'SB_x_read_A_reg_13': 0, 'SB_x_read_A_reg_14': 0, 'SB_x_read_A_reg_15': 0, 'SB_x_read_A_reg_16': 0, 'SB_x_read_A_reg_17': 0, 'SB_x_read_A_reg_18': 0, 'SB_x_read_A_reg_19': 0, 'SB_x_read_A_reg_20': 0, 'SB_x_read_A_reg_21': 0, 'SB_x_read_A_reg_22': 0, 'SB_x_read_A_reg_23': 0, 'SB_x_read_A_reg_24': 0, 'SB_x_read_A_reg_25': 0, 'SB_x_read_A_reg_26': 0, 'SB_x_read_A_reg_27': 0, 'SB_x_read_A_reg_28': 0, 'SB_x_read_A_reg_29': 0, 'SB_x_read_A_reg_30': 0, 'SB_x_read_A_reg_31': 0, 'SW_x_read_B_reg_0': 0, 'SW_x_read_B_reg_1': 0, 'SW_x_read_B_reg_2': 0, 'SW_x_read_B_reg_3': 0, 'SW_x_read_B_reg_4': 0, 'SW_x_read_B_reg_5': 0, 'SW_x_read_B_reg_6': 0, 'SW_x_read_B_reg_7': 0, 'SW_x_read_B_reg_8': 0, 'SW_x_read_B_reg_9': 0, 'SW_x_read_B_reg_10': 0, 'SW_x_read_B_reg_11': 0, 'SW_x_read_B_reg_12': 0, 'SW_x_read_B_reg_13': 0, 'SW_x_read_B_reg_14': 0, 'SW_x_read_B_reg_15': 0, 'SW_x_read_B_reg_16': 0, 'SW_x_read_B_reg_17': 0, 'SW_x_read_B_reg_18': 0, 'SW_x_read_B_reg_19': 0, 'SW_x_read_B_reg_20': 0, 'SW_x_read_B_reg_21': 0, 'SW_x_read_B_reg_22': 0, 'SW_x_read_B_reg_23': 0, 'SW_x_read_B_reg_24': 0, 'SW_x_read_B_reg_25': 0, 'SW_x_read_B_reg_26': 0, 'SW_x_read_B_reg_27': 0, 'SW_x_read_B_reg_28': 0, 'SW_x_read_B_reg_29': 0, 'SW_x_read_B_reg_30': 0, 'SW_x_read_B_reg_31': 0, 'SH_x_read_B_reg_0': 0, 'SH_x_read_B_reg_1': 0, 'SH_x_read_B_reg_2': 0, 'SH_x_read_B_reg_3': 0, 'SH_x_read_B_reg_4': 0, 'SH_x_read_B_reg_5': 0, 'SH_x_read_B_reg_6': 0, 'SH_x_read_B_reg_7': 0, 'SH_x_read_B_reg_8': 0, 'SH_x_read_B_reg_9': 0, 'SH_x_read_B_reg_10': 0, 'SH_x_read_B_reg_11': 0, 'SH_x_read_B_reg_12': 0, 'SH_x_read_B_reg_13': 0, 'SH_x_read_B_reg_14': 0, 'SH_x_read_B_reg_15': 0, 'SH_x_read_B_reg_16': 0, 'SH_x_read_B_reg_17': 0, 'SH_x_read_B_reg_18': 0, 'SH_x_read_B_reg_19': 0, 'SH_x_read_B_reg_20': 0, 'SH_x_read_B_reg_21': 0, 'SH_x_read_B_reg_22': 0, 'SH_x_read_B_reg_23': 0, 'SH_x_read_B_reg_24': 0, 'SH_x_read_B_reg_25': 0, 'SH_x_read_B_reg_26': 0, 'SH_x_read_B_reg_27': 0, 'SH_x_read_B_reg_28': 0, 'SH_x_read_B_reg_29': 0, 'SH_x_read_B_reg_30': 0, 'SH_x_read_B_reg_31': 0, 'SB_x_read_B_reg_0': 0, 'SB_x_read_B_reg_1': 0, 'SB_x_read_B_reg_2': 0, 'SB_x_read_B_reg_3': 0, 'SB_x_read_B_reg_4': 0, 'SB_x_read_B_reg_5': 0, 'SB_x_read_B_reg_6': 0, 'SB_x_read_B_reg_7': 0, 'SB_x_read_B_reg_8': 0, 'SB_x_read_B_reg_9': 0, 'SB_x_read_B_reg_10': 0, 'SB_x_read_B_reg_11': 0, 'SB_x_read_B_reg_12': 0, 'SB_x_read_B_reg_13': 0, 'SB_x_read_B_reg_14': 0, 'SB_x_read_B_reg_15': 0, 'SB_x_read_B_reg_16': 0, 'SB_x_read_B_reg_17': 0, 'SB_x_read_B_reg_18': 0, 'SB_x_read_B_reg_19': 0, 'SB_x_read_B_reg_20': 0, 'SB_x_read_B_reg_21': 0, 'SB_x_read_B_reg_22': 0, 'SB_x_read_B_reg_23': 0, 'SB_x_read_B_reg_24': 0, 'SB_x_read_B_reg_25': 0, 'SB_x_read_B_reg_26': 0, 'SB_x_read_B_reg_27': 0, 'SB_x_read_B_reg_28': 0, 'SB_x_read_B_reg_29': 0, 'SB_x_read_B_reg_30': 0, 'SB_x_read_B_reg_31': 0}"
2,5,10690,99,"{'ADD': 57, 'SUB': 0, 'OR': 0, 'XOR': 0, 'AND': 0, 'SLL': 0, 'SRL': 0, 'SRA': 0, 'SLT': 0, 'SLTU': 0, 'ADDI': 32, 'SUBI': 0, 'ORI': 0, 'XORI': 0, 'ANDI': 0, 'SLLI': 0, 'SRLI': 0, 'SRAI': 0, 'SLTI': 0, 'SLTUI': 0, 'illegal_instruction': 1, 'LW': 0, 'LH': 0, 'LB': 0, 'SW': 0, 'SH': 0, 'SB': 47, 'read_A_reg_0': 170, 'read_A_reg_1': 0, 'read_A_reg_2': 0, 'read_A_reg_3': 0, 'read_A_reg_4': 0, 'read_A_reg_5': 0, 'read_A_reg_6': 0, 'read_A_reg_7': 0, 'read_A_reg_8': 0, 'read_A_reg_9': 0, 'read_A_reg_10': 0, 'read_A_reg_11': 0, 'read_A_reg_12': 0, 'read_A_reg_13': 0, 'read_A_reg_14': 0, 'read_A_reg_15': 0, 'read_A_reg_16': 0, 'read_A_reg_17': 0, 'read_A_reg_18': 0, 'read_A_reg_19': 0, 'read_A_reg_20': 0, 'read_A_reg_21': 0, 'read_A_reg_22': 0, 'read_A_reg_23': 0, 'read_A_reg_24': 0, 'read_A_reg_25': 0, 'read_A_reg_26': 0, 'read_A_reg_27': 0, 'read_A_reg_28': 0, 'read_A_reg_29': 0, 'read_A_reg_30': 0, 'read_A_reg_31': 0, 'read_B_reg_0': 138, 'read_B_reg_1': 0, 'read_B_reg_2': 0, 'read_B_reg_3': 0, 'read_B_reg_4': 0, 'read_B_reg_5': 0, 'read_B_reg_6': 0, 'read_B_reg_7': 0, 'read_B_reg_8': 0, 'read_B_reg_9': 0, 'read_B_reg_10': 0, 'read_B_reg_11': 0, 'read_B_reg_12': 0, 'read_B_reg_13': 0, 'read_B_reg_14': 0, 'read_B_reg_15': 0, 'read_B_reg_16': 0, 'read_B_reg_17': 0, 'read_B_reg_18': 0, 'read_B_reg_19': 0, 'read_B_reg_20': 0, 'read_B_reg_21': 0, 'read_B_reg_22': 0, 'read_B_reg_23': 0, 'read_B_reg_24': 0, 'read_B_reg_25': 0, 'read_B_reg_26': 0, 'read_B_reg_27': 0, 'read_B_reg_28': 0, 'read_B_reg_29': 0, 'read_B_reg_30': 0, 'read_B_reg_31': 0, 'write_reg_0': 5, 'write_reg_1': 2, 'write_reg_2': 5, 'write_reg_3': 2, 'write_reg_4': 5, 'write_reg_5': 2, 'write_reg_6': 5, 'write_reg_7': 2, 'write_reg_8': 5, 'write_reg_9': 2, 'write_reg_10': 5, 'write_reg_11': 2, 'write_reg_12': 5, 'write_reg_13': 2, 'write_reg_14': 5, 'write_reg_15': 2, 'write_reg_16': 5, 'write_reg_17': 2, 'write_reg_18': 5, 'write_reg_19': 2, 'write_reg_20': 5, 'write_reg_21': 2, 'write_reg_22': 2, 'write_reg_23': 1, 'write_reg_24': 2, 'write_reg_25': 1, 'write_reg_26': 1, 'write_reg_27': 1, 'write_reg_28': 1, 'write_reg_29': 1, 'write_reg_30': 1, 'write_reg_31': 1, 'ADD_x_read_A_reg_0': 57, 'ADD_x_read_A_reg_1': 0, 'ADD_x_read_A_reg_2': 0, 'ADD_x_read_A_reg_3': 0, 'ADD_x_read_A_reg_4': 0, 'ADD_x_read_A_reg_5': 0, 'ADD_x_read_A_reg_6': 0, 'ADD_x_read_A_reg_7': 0, 'ADD_x_read_A_reg_8': 0, 'ADD_x_read_A_reg_9': 0, 'ADD_x_read_A_reg_10': 0, 'ADD_x_read_A_reg_11': 0, 'ADD_x_read_A_reg_12': 0, 'ADD_x_read_A_reg_13': 0, 'ADD_x_read_A_reg_14': 0, 'ADD_x_read_A_reg_15': 0, 'ADD_x_read_A_reg_16': 0, 'ADD_x_read_A_reg_17': 0, 'ADD_x_read_A_reg_18': 0, 'ADD_x_read_A_reg_19': 0, 'ADD_x_read_A_reg_20': 0, 'ADD_x_read_A_reg_21': 0, 'ADD_x_read_A_reg_22': 0, 'ADD_x_read_A_reg_23': 0, 'ADD_x_read_A_reg_24': 0, 'ADD_x_read_A_reg_25': 0, 'ADD_x_read_A_reg_26': 0, 'ADD_x_read_A_reg_27': 0, 'ADD_x_read_A_reg_28': 0, 'ADD_x_read_A_reg_29': 0, 'ADD_x_read_A_reg_30': 0, 'ADD_x_read_A_reg_31': 0, 'SUB_x_read_A_reg_0': 0, 'SUB_x_read_A_reg_1': 0, 'SUB_x_read_A_reg_2': 0, 'SUB_x_read_A_reg_3': 0, 'SUB_x_read_A_reg_4': 0, 'SUB_x_read_A_reg_5': 0, 'SUB_x_read_A_reg_6': 0, 'SUB_x_read_A_reg_7': 0, 'SUB_x_read_A_reg_8': 0, 'SUB_x_read_A_reg_9': 0, 'SUB_x_read_A_reg_10': 0, 'SUB_x_read_A_reg_11': 0, 'SUB_x_read_A_reg_12': 0, 'SUB_x_read_A_reg_13': 0, 'SUB_x_read_A_reg_14': 0, 'SUB_x_read_A_reg_15': 0, 'SUB_x_read_A_reg_16': 0, 'SUB_x_read_A_reg_17': 0, 'SUB_x_read_A_reg_18': 0, 'SUB_x_read_A_reg_19': 0, 'SUB_x_read_A_reg_20': 0, 'SUB_x_read_A_reg_21': 0, 'SUB_x_read_A_reg_22': 0, 'SUB_x_read_A_reg_23': 0, 'SUB_x_read_A_reg_24': 0, 'SUB_x_read_A_reg_25': 0, 'SUB_x_read_A_reg_26': 0, 'SUB_x_read_A_reg_27': 0, 'SUB_x_read_A_reg_28': 0, 'SUB_x_read_A_reg_29': 0, 'SUB_x_read_A_reg_30': 0, 'SUB_x_read_A_reg_31': 0, 'OR_x_read_A_reg_0': 0, 'OR_x_read_A_reg_1': 0, 'OR_x_read_A_reg_2': 0, 'OR_x_read_A_reg_3': 0, 'OR_x_read_A_reg_4': 0, 'OR_x_read_A_reg_5': 0, 'OR_x_read_A_reg_6': 0, 'OR_x_read_A_reg_7': 0, 'OR_x_read_A_reg_8': 0, 'OR_x_read_A_reg_9': 0, 'OR_x_read_A_reg_10': 0, 'OR_x_read_A_reg_11': 0, 'OR_x_read_A_reg_12': 0, 'OR_x_read_A_reg_13': 0, 'OR_x_read_A_reg_14': 0, 'OR_x_read_A_reg_15': 0, 'OR_x_read_A_reg_16': 0, 'OR_x_read_A_reg_17': 0, 'OR_x_read_A_reg_18': 0, 'OR_x_read_A_reg_19': 0, 'OR_x_read_A_reg_20': 0, 'OR_x_read_A_reg_21': 0, 'OR_x_read_A_reg_22': 0, 'OR_x_read_A_reg_23': 0, 'OR_x_read_A_reg_24': 0, 'OR_x_read_A_reg_25': 0, 'OR_x_read_A_reg_26': 0, 'OR_x_read_A_reg_27': 0, 'OR_x_read_A_reg_28': 0, 'OR_x_read_A_reg_29': 0, 'OR_x_read_A_reg_30': 0, 'OR_x_read_A_reg_31': 0, 'XOR_x_read_A_reg_0': 0, 'XOR_x_read_A_reg_1': 0, 'XOR_x_read_A_reg_2': 0, 'XOR_x_read_A_reg_3': 0, 'XOR_x_read_A_reg_4': 0, 'XOR_x_read_A_reg_5': 0, 'XOR_x_read_A_reg_6': 0, 'XOR_x_read_A_reg_7': 0, 'XOR_x_read_A_reg_8': 0, 'XOR_x_read_A_reg_9': 0, 'XOR_x_read_A_reg_10': 0, 'XOR_x_read_A_reg_11': 0, 'XOR_x_read_A_reg_12': 0, 'XOR_x_read_A_reg_13': 0, 'XOR_x_read_A_reg_14': 0, 'XOR_x_read_A_reg_15': 0, 'XOR_x_read_A_reg_16': 0, 'XOR_x_read_A_reg_17': 0, 'XOR_x_read_A_reg_18': 0, 'XOR_x_read_A_reg_19': 0, 'XOR_x_read_A_reg_20': 0, 'XOR_x_read_A_reg_21': 0, 'XOR_x_read_A_reg_22': 0, 'XOR_x_read_A_reg_23': 0, 'XOR_x_read_A_reg_24': 0, 'XOR_x_read_A_reg_25': 0, 'XOR_x_read_A_reg_26': 0, 'XOR_x_read_A_reg_27': 0, 'XOR_x_read_A_reg_28': 0, 'XOR_x_read_A_reg_29': 0, 'XOR_x_read_A_reg_30': 0, 'XOR_x_read_A_reg_31': 0, 'AND_x_read_A_reg_0': 0, 'AND_x_read_A_reg_1': 0, 'AND_x_read_A_reg_2': 0, 'AND_x_read_A_reg_3': 0, 'AND_x_read_A_reg_4': 0, 'AND_x_read_A_reg_5': 0, 'AND_x_read_A_reg_6': 0, 'AND_x_read_A_reg_7': 0, 'AND_x_read_A_reg_8': 0, 'AND_x_read_A_reg_9': 0, 'AND_x_read_A_reg_10': 0, 'AND_x_read_A_reg_11': 0, 'AND_x_read_A_reg_12': 0, 'AND_x_read_A_reg_13': 0, 'AND_x_read_A_reg_14': 0, 'AND_x_read_A_reg_15': 0, 'AND_x_read_A_reg_16': 0, 'AND_x_read_A_reg_17': 0, 'AND_x_read_A_reg_18': 0, 'AND_x_read_A_reg_19': 0, 'AND_x_read_A_reg_20': 0, 'AND_x_read_A_reg_21': 0, 'AND_x_read_A_reg_22': 0, 'AND_x_read_A_reg_23': 0, 'AND_x_read_A_reg_24': 0, 'AND_x_read_A_reg_25': 0, 'AND_x_read_A_reg_26': 0, 'AND_x_read_A_reg_27': 0, 'AND_x_read_A_reg_28': 0, 'AND_x_read_A_reg_29': 0, 'AND_x_read_A_reg_30': 0, 'AND_x_read_A_reg_31': 0, 'SLL_x_read_A_reg_0': 0, 'SLL_x_read_A_reg_1': 0, 'SLL_x_read_A_reg_2': 0, 'SLL_x_read_A_reg_3': 0, 'SLL_x_read_A_reg_4': 0, 'SLL_x_read_A_reg_5': 0, 'SLL_x_read_A_reg_6': 0, 'SLL_x_read_A_reg_7': 0, 'SLL_x_read_A_reg_8': 0, 'SLL_x_read_A_reg_9': 0, 'SLL_x_read_A_reg_10': 0, 'SLL_x_read_A_reg_11': 0, 'SLL_x_read_A_reg_12': 0, 'SLL_x_read_A_reg_13': 0, 'SLL_x_read_A_reg_14': 0, 'SLL_x_read_A_reg_15': 0, 'SLL_x_read_A_reg_16': 0, 'SLL_x_read_A_reg_17': 0, 'SLL_x_read_A_reg_18': 0, 'SLL_x_read_A_reg_19': 0, 'SLL_x_read_A_reg_20': 0, 'SLL_x_read_A_reg_21': 0, 'SLL_x_read_A_reg_22': 0, 'SLL_x_read_A_reg_23': 0, 'SLL_x_read_A_reg_24': 0, 'SLL_x_read_A_reg_25': 0, 'SLL_x_read_A_reg_26': 0, 'SLL_x_read_A_reg_27': 0, 'SLL_x_read_A_reg_28': 0, 'SLL_x_read_A_reg_29': 0, 'SLL_x_read_A_reg_30': 0, 'SLL_x_read_A_reg_31': 0, 'SRL_x_read_A_reg_0': 0, 'SRL_x_read_A_reg_1': 0, 'SRL_x_read_A_reg_2': 0, 'SRL_x_read_A_reg_3': 0, 'SRL_x_read_A_reg_4': 0, 'SRL_x_read_A_reg_5': 0, 'SRL_x_read_A_reg_6': 0, 'SRL_x_read_A_reg_7': 0, 'SRL_x_read_A_reg_8': 0, 'SRL_x_read_A_reg_9': 0, 'SRL_x_read_A_reg_10': 0, 'SRL_x_read_A_reg_11': 0, 'SRL_x_read_A_reg_12': 0, 'SRL_x_read_A_reg_13': 0, 'SRL_x_read_A_reg_14': 0, 'SRL_x_read_A_reg_15': 0, 'SRL_x_read_A_reg_16': 0, 'SRL_x_read_A_reg_17': 0, 'SRL_x_read_A_reg_18': 0, 'SRL_x_read_A_reg_19': 0, 'SRL_x_read_A_reg_20': 0, 'SRL_x_read_A_reg_21': 0, 'SRL_x_read_A_reg_22': 0, 'SRL_x_read_A_reg_23': 0, 'SRL_x_read_A_reg_24': 0, 'SRL_x_read_A_reg_25': 0, 'SRL_x_read_A_reg_26': 0, 'SRL_x_read_A_reg_27': 0, 'SRL_x_read_A_reg_28': 0, 'SRL_x_read_A_reg_29': 0, 'SRL_x_read_A_reg_30': 0, 'SRL_x_read_A_reg_31': 0, 'SRA_x_read_A_reg_0': 0, 'SRA_x_read_A_reg_1': 0, 'SRA_x_read_A_reg_2': 0, 'SRA_x_read_A_reg_3': 0, 'SRA_x_read_A_reg_4': 0, 'SRA_x_read_A_reg_5': 0, 'SRA_x_read_A_reg_6': 0, 'SRA_x_read_A_reg_7': 0, 'SRA_x_read_A_reg_8': 0, 'SRA_x_read_A_reg_9': 0, 'SRA_x_read_A_reg_10': 0, 'SRA_x_read_A_reg_11': 0, 'SRA_x_read_A_reg_12': 0, 'SRA_x_read_A_reg_13': 0, 'SRA_x_read_A_reg_14': 0, 'SRA_x_read_A_reg_15': 0, 'SRA_x_read_A_reg_16': 0, 'SRA_x_read_A_reg_17': 0, 'SRA_x_read_A_reg_18': 0, 'SRA_x_read_A_reg_19': 0, 'SRA_x_read_A_reg_20': 0, 'SRA_x_read_A_reg_21': 0, 'SRA_x_read_A_reg_22': 0, 'SRA_x_read_A_reg_23': 0, 'SRA_x_read_A_reg_24': 0, 'SRA_x_read_A_reg_25': 0, 'SRA_x_read_A_reg_26': 0, 'SRA_x_read_A_reg_27': 0, 'SRA_x_read_A_reg_28': 0, 'SRA_x_read_A_reg_29': 0, 'SRA_x_read_A_reg_30': 0, 'SRA_x_read_A_reg_31': 0, 'SLT_x_read_A_reg_0': 0, 'SLT_x_read_A_reg_1': 0, 'SLT_x_read_A_reg_2': 0, 'SLT_x_read_A_reg_3': 0, 'SLT_x_read_A_reg_4': 0, 'SLT_x_read_A_reg_5': 0, 'SLT_x_read_A_reg_6': 0, 'SLT_x_read_A_reg_7': 0, 'SLT_x_read_A_reg_8': 0, 'SLT_x_read_A_reg_9': 0, 'SLT_x_read_A_reg_10': 0, 'SLT_x_read_A_reg_11': 0, 'SLT_x_read_A_reg_12': 0, 'SLT_x_read_A_reg_13': 0, 'SLT_x_read_A_reg_14': 0, 'SLT_x_read_A_reg_15': 0, 'SLT_x_read_A_reg_16': 0, 'SLT_x_read_A_reg_17': 0, 'SLT_x_read_A_reg_18': 0, 'SLT_x_read_A_reg_19': 0, 'SLT_x_read_A_reg_20': 0, 'SLT_x_read_A_reg_21': 0, 'SLT_x_read_A_reg_22': 0, 'SLT_x_read_A_reg_23': 0, 'SLT_x_read_A_reg_24': 0, 'SLT_x_read_A_reg_25': 0, 'SLT_x_read_A_reg_26': 0, 'SLT_x_read_A_reg_27': 0, 'SLT_x_read_A_reg_28': 0, 'SLT_x_read_A_reg_29': 0, 'SLT_x_read_A_reg_30': 0, 'SLT_x_read_A_reg_31': 0, 'SLTU_x_read_A_reg_0': 0, 'SLTU_x_read_A_reg_1': 0, 'SLTU_x_read_A_reg_2': 0, 'SLTU_x_read_A_reg_3': 0, 'SLTU_x_read_A_reg_4': 0, 'SLTU_x_read_A_reg_5': 0, 'SLTU_x_read_A_reg_6': 0, 'SLTU_x_read_A_reg_7': 0, 'SLTU_x_read_A_reg_8': 0, 'SLTU_x_read_A_reg_9': 0, 'SLTU_x_read_A_reg_10': 0, 'SLTU_x_read_A_reg_11': 0, 'SLTU_x_read_A_reg_12': 0, 'SLTU_x_read_A_reg_13': 0, 'SLTU_x_read_A_reg_14': 0, 'SLTU_x_read_A_reg_15': 0, 'SLTU_x_read_A_reg_16': 0, 'SLTU_x_read_A_reg_17': 0, 'SLTU_x_read_A_reg_18': 0, 'SLTU_x_read_A_reg_19': 0, 'SLTU_x_read_A_reg_20': 0, 'SLTU_x_read_A_reg_21': 0, 'SLTU_x_read_A_reg_22': 0, 'SLTU_x_read_A_reg_23': 0, 'SLTU_x_read_A_reg_24': 0, 'SLTU_x_read_A_reg_25': 0, 'SLTU_x_read_A_reg_26': 0, 'SLTU_x_read_A_reg_27': 0, 'SLTU_x_read_A_reg_28': 0, 'SLTU_x_read_A_reg_29': 0, 'SLTU_x_read_A_reg_30': 0, 'SLTU_x_read_A_reg_31': 0, 'ADD_x_read_B_reg_0': 57, 'ADD_x_read_B_reg_1': 0, 'ADD_x_read_B_reg_2': 0, 'ADD_x_read_B_reg_3': 0, 'ADD_x_read_B_reg_4': 0, 'ADD_x_read_B_reg_5': 0, 'ADD_x_read_B_reg_6': 0, 'ADD_x_read_B_reg_7': 0, 'ADD_x_read_B_reg_8': 0, 'ADD_x_read_B_reg_9': 0, 'ADD_x_read_B_reg_10': 0, 'ADD_x_read_B_reg_11': 0, 'ADD_x_read_B_reg_12': 0, 'ADD_x_read_B_reg_13': 0, 'ADD_x_read_B_reg_14': 0, 'ADD_x_read_B_reg_15': 0, 'ADD_x_read_B_reg_16': 0, 'ADD_x_read_B_reg_17': 0, 'ADD_x_read_B_reg_18': 0, 'ADD_x_read_B_reg_19': 0, 'ADD_x_read_B_reg_20': 0, 'ADD_x_read_B_reg_21': 0, 'ADD_x_read_B_reg_22': 0, 'ADD_x_read_B_reg_23': 0, 'ADD_x_read_B_reg_24': 0, 'ADD_x_read_B_reg_25': 0, 'ADD_x_read_B_reg_26': 0, 'ADD_x_read_B_reg_27': 0, 'ADD_x_read_B_reg_28': 0, 'ADD_x_read_B_reg_29': 0, 'ADD_x_read_B_reg_30': 0, 'ADD_x_read_B_reg_31': 0, 'SUB_x_read_B_reg_0': 0, 'SUB_x_read_B_reg_1': 0, 'SUB_x_read_B_reg_2': 0, 'SUB_x_read_B_reg_3': 0, 'SUB_x_read_B_reg_4': 0, 'SUB_x_read_B_reg_5': 0, 'SUB_x_read_B_reg_6': 0, 'SUB_x_read_B_reg_7': 0, 'SUB_x_read_B_reg_8': 0, 'SUB_x_read_B_reg_9': 0, 'SUB_x_read_B_reg_10': 0, 'SUB_x_read_B_reg_11': 0, 'SUB_x_read_B_reg_12': 0, 'SUB_x_read_B_reg_13': 0, 'SUB_x_read_B_reg_14': 0, 'SUB_x_read_B_reg_15': 0, 'SUB_x_read_B_reg_16': 0, 'SUB_x_read_B_reg_17': 0, 'SUB_x_read_B_reg_18': 0, 'SUB_x_read_B_reg_19': 0, 'SUB_x_read_B_reg_20': 0, 'SUB_x_read_B_reg_21': 0, 'SUB_x_read_B_reg_22': 0, 'SUB_x_read_B_reg_23': 0, 'SUB_x_read_B_reg_24': 0, 'SUB_x_read_B_reg_25': 0, 'SUB_x_read_B_reg_26': 0, 'SUB_x_read_B_reg_27': 0, 'SUB_x_read_B_reg_28': 0, 'SUB_x_read_B_reg_29': 0, 'SUB_x_read_B_reg_30': 0, 'SUB_x_read_B_reg_31': 0, 'OR_x_read_B_reg_0': 0, 'OR_x_read_B_reg_1': 0, 'OR_x_read_B_reg_2': 0, 'OR_x_read_B_reg_3': 0, 'OR_x_read_B_reg_4': 0, 'OR_x_read_B_reg_5': 0, 'OR_x_read_B_reg_6': 0, 'OR_x_read_B_reg_7': 0, 'OR_x_read_B_reg_8': 0, 'OR_x_read_B_reg_9': 0, 'OR_x_read_B_reg_10': 0, 'OR_x_read_B_reg_11': 0, 'OR_x_read_B_reg_12': 0, 'OR_x_read_B_reg_13': 0, 'OR_x_read_B_reg_14': 0, 'OR_x_read_B_reg_15': 0, 'OR_x_read_B_reg_16': 0, 'OR_x_read_B_reg_17': 0, 'OR_x_read_B_reg_18': 0, 'OR_x_read_B_reg_19': 0, 'OR_x_read_B_reg_20': 0, 'OR_x_read_B_reg_21': 0, 'OR_x_read_B_reg_22': 0, 'OR_x_read_B_reg_23': 0, 'OR_x_read_B_reg_24': 0, 'OR_x_read_B_reg_25': 0, 'OR_x_read_B_reg_26': 0, 'OR_x_read_B_reg_27': 0, 'OR_x_read_B_reg_28': 0, 'OR_x_read_B_reg_29': 0, 'OR_x_read_B_reg_30': 0, 'OR_x_read_B_reg_31': 0, 'XOR_x_read_B_reg_0': 0, 'XOR_x_read_B_reg_1': 0, 'XOR_x_read_B_reg_2': 0, 'XOR_x_read_B_reg_3': 0, 'XOR_x_read_B_reg_4': 0, 'XOR_x_read_B_reg_5': 0, 'XOR_x_read_B_reg_6': 0, 'XOR_x_read_B_reg_7': 0, 'XOR_x_read_B_reg_8': 0, 'XOR_x_read_B_reg_9': 0, 'XOR_x_read_B_reg_10': 0, 'XOR_x_read_B_reg_11': 0, 'XOR_x_read_B_reg_12': 0, 'XOR_x_read_B_reg_13': 0, 'XOR_x_read_B_reg_14': 0, 'XOR_x_read_B_reg_15': 0, 'XOR_x_read_B_reg_16': 0, 'XOR_x_read_B_reg_17': 0, 'XOR_x_read_B_reg_18': 0, 'XOR_x_read_B_reg_19': 0, 'XOR_x_read_B_reg_20': 0, 'XOR_x_read_B_reg_21': 0, 'XOR_x_read_B_reg_22': 0, 'XOR_x_read_B_reg_23': 0, 'XOR_x_read_B_reg_24': 0, 'XOR_x_read_B_reg_25': 0, 'XOR_x_read_B_reg_26': 0, 'XOR_x_read_B_reg_27': 0, 'XOR_x_read_B_reg_28': 0, 'XOR_x_read_B_reg_29': 0, 'XOR_x_read_B_reg_30': 0, 'XOR_x_read_B_reg_31': 0, 'AND_x_read_B_reg_0': 0, 'AND_x_read_B_reg_1': 0, 'AND_x_read_B_reg_2': 0, 'AND_x_read_B_reg_3': 0, 'AND_x_read_B_reg_4': 0, 'AND_x_read_B_reg_5': 0, 'AND_x_read_B_reg_6': 0, 'AND_x_read_B_reg_7': 0, 'AND_x_read_B_reg_8': 0, 'AND_x_read_B_reg_9': 0, 'AND_x_read_B_reg_10': 0, 'AND_x_read_B_reg_11': 0, 'AND_x_read_B_reg_12': 0, 'AND_x_read_B_reg_13': 0, 'AND_x_read_B_reg_14': 0, 'AND_x_read_B_reg_15': 0, 'AND_x_read_B_reg_16': 0, 'AND_x_read_B_reg_17': 0, 'AND_x_read_B_reg_18': 0, 'AND_x_read_B_reg_19': 0, 'AND_x_read_B_reg_20': 0, 'AND_x_read_B_reg_21': 0, 'AND_x_read_B_reg_22': 0, 'AND_x_read_B_reg_23': 0, 'AND_x_read_B_reg_24': 0, 'AND_x_read_B_reg_25': 0, 'AND_x_read_B_reg_26': 0, 'AND_x_read_B_reg_27': 0, 'AND_x_read_B_reg_28': 0, 'AND_x_read_B_reg_29': 0, 'AND_x_read_B_reg_30': 0, 'AND_x_read_B_reg_31': 0, 'SLL_x_read_B_reg_0': 0, 'SLL_x_read_B_reg_1': 0, 'SLL_x_read_B_reg_2': 0, 'SLL_x_read_B_reg_3': 0, 'SLL_x_read_B_reg_4': 0, 'SLL_x_read_B_reg_5': 0, 'SLL_x_read_B_reg_6': 0, 'SLL_x_read_B_reg_7': 0, 'SLL_x_read_B_reg_8': 0, 'SLL_x_read_B_reg_9': 0, 'SLL_x_read_B_reg_10': 0, 'SLL_x_read_B_reg_11': 0, 'SLL_x_read_B_reg_12': 0, 'SLL_x_read_B_reg_13': 0, 'SLL_x_read_B_reg_14': 0, 'SLL_x_read_B_reg_15': 0, 'SLL_x_read_B_reg_16': 0, 'SLL_x_read_B_reg_17': 0, 'SLL_x_read_B_reg_18': 0, 'SLL_x_read_B_reg_19': 0, 'SLL_x_read_B_reg_20': 0, 'SLL_x_read_B_reg_21': 0, 'SLL_x_read_B_reg_22': 0, 'SLL_x_read_B_reg_23': 0, 'SLL_x_read_B_reg_24': 0, 'SLL_x_read_B_reg_25': 0, 'SLL_x_read_B_reg_26': 0, 'SLL_x_read_B_reg_27': 0, 'SLL_x_read_B_reg_28': 0, 'SLL_x_read_B_reg_29': 0, 'SLL_x_read_B_reg_30': 0, 'SLL_x_read_B_reg_31': 0, 'SRL_x_read_B_reg_0': 0, 'SRL_x_read_B_reg_1': 0, 'SRL_x_read_B_reg_2': 0, 'SRL_x_read_B_reg_3': 0, 'SRL_x_read_B_reg_4': 0, 'SRL_x_read_B_reg_5': 0, 'SRL_x_read_B_reg_6': 0, 'SRL_x_read_B_reg_7': 0, 'SRL_x_read_B_reg_8': 0, 'SRL_x_read_B_reg_9': 0, 'SRL_x_read_B_reg_10': 0, 'SRL_x_read_B_reg_11': 0, 'SRL_x_read_B_reg_12': 0, 'SRL_x_read_B_reg_13': 0, 'SRL_x_read_B_reg_14': 0, 'SRL_x_read_B_reg_15': 0, 'SRL_x_read_B_reg_16': 0, 'SRL_x_read_B_reg_17': 0, 'SRL_x_read_B_reg_18': 0, 'SRL_x_read_B_reg_19': 0, 'SRL_x_read_B_reg_20': 0, 'SRL_x_read_B_reg_21': 0, 'SRL_x_read_B_reg_22': 0, 'SRL_x_read_B_reg_23': 0, 'SRL_x_read_B_reg_24': 0, 'SRL_x_read_B_reg_25': 0, 'SRL_x_read_B_reg_26': 0, 'SRL_x_read_B_reg_27': 0, 'SRL_x_read_B_reg_28': 0, 'SRL_x_read_B_reg_29': 0, 'SRL_x_read_B_reg_30': 0, 'SRL_x_read_B_reg_31': 0, 'SRA_x_read_B_reg_0': 0, 'SRA_x_read_B_reg_1': 0, 'SRA_x_read_B_reg_2': 0, 'SRA_x_read_B_reg_3': 0, 'SRA_x_read_B_reg_4': 0, 'SRA_x_read_B_reg_5': 0, 'SRA_x_read_B_reg_6': 0, 'SRA_x_read_B_reg_7': 0, 'SRA_x_read_B_reg_8': 0, 'SRA_x_read_B_reg_9': 0, 'SRA_x_read_B_reg_10': 0, 'SRA_x_read_B_reg_11': 0, 'SRA_x_read_B_reg_12': 0, 'SRA_x_read_B_reg_13': 0, 'SRA_x_read_B_reg_14': 0, 'SRA_x_read_B_reg_15': 0, 'SRA_x_read_B_reg_16': 0, 'SRA_x_read_B_reg_17': 0, 'SRA_x_read_B_reg_18': 0, 'SRA_x_read_B_reg_19': 0, 'SRA_x_read_B_reg_20': 0, 'SRA_x_read_B_reg_21': 0, 'SRA_x_read_B_reg_22': 0, 'SRA_x_read_B_reg_23': 0, 'SRA_x_read_B_reg_24': 0, 'SRA_x_read_B_reg_25': 0, 'SRA_x_read_B_reg_26': 0, 'SRA_x_read_B_reg_27': 0, 'SRA_x_read_B_reg_28': 0, 'SRA_x_read_B_reg_29': 0, 'SRA_x_read_B_reg_30': 0, 'SRA_x_read_B_reg_31': 0, 'SLT_x_read_B_reg_0': 0, 'SLT_x_read_B_reg_1': 0, 'SLT_x_read_B_reg_2': 0, 'SLT_x_read_B_reg_3': 0, 'SLT_x_read_B_reg_4': 0, 'SLT_x_read_B_reg_5': 0, 'SLT_x_read_B_reg_6': 0, 'SLT_x_read_B_reg_7': 0, 'SLT_x_read_B_reg_8': 0, 'SLT_x_read_B_reg_9': 0, 'SLT_x_read_B_reg_10': 0, 'SLT_x_read_B_reg_11': 0, 'SLT_x_read_B_reg_12': 0, 'SLT_x_read_B_reg_13': 0, 'SLT_x_read_B_reg_14': 0, 'SLT_x_read_B_reg_15': 0, 'SLT_x_read_B_reg_16': 0, 'SLT_x_read_B_reg_17': 0, 'SLT_x_read_B_reg_18': 0, 'SLT_x_read_B_reg_19': 0, 'SLT_x_read_B_reg_20': 0, 'SLT_x_read_B_reg_21': 0, 'SLT_x_read_B_reg_22': 0, 'SLT_x_read_B_reg_23': 0, 'SLT_x_read_B_reg_24': 0, 'SLT_x_read_B_reg_25': 0, 'SLT_x_read_B_reg_26': 0, 'SLT_x_read_B_reg_27': 0, 'SLT_x_read_B_reg_28': 0, 'SLT_x_read_B_reg_29': 0, 'SLT_x_read_B_reg_30': 0, 'SLT_x_read_B_reg_31': 0, 'SLTU_x_read_B_reg_0': 0, 'SLTU_x_read_B_reg_1': 0, 'SLTU_x_read_B_reg_2': 0, 'SLTU_x_read_B_reg_3': 0, 'SLTU_x_read_B_reg_4': 0, 'SLTU_x_read_B_reg_5': 0, 'SLTU_x_read_B_reg_6': 0, 'SLTU_x_read_B_reg_7': 0, 'SLTU_x_read_B_reg_8': 0, 'SLTU_x_read_B_reg_9': 0, 'SLTU_x_read_B_reg_10': 0, 'SLTU_x_read_B_reg_11': 0, 'SLTU_x_read_B_reg_12': 0, 'SLTU_x_read_B_reg_13': 0, 'SLTU_x_read_B_reg_14': 0, 'SLTU_x_read_B_reg_15': 0, 'SLTU_x_read_B_reg_16': 0, 'SLTU_x_read_B_reg_17': 0, 'SLTU_x_read_B_reg_18': 0, 'SLTU_x_read_B_reg_19': 0, 'SLTU_x_read_B_reg_20': 0, 'SLTU_x_read_B_reg_21': 0, 'SLTU_x_read_B_reg_22': 0, 'SLTU_x_read_B_reg_23': 0, 'SLTU_x_read_B_reg_24': 0, 'SLTU_x_read_B_reg_25': 0, 'SLTU_x_read_B_reg_26': 0, 'SLTU_x_read_B_reg_27': 0, 'SLTU_x_read_B_reg_28': 0, 'SLTU_x_read_B_reg_29': 0, 'SLTU_x_read_B_reg_30': 0, 'SLTU_x_read_B_reg_31': 0, 'ADD_x_write_reg_0': 4, 'ADD_x_write_reg_1': 1, 'ADD_x_write_reg_2': 4, 'ADD_x_write_reg_3': 1, 'ADD_x_write_reg_4': 4, 'ADD_x_write_reg_5': 1, 'ADD_x_write_reg_6': 4, 'ADD_x_write_reg_7': 1, 'ADD_x_write_reg_8': 4, 'ADD_x_write_reg_9': 1, 'ADD_x_write_reg_10': 4, 'ADD_x_write_reg_11': 1, 'ADD_x_write_reg_12': 4, 'ADD_x_write_reg_13': 1, 'ADD_x_write_reg_14': 4, 'ADD_x_write_reg_15': 1, 'ADD_x_write_reg_16': 4, 'ADD_x_write_reg_17': 1, 'ADD_x_write_reg_18': 4, 'ADD_x_write_reg_19': 1, 'ADD_x_write_reg_20': 4, 'ADD_x_write_reg_21': 1, 'ADD_x_write_reg_22': 1, 'ADD_x_write_reg_23': 0, 'ADD_x_write_reg_24': 1, 'ADD_x_write_reg_25': 0, 'ADD_x_write_reg_26': 0, 'ADD_x_write_reg_27': 0, 'ADD_x_write_reg_28': 0, 'ADD_x_write_reg_29': 0, 'ADD_x_write_reg_30': 0, 'ADD_x_write_reg_31': 0, 'SUB_x_write_reg_0': 0, 'SUB_x_write_reg_1': 0, 'SUB_x_write_reg_2': 0, 'SUB_x_write_reg_3': 0, 'SUB_x_write_reg_4': 0, 'SUB_x_write_reg_5': 0, 'SUB_x_write_reg_6': 0, 'SUB_x_write_reg_7': 0, 'SUB_x_write_reg_8': 0, 'SUB_x_write_reg_9': 0, 'SUB_x_write_reg_10': 0, 'SUB_x_write_reg_11': 0, 'SUB_x_write_reg_12': 0, 'SUB_x_write_reg_13': 0, 'SUB_x_write_reg_14': 0, 'SUB_x_write_reg_15': 0, 'SUB_x_write_reg_16': 0, 'SUB_x_write_reg_17': 0, 'SUB_x_write_reg_18': 0, 'SUB_x_write_reg_19': 0, 'SUB_x_write_reg_20': 0, 'SUB_x_write_reg_21': 0, 'SUB_x_write_reg_22': 0, 'SUB_x_write_reg_23': 0, 'SUB_x_write_reg_24': 0, 'SUB_x_write_reg_25': 0, 'SUB_x_write_reg_26': 0, 'SUB_x_write_reg_27': 0, 'SUB_x_write_reg_28': 0, 'SUB_x_write_reg_29': 0, 'SUB_x_write_reg_30': 0, 'SUB_x_write_reg_31': 0, 'OR_x_write_reg_0': 0, 'OR_x_write_reg_1': 0, 'OR_x_write_reg_2': 0, 'OR_x_write_reg_3': 0, 'OR_x_write_reg_4': 0, 'OR_x_write_reg_5': 0, 'OR_x_write_reg_6': 0, 'OR_x_write_reg_7': 0, 'OR_x_write_reg_8': 0, 'OR_x_write_reg_9': 0, 'OR_x_write_reg_10': 0, 'OR_x_write_reg_11': 0, 'OR_x_write_reg_12': 0, 'OR_x_write_reg_13': 0, 'OR_x_write_reg_14': 0, 'OR_x_write_reg_15': 0, 'OR_x_write_reg_16': 0, 'OR_x_write_reg_17': 0, 'OR_x_write_reg_18': 0, 'OR_x_write_reg_19': 0, 'OR_x_write_reg_20': 0, 'OR_x_write_reg_21': 0, 'OR_x_write_reg_22': 0, 'OR_x_write_reg_23': 0, 'OR_x_write_reg_24': 0, 'OR_x_write_reg_25': 0, 'OR_x_write_reg_26': 0, 'OR_x_write_reg_27': 0, 'OR_x_write_reg_28': 0, 'OR_x_write_reg_29': 0, 'OR_x_write_reg_30': 0, 'OR_x_write_reg_31': 0, 'XOR_x_write_reg_0': 0, 'XOR_x_write_reg_1': 0, 'XOR_x_write_reg_2': 0, 'XOR_x_write_reg_3': 0, 'XOR_x_write_reg_4': 0, 'XOR_x_write_reg_5': 0, 'XOR_x_write_reg_6': 0, 'XOR_x_write_reg_7': 0, 'XOR_x_write_reg_8': 0, 'XOR_x_write_reg_9': 0, 'XOR_x_write_reg_10': 0, 'XOR_x_write_reg_11': 0, 'XOR_x_write_reg_12': 0, 'XOR_x_write_reg_13': 0, 'XOR_x_write_reg_14': 0, 'XOR_x_write_reg_15': 0, 'XOR_x_write_reg_16': 0, 'XOR_x_write_reg_17': 0, 'XOR_x_write_reg_18': 0, 'XOR_x_write_reg_19': 0, 'XOR_x_write_reg_20': 0, 'XOR_x_write_reg_21': 0, 'XOR_x_write_reg_22': 0, 'XOR_x_write_reg_23': 0, 'XOR_x_write_reg_24': 0, 'XOR_x_write_reg_25': 0, 'XOR_x_write_reg_26': 0, 'XOR_x_write_reg_27': 0, 'XOR_x_write_reg_28': 0, 'XOR_x_write_reg_29': 0, 'XOR_x_write_reg_30': 0, 'XOR_x_write_reg_31': 0, 'AND_x_write_reg_0': 0, 'AND_x_write_reg_1': 0, 'AND_x_write_reg_2': 0, 'AND_x_write_reg_3': 0, 'AND_x_write_reg_4': 0, 'AND_x_write_reg_5': 0, 'AND_x_write_reg_6': 0, 'AND_x_write_reg_7': 0, 'AND_x_write_reg_8': 0, 'AND_x_write_reg_9': 0, 'AND_x_write_reg_10': 0, 'AND_x_write_reg_11': 0, 'AND_x_write_reg_12': 0, 'AND_x_write_reg_13': 0, 'AND_x_write_reg_14': 0, 'AND_x_write_reg_15': 0, 'AND_x_write_reg_16': 0, 'AND_x_write_reg_17': 0, 'AND_x_write_reg_18': 0, 'AND_x_write_reg_19': 0, 'AND_x_write_reg_20': 0, 'AND_x_write_reg_21': 0, 'AND_x_write_reg_22': 0, 'AND_x_write_reg_23': 0, 'AND_x_write_reg_24': 0, 'AND_x_write_reg_25': 0, 'AND_x_write_reg_26': 0, 'AND_x_write_reg_27': 0, 'AND_x_write_reg_28': 0, 'AND_x_write_reg_29': 0, 'AND_x_write_reg_30': 0, 'AND_x_write_reg_31': 0, 'SLL_x_write_reg_0': 0, 'SLL_x_write_reg_1': 0, 'SLL_x_write_reg_2': 0, 'SLL_x_write_reg_3': 0, 'SLL_x_write_reg_4': 0, 'SLL_x_write_reg_5': 0, 'SLL_x_write_reg_6': 0, 'SLL_x_write_reg_7': 0, 'SLL_x_write_reg_8': 0, 'SLL_x_write_reg_9': 0, 'SLL_x_write_reg_10': 0, 'SLL_x_write_reg_11': 0, 'SLL_x_write_reg_12': 0, 'SLL_x_write_reg_13': 0, 'SLL_x_write_reg_14': 0, 'SLL_x_write_reg_15': 0, 'SLL_x_write_reg_16': 0, 'SLL_x_write_reg_17': 0, 'SLL_x_write_reg_18': 0, 'SLL_x_write_reg_19': 0, 'SLL_x_write_reg_20': 0, 'SLL_x_write_reg_21': 0, 'SLL_x_write_reg_22': 0, 'SLL_x_write_reg_23': 0, 'SLL_x_write_reg_24': 0, 'SLL_x_write_reg_25': 0, 'SLL_x_write_reg_26': 0, 'SLL_x_write_reg_27': 0, 'SLL_x_write_reg_28': 0, 'SLL_x_write_reg_29': 0, 'SLL_x_write_reg_30': 0, 'SLL_x_write_reg_31': 0, 'SRL_x_write_reg_0': 0, 'SRL_x_write_reg_1': 0, 'SRL_x_write_reg_2': 0, 'SRL_x_write_reg_3': 0, 'SRL_x_write_reg_4': 0, 'SRL_x_write_reg_5': 0, 'SRL_x_write_reg_6': 0, 'SRL_x_write_reg_7': 0, 'SRL_x_write_reg_8': 0, 'SRL_x_write_reg_9': 0, 'SRL_x_write_reg_10': 0, 'SRL_x_write_reg_11': 0, 'SRL_x_write_reg_12': 0, 'SRL_x_write_reg_13': 0, 'SRL_x_write_reg_14': 0, 'SRL_x_write_reg_15': 0, 'SRL_x_write_reg_16': 0, 'SRL_x_write_reg_17': 0, 'SRL_x_write_reg_18': 0, 'SRL_x_write_reg_19': 0, 'SRL_x_write_reg_20': 0, 'SRL_x_write_reg_21': 0, 'SRL_x_write_reg_22': 0, 'SRL_x_write_reg_23': 0, 'SRL_x_write_reg_24': 0, 'SRL_x_write_reg_25': 0, 'SRL_x_write_reg_26': 0, 'SRL_x_write_reg_27': 0, 'SRL_x_write_reg_28': 0, 'SRL_x_write_reg_29': 0, 'SRL_x_write_reg_30': 0, 'SRL_x_write_reg_31': 0, 'SRA_x_write_reg_0': 0, 'SRA_x_write_reg_1': 0, 'SRA_x_write_reg_2': 0, 'SRA_x_write_reg_3': 0, 'SRA_x_write_reg_4': 0, 'SRA_x_write_reg_5': 0, 'SRA_x_write_reg_6': 0, 'SRA_x_write_reg_7': 0, 'SRA_x_write_reg_8': 0, 'SRA_x_write_reg_9': 0, 'SRA_x_write_reg_10': 0, 'SRA_x_write_reg_11': 0, 'SRA_x_write_reg_12': 0, 'SRA_x_write_reg_13': 0, 'SRA_x_write_reg_14': 0, 'SRA_x_write_reg_15': 0, 'SRA_x_write_reg_16': 0, 'SRA_x_write_reg_17': 0, 'SRA_x_write_reg_18': 0, 'SRA_x_write_reg_19': 0, 'SRA_x_write_reg_20': 0, 'SRA_x_write_reg_21': 0, 'SRA_x_write_reg_22': 0, 'SRA_x_write_reg_23': 0, 'SRA_x_write_reg_24': 0, 'SRA_x_write_reg_25': 0, 'SRA_x_write_reg_26': 0, 'SRA_x_write_reg_27': 0, 'SRA_x_write_reg_28': 0, 'SRA_x_write_reg_29': 0, 'SRA_x_write_reg_30': 0, 'SRA_x_write_reg_31': 0, 'SLT_x_write_reg_0': 0, 'SLT_x_write_reg_1': 0, 'SLT_x_write_reg_2': 0, 'SLT_x_write_reg_3': 0, 'SLT_x_write_reg_4': 0, 'SLT_x_write_reg_5': 0, 'SLT_x_write_reg_6': 0, 'SLT_x_write_reg_7': 0, 'SLT_x_write_reg_8': 0, 'SLT_x_write_reg_9': 0, 'SLT_x_write_reg_10': 0, 'SLT_x_write_reg_11': 0, 'SLT_x_write_reg_12': 0, 'SLT_x_write_reg_13': 0, 'SLT_x_write_reg_14': 0, 'SLT_x_write_reg_15': 0, 'SLT_x_write_reg_16': 0, 'SLT_x_write_reg_17': 0, 'SLT_x_write_reg_18': 0, 'SLT_x_write_reg_19': 0, 'SLT_x_write_reg_20': 0, 'SLT_x_write_reg_21': 0, 'SLT_x_write_reg_22': 0, 'SLT_x_write_reg_23': 0, 'SLT_x_write_reg_24': 0, 'SLT_x_write_reg_25': 0, 'SLT_x_write_reg_26': 0, 'SLT_x_write_reg_27': 0, 'SLT_x_write_reg_28': 0, 'SLT_x_write_reg_29': 0, 'SLT_x_write_reg_30': 0, 'SLT_x_write_reg_31': 0, 'SLTU_x_write_reg_0': 0, 'SLTU_x_write_reg_1': 0, 'SLTU_x_write_reg_2': 0, 'SLTU_x_write_reg_3': 0, 'SLTU_x_write_reg_4': 0, 'SLTU_x_write_reg_5': 0, 'SLTU_x_write_reg_6': 0, 'SLTU_x_write_reg_7': 0, 'SLTU_x_write_reg_8': 0, 'SLTU_x_write_reg_9': 0, 'SLTU_x_write_reg_10': 0, 'SLTU_x_write_reg_11': 0, 'SLTU_x_write_reg_12': 0, 'SLTU_x_write_reg_13': 0, 'SLTU_x_write_reg_14': 0, 'SLTU_x_write_reg_15': 0, 'SLTU_x_write_reg_16': 0, 'SLTU_x_write_reg_17': 0, 'SLTU_x_write_reg_18': 0, 'SLTU_x_write_reg_19': 0, 'SLTU_x_write_reg_20': 0, 'SLTU_x_write_reg_21': 0, 'SLTU_x_write_reg_22': 0, 'SLTU_x_write_reg_23': 0, 'SLTU_x_write_reg_24': 0, 'SLTU_x_write_reg_25': 0, 'SLTU_x_write_reg_26': 0, 'SLTU_x_write_reg_27': 0, 'SLTU_x_write_reg_28': 0, 'SLTU_x_write_reg_29': 0, 'SLTU_x_write_reg_30': 0, 'SLTU_x_write_reg_31': 0, 'ADDI_x_read_A_reg_0': 32, 'ADDI_x_read_A_reg_1': 0, 'ADDI_x_read_A_reg_2': 0, 'ADDI_x_read_A_reg_3': 0, 'ADDI_x_read_A_reg_4': 0, 'ADDI_x_read_A_reg_5': 0, 'ADDI_x_read_A_reg_6': 0, 'ADDI_x_read_A_reg_7': 0, 'ADDI_x_read_A_reg_8': 0, 'ADDI_x_read_A_reg_9': 0, 'ADDI_x_read_A_reg_10': 0, 'ADDI_x_read_A_reg_11': 0, 'ADDI_x_read_A_reg_12': 0, 'ADDI_x_read_A_reg_13': 0, 'ADDI_x_read_A_reg_14': 0, 'ADDI_x_read_A_reg_15': 0, 'ADDI_x_read_A_reg_16': 0, 'ADDI_x_read_A_reg_17': 0, 'ADDI_x_read_A_reg_18': 0, 'ADDI_x_read_A_reg_19': 0, 'ADDI_x_read_A_reg_20': 0, 'ADDI_x_read_A_reg_21': 0, 'ADDI_x_read_A_reg_22': 0, 'ADDI_x_read_A_reg_23': 0, 'ADDI_x_read_A_reg_24': 0, 'ADDI_x_read_A_reg_25': 0, 'ADDI_x_read_A_reg_26': 0, 'ADDI_x_read_A_reg_27': 0, 'ADDI_x_read_A_reg_28': 0, 'ADDI_x_read_A_reg_29': 0, 'ADDI_x_read_A_reg_30': 0, 'ADDI_x_read_A_reg_31': 0, 'SUBI_x_read_A_reg_0': 0, 'SUBI_x_read_A_reg_1': 0, 'SUBI_x_read_A_reg_2': 0, 'SUBI_x_read_A_reg_3': 0, 'SUBI_x_read_A_reg_4': 0, 'SUBI_x_read_A_reg_5': 0, 'SUBI_x_read_A_reg_6': 0, 'SUBI_x_read_A_reg_7': 0, 'SUBI_x_read_A_reg_8': 0, 'SUBI_x_read_A_reg_9': 0, 'SUBI_x_read_A_reg_10': 0, 'SUBI_x_read_A_reg_11': 0, 'SUBI_x_read_A_reg_12': 0, 'SUBI_x_read_A_reg_13': 0, 'SUBI_x_read_A_reg_14': 0, 'SUBI_x_read_A_reg_15': 0, 'SUBI_x_read_A_reg_16': 0, 'SUBI_x_read_A_reg_17': 0, 'SUBI_x_read_A_reg_18': 0, 'SUBI_x_read_A_reg_19': 0, 'SUBI_x_read_A_reg_20': 0, 'SUBI_x_read_A_reg_21': 0, 'SUBI_x_read_A_reg_22': 0, 'SUBI_x_read_A_reg_23': 0, 'SUBI_x_read_A_reg_24': 0, 'SUBI_x_read_A_reg_25': 0, 'SUBI_x_read_A_reg_26': 0, 'SUBI_x_read_A_reg_27': 0, 'SUBI_x_read_A_reg_28': 0, 'SUBI_x_read_A_reg_29': 0, 'SUBI_x_read_A_reg_30': 0, 'SUBI_x_read_A_reg_31': 0, 'ORI_x_read_A_reg_0': 0, 'ORI_x_read_A_reg_1': 0, 'ORI_x_read_A_reg_2': 0, 'ORI_x_read_A_reg_3': 0, 'ORI_x_read_A_reg_4': 0, 'ORI_x_read_A_reg_5': 0, 'ORI_x_read_A_reg_6': 0, 'ORI_x_read_A_reg_7': 0, 'ORI_x_read_A_reg_8': 0, 'ORI_x_read_A_reg_9': 0, 'ORI_x_read_A_reg_10': 0, 'ORI_x_read_A_reg_11': 0, 'ORI_x_read_A_reg_12': 0, 'ORI_x_read_A_reg_13': 0, 'ORI_x_read_A_reg_14': 0, 'ORI_x_read_A_reg_15': 0, 'ORI_x_read_A_reg_16': 0, 'ORI_x_read_A_reg_17': 0, 'ORI_x_read_A_reg_18': 0, 'ORI_x_read_A_reg_19': 0, 'ORI_x_read_A_reg_20': 0, 'ORI_x_read_A_reg_21': 0, 'ORI_x_read_A_reg_22': 0, 'ORI_x_read_A_reg_23': 0, 'ORI_x_read_A_reg_24': 0, 'ORI_x_read_A_reg_25': 0, 'ORI_x_read_A_reg_26': 0, 'ORI_x_read_A_reg_27': 0, 'ORI_x_read_A_reg_28': 0, 'ORI_x_read_A_reg_29': 0, 'ORI_x_read_A_reg_30': 0, 'ORI_x_read_A_reg_31': 0, 'XORI_x_read_A_reg_0': 0, 'XORI_x_read_A_reg_1': 0, 'XORI_x_read_A_reg_2': 0, 'XORI_x_read_A_reg_3': 0, 'XORI_x_read_A_reg_4': 0, 'XORI_x_read_A_reg_5': 0, 'XORI_x_read_A_reg_6': 0, 'XORI_x_read_A_reg_7': 0, 'XORI_x_read_A_reg_8': 0, 'XORI_x_read_A_reg_9': 0, 'XORI_x_read_A_reg_10': 0, 'XORI_x_read_A_reg_11': 0, 'XORI_x_read_A_reg_12': 0, 'XORI_x_read_A_reg_13': 0, 'XORI_x_read_A_reg_14': 0, 'XORI_x_read_A_reg_15': 0, 'XORI_x_read_A_reg_16': 0, 'XORI_x_read_A_reg_17': 0, 'XORI_x_read_A_reg_18': 0, 'XORI_x_read_A_reg_19': 0, 'XORI_x_read_A_reg_20': 0, 'XORI_x_read_A_reg_21': 0, 'XORI_x_read_A_reg_22': 0, 'XORI_x_read_A_reg_23': 0, 'XORI_x_read_A_reg_24': 0, 'XORI_x_read_A_reg_25': 0, 'XORI_x_read_A_reg_26': 0, 'XORI_x_read_A_reg_27': 0, 'XORI_x_read_A_reg_28': 0, 'XORI_x_read_A_reg_29': 0, 'XORI_x_read_A_reg_30': 0, 'XORI_x_read_A_reg_31': 0, 'ANDI_x_read_A_reg_0': 0, 'ANDI_x_read_A_reg_1': 0, 'ANDI_x_read_A_reg_2': 0, 'ANDI_x_read_A_reg_3': 0, 'ANDI_x_read_A_reg_4': 0, 'ANDI_x_read_A_reg_5': 0, 'ANDI_x_read_A_reg_6': 0, 'ANDI_x_read_A_reg_7': 0, 'ANDI_x_read_A_reg_8': 0, 'ANDI_x_read_A_reg_9': 0, 'ANDI_x_read_A_reg_10': 0, 'ANDI_x_read_A_reg_11': 0, 'ANDI_x_read_A_reg_12': 0, 'ANDI_x_read_A_reg_13': 0, 'ANDI_x_read_A_reg_14': 0, 'ANDI_x_read_A_reg_15': 0, 'ANDI_x_read_A_reg_16': 0, 'ANDI_x_read_A_reg_17': 0, 'ANDI_x_read_A_reg_18': 0, 'ANDI_x_read_A_reg_19': 0, 'ANDI_x_read_A_reg_20': 0, 'ANDI_x_read_A_reg_21': 0, 'ANDI_x_read_A_reg_22': 0, 'ANDI_x_read_A_reg_23': 0, 'ANDI_x_read_A_reg_24': 0, 'ANDI_x_read_A_reg_25': 0, 'ANDI_x_read_A_reg_26': 0, 'ANDI_x_read_A_reg_27': 0, 'ANDI_x_read_A_reg_28': 0, 'ANDI_x_read_A_reg_29': 0, 'ANDI_x_read_A_reg_30': 0, 'ANDI_x_read_A_reg_31': 0, 'SLLI_x_read_A_reg_0': 0, 'SLLI_x_read_A_reg_1': 0, 'SLLI_x_read_A_reg_2': 0, 'SLLI_x_read_A_reg_3': 0, 'SLLI_x_read_A_reg_4': 0, 'SLLI_x_read_A_reg_5': 0, 'SLLI_x_read_A_reg_6': 0, 'SLLI_x_read_A_reg_7': 0, 'SLLI_x_read_A_reg_8': 0, 'SLLI_x_read_A_reg_9': 0, 'SLLI_x_read_A_reg_10': 0, 'SLLI_x_read_A_reg_11': 0, 'SLLI_x_read_A_reg_12': 0, 'SLLI_x_read_A_reg_13': 0, 'SLLI_x_read_A_reg_14': 0, 'SLLI_x_read_A_reg_15': 0, 'SLLI_x_read_A_reg_16': 0, 'SLLI_x_read_A_reg_17': 0, 'SLLI_x_read_A_reg_18': 0, 'SLLI_x_read_A_reg_19': 0, 'SLLI_x_read_A_reg_20': 0, 'SLLI_x_read_A_reg_21': 0, 'SLLI_x_read_A_reg_22': 0, 'SLLI_x_read_A_reg_23': 0, 'SLLI_x_read_A_reg_24': 0, 'SLLI_x_read_A_reg_25': 0, 'SLLI_x_read_A_reg_26': 0, 'SLLI_x_read_A_reg_27': 0, 'SLLI_x_read_A_reg_28': 0, 'SLLI_x_read_A_reg_29': 0, 'SLLI_x_read_A_reg_30': 0, 'SLLI_x_read_A_reg_31': 0, 'SRLI_x_read_A_reg_0': 0, 'SRLI_x_read_A_reg_1': 0, 'SRLI_x_read_A_reg_2': 0, 'SRLI_x_read_A_reg_3': 0, 'SRLI_x_read_A_reg_4': 0, 'SRLI_x_read_A_reg_5': 0, 'SRLI_x_read_A_reg_6': 0, 'SRLI_x_read_A_reg_7': 0, 'SRLI_x_read_A_reg_8': 0, 'SRLI_x_read_A_reg_9': 0, 'SRLI_x_read_A_reg_10': 0, 'SRLI_x_read_A_reg_11': 0, 'SRLI_x_read_A_reg_12': 0, 'SRLI_x_read_A_reg_13': 0, 'SRLI_x_read_A_reg_14': 0, 'SRLI_x_read_A_reg_15': 0, 'SRLI_x_read_A_reg_16': 0, 'SRLI_x_read_A_reg_17': 0, 'SRLI_x_read_A_reg_18': 0, 'SRLI_x_read_A_reg_19': 0, 'SRLI_x_read_A_reg_20': 0, 'SRLI_x_read_A_reg_21': 0, 'SRLI_x_read_A_reg_22': 0, 'SRLI_x_read_A_reg_23': 0, 'SRLI_x_read_A_reg_24': 0, 'SRLI_x_read_A_reg_25': 0, 'SRLI_x_read_A_reg_26': 0, 'SRLI_x_read_A_reg_27': 0, 'SRLI_x_read_A_reg_28': 0, 'SRLI_x_read_A_reg_29': 0, 'SRLI_x_read_A_reg_30': 0, 'SRLI_x_read_A_reg_31': 0, 'SRAI_x_read_A_reg_0': 0, 'SRAI_x_read_A_reg_1': 0, 'SRAI_x_read_A_reg_2': 0, 'SRAI_x_read_A_reg_3': 0, 'SRAI_x_read_A_reg_4': 0, 'SRAI_x_read_A_reg_5': 0, 'SRAI_x_read_A_reg_6': 0, 'SRAI_x_read_A_reg_7': 0, 'SRAI_x_read_A_reg_8': 0, 'SRAI_x_read_A_reg_9': 0, 'SRAI_x_read_A_reg_10': 0, 'SRAI_x_read_A_reg_11': 0, 'SRAI_x_read_A_reg_12': 0, 'SRAI_x_read_A_reg_13': 0, 'SRAI_x_read_A_reg_14': 0, 'SRAI_x_read_A_reg_15': 0, 'SRAI_x_read_A_reg_16': 0, 'SRAI_x_read_A_reg_17': 0, 'SRAI_x_read_A_reg_18': 0, 'SRAI_x_read_A_reg_19': 0, 'SRAI_x_read_A_reg_20': 0, 'SRAI_x_read_A_reg_21': 0, 'SRAI_x_read_A_reg_22': 0, 'SRAI_x_read_A_reg_23': 0, 'SRAI_x_read_A_reg_24': 0, 'SRAI_x_read_A_reg_25': 0, 'SRAI_x_read_A_reg_26': 0, 'SRAI_x_read_A_reg_27': 0, 'SRAI_x_read_A_reg_28': 0, 'SRAI_x_read_A_reg_29': 0, 'SRAI_x_read_A_reg_30': 0, 'SRAI_x_read_A_reg_31': 0, 'SLTI_x_read_A_reg_0': 0, 'SLTI_x_read_A_reg_1': 0, 'SLTI_x_read_A_reg_2': 0, 'SLTI_x_read_A_reg_3': 0, 'SLTI_x_read_A_reg_4': 0, 'SLTI_x_read_A_reg_5': 0, 'SLTI_x_read_A_reg_6': 0, 'SLTI_x_read_A_reg_7': 0, 'SLTI_x_read_A_reg_8': 0, 'SLTI_x_read_A_reg_9': 0, 'SLTI_x_read_A_reg_10': 0, 'SLTI_x_read_A_reg_11': 0, 'SLTI_x_read_A_reg_12': 0, 'SLTI_x_read_A_reg_13': 0, 'SLTI_x_read_A_reg_14': 0, 'SLTI_x_read_A_reg_15': 0, 'SLTI_x_read_A_reg_16': 0, 'SLTI_x_read_A_reg_17': 0, 'SLTI_x_read_A_reg_18': 0, 'SLTI_x_read_A_reg_19': 0, 'SLTI_x_read_A_reg_20': 0, 'SLTI_x_read_A_reg_21': 0, 'SLTI_x_read_A_reg_22': 0, 'SLTI_x_read_A_reg_23': 0, 'SLTI_x_read_A_reg_24': 0, 'SLTI_x_read_A_reg_25': 0, 'SLTI_x_read_A_reg_26': 0, 'SLTI_x_read_A_reg_27': 0, 'SLTI_x_read_A_reg_28': 0, 'SLTI_x_read_A_reg_29': 0, 'SLTI_x_read_A_reg_30': 0, 'SLTI_x_read_A_reg_31': 0, 'SLTUI_x_read_A_reg_0': 0, 'SLTUI_x_read_A_reg_1': 0, 'SLTUI_x_read_A_reg_2': 0, 'SLTUI_x_read_A_reg_3': 0, 'SLTUI_x_read_A_reg_4': 0, 'SLTUI_x_read_A_reg_5': 0, 'SLTUI_x_read_A_reg_6': 0, 'SLTUI_x_read_A_reg_7': 0, 'SLTUI_x_read_A_reg_8': 0, 'SLTUI_x_read_A_reg_9': 0, 'SLTUI_x_read_A_reg_10': 0, 'SLTUI_x_read_A_reg_11': 0, 'SLTUI_x_read_A_reg_12': 0, 'SLTUI_x_read_A_reg_13': 0, 'SLTUI_x_read_A_reg_14': 0, 'SLTUI_x_read_A_reg_15': 0, 'SLTUI_x_read_A_reg_16': 0, 'SLTUI_x_read_A_reg_17': 0, 'SLTUI_x_read_A_reg_18': 0, 'SLTUI_x_read_A_reg_19': 0, 'SLTUI_x_read_A_reg_20': 0, 'SLTUI_x_read_A_reg_21': 0, 'SLTUI_x_read_A_reg_22': 0, 'SLTUI_x_read_A_reg_23': 0, 'SLTUI_x_read_A_reg_24': 0, 'SLTUI_x_read_A_reg_25': 0, 'SLTUI_x_read_A_reg_26': 0, 'SLTUI_x_read_A_reg_27': 0, 'SLTUI_x_read_A_reg_28': 0, 'SLTUI_x_read_A_reg_29': 0, 'SLTUI_x_read_A_reg_30': 0, 'SLTUI_x_read_A_reg_31': 0, 'ADDI_x_write_reg_0': 1, 'ADDI_x_write_reg_1': 1, 'ADDI_x_write_reg_2': 1, 'ADDI_x_write_reg_3': 1, 'ADDI_x_write_reg_4': 1, 'ADDI_x_write_reg_5': 1, 'ADDI_x_write_reg_6': 1, 'ADDI_x_write_reg_7': 1, 'ADDI_x_write_reg_8': 1, 'ADDI_x_write_reg_9': 1, 'ADDI_x_write_reg_10': 1, 'ADDI_x_write_reg_11': 1, 'ADDI_x_write_reg_12': 1, 'ADDI_x_write_reg_13': 1, 'ADDI_x_write_reg_14': 1, 'ADDI_x_write_reg_15': 1, 'ADDI_x_write_reg_16': 1, 'ADDI_x_write_reg_17': 1, 'ADDI_x_write_reg_18': 1, 'ADDI_x_write_reg_19': 1, 'ADDI_x_write_reg_20': 1, 'ADDI_x_write_reg_21': 1, 'ADDI_x_write_reg_22': 1, 'ADDI_x_write_reg_23': 1, 'ADDI_x_write_reg_24': 1, 'ADDI_x_write_reg_25': 1, 'ADDI_x_write_reg_26': 1, 'ADDI_x_write_reg_27': 1, 'ADDI_x_write_reg_28': 1, 'ADDI_x_write_reg_29': 1, 'ADDI_x_write_reg_30': 1, 'ADDI_x_write_reg_31': 1, 'SUBI_x_write_reg_0': 0, 'SUBI_x_write_reg_1': 0, 'SUBI_x_write_reg_2': 0, 'SUBI_x_write_reg_3': 0, 'SUBI_x_write_reg_4': 0, 'SUBI_x_write_reg_5': 0, 'SUBI_x_write_reg_6': 0, 'SUBI_x_write_reg_7': 0, 'SUBI_x_write_reg_8': 0, 'SUBI_x_write_reg_9': 0, 'SUBI_x_write_reg_10': 0, 'SUBI_x_write_reg_11': 0, 'SUBI_x_write_reg_12': 0, 'SUBI_x_write_reg_13': 0, 'SUBI_x_write_reg_14': 0, 'SUBI_x_write_reg_15': 0, 'SUBI_x_write_reg_16': 0, 'SUBI_x_write_reg_17': 0, 'SUBI_x_write_reg_18': 0, 'SUBI_x_write_reg_19': 0, 'SUBI_x_write_reg_20': 0, 'SUBI_x_write_reg_21': 0, 'SUBI_x_write_reg_22': 0, 'SUBI_x_write_reg_23': 0, 'SUBI_x_write_reg_24': 0, 'SUBI_x_write_reg_25': 0, 'SUBI_x_write_reg_26': 0, 'SUBI_x_write_reg_27': 0, 'SUBI_x_write_reg_28': 0, 'SUBI_x_write_reg_29': 0, 'SUBI_x_write_reg_30': 0, 'SUBI_x_write_reg_31': 0, 'ORI_x_write_reg_0': 0, 'ORI_x_write_reg_1': 0, 'ORI_x_write_reg_2': 0, 'ORI_x_write_reg_3': 0, 'ORI_x_write_reg_4': 0, 'ORI_x_write_reg_5': 0, 'ORI_x_write_reg_6': 0, 'ORI_x_write_reg_7': 0, 'ORI_x_write_reg_8': 0, 'ORI_x_write_reg_9': 0, 'ORI_x_write_reg_10': 0, 'ORI_x_write_reg_11': 0, 'ORI_x_write_reg_12': 0, 'ORI_x_write_reg_13': 0, 'ORI_x_write_reg_14': 0, 'ORI_x_write_reg_15': 0, 'ORI_x_write_reg_16': 0, 'ORI_x_write_reg_17': 0, 'ORI_x_write_reg_18': 0, 'ORI_x_write_reg_19': 0, 'ORI_x_write_reg_20': 0, 'ORI_x_write_reg_21': 0, 'ORI_x_write_reg_22': 0, 'ORI_x_write_reg_23': 0, 'ORI_x_write_reg_24': 0, 'ORI_x_write_reg_25': 0, 'ORI_x_write_reg_26': 0, 'ORI_x_write_reg_27': 0, 'ORI_x_write_reg_28': 0, 'ORI_x_write_reg_29': 0, 'ORI_x_write_reg_30': 0, 'ORI_x_write_reg_31': 0, 'XORI_x_write_reg_0': 0, 'XORI_x_write_reg_1': 0, 'XORI_x_write_reg_2': 0, 'XORI_x_write_reg_3': 0, 'XORI_x_write_reg_4': 0, 'XORI_x_write_reg_5': 0, 'XORI_x_write_reg_6': 0, 'XORI_x_write_reg_7': 0, 'XORI_x_write_reg_8': 0, 'XORI_x_write_reg_9': 0, 'XORI_x_write_reg_10': 0, 'XORI_x_write_reg_11': 0, 'XORI_x_write_reg_12': 0, 'XORI_x_write_reg_13': 0, 'XORI_x_write_reg_14': 0, 'XORI_x_write_reg_15': 0, 'XORI_x_write_reg_16': 0, 'XORI_x_write_reg_17': 0, 'XORI_x_write_reg_18': 0, 'XORI_x_write_reg_19': 0, 'XORI_x_write_reg_20': 0, 'XORI_x_write_reg_21': 0, 'XORI_x_write_reg_22': 0, 'XORI_x_write_reg_23': 0, 'XORI_x_write_reg_24': 0, 'XORI_x_write_reg_25': 0, 'XORI_x_write_reg_26': 0, 'XORI_x_write_reg_27': 0, 'XORI_x_write_reg_28': 0, 'XORI_x_write_reg_29': 0, 'XORI_x_write_reg_30': 0, 'XORI_x_write_reg_31': 0, 'ANDI_x_write_reg_0': 0, 'ANDI_x_write_reg_1': 0, 'ANDI_x_write_reg_2': 0, 'ANDI_x_write_reg_3': 0, 'ANDI_x_write_reg_4': 0, 'ANDI_x_write_reg_5': 0, 'ANDI_x_write_reg_6': 0, 'ANDI_x_write_reg_7': 0, 'ANDI_x_write_reg_8': 0, 'ANDI_x_write_reg_9': 0, 'ANDI_x_write_reg_10': 0, 'ANDI_x_write_reg_11': 0, 'ANDI_x_write_reg_12': 0, 'ANDI_x_write_reg_13': 0, 'ANDI_x_write_reg_14': 0, 'ANDI_x_write_reg_15': 0, 'ANDI_x_write_reg_16': 0, 'ANDI_x_write_reg_17': 0, 'ANDI_x_write_reg_18': 0, 'ANDI_x_write_reg_19': 0, 'ANDI_x_write_reg_20': 0, 'ANDI_x_write_reg_21': 0, 'ANDI_x_write_reg_22': 0, 'ANDI_x_write_reg_23': 0, 'ANDI_x_write_reg_24': 0, 'ANDI_x_write_reg_25': 0, 'ANDI_x_write_reg_26': 0, 'ANDI_x_write_reg_27': 0, 'ANDI_x_write_reg_28': 0, 'ANDI_x_write_reg_29': 0, 'ANDI_x_write_reg_30': 0, 'ANDI_x_write_reg_31': 0, 'SLLI_x_write_reg_0': 0, 'SLLI_x_write_reg_1': 0, 'SLLI_x_write_reg_2': 0, 'SLLI_x_write_reg_3': 0, 'SLLI_x_write_reg_4': 0, 'SLLI_x_write_reg_5': 0, 'SLLI_x_write_reg_6': 0, 'SLLI_x_write_reg_7': 0, 'SLLI_x_write_reg_8': 0, 'SLLI_x_write_reg_9': 0, 'SLLI_x_write_reg_10': 0, 'SLLI_x_write_reg_11': 0, 'SLLI_x_write_reg_12': 0, 'SLLI_x_write_reg_13': 0, 'SLLI_x_write_reg_14': 0, 'SLLI_x_write_reg_15': 0, 'SLLI_x_write_reg_16': 0, 'SLLI_x_write_reg_17': 0, 'SLLI_x_write_reg_18': 0, 'SLLI_x_write_reg_19': 0, 'SLLI_x_write_reg_20': 0, 'SLLI_x_write_reg_21': 0, 'SLLI_x_write_reg_22': 0, 'SLLI_x_write_reg_23': 0, 'SLLI_x_write_reg_24': 0, 'SLLI_x_write_reg_25': 0, 'SLLI_x_write_reg_26': 0, 'SLLI_x_write_reg_27': 0, 'SLLI_x_write_reg_28': 0, 'SLLI_x_write_reg_29': 0, 'SLLI_x_write_reg_30': 0, 'SLLI_x_write_reg_31': 0, 'SRLI_x_write_reg_0': 0, 'SRLI_x_write_reg_1': 0, 'SRLI_x_write_reg_2': 0, 'SRLI_x_write_reg_3': 0, 'SRLI_x_write_reg_4': 0, 'SRLI_x_write_reg_5': 0, 'SRLI_x_write_reg_6': 0, 'SRLI_x_write_reg_7': 0, 'SRLI_x_write_reg_8': 0, 'SRLI_x_write_reg_9': 0, 'SRLI_x_write_reg_10': 0, 'SRLI_x_write_reg_11': 0, 'SRLI_x_write_reg_12': 0, 'SRLI_x_write_reg_13': 0, 'SRLI_x_write_reg_14': 0, 'SRLI_x_write_reg_15': 0, 'SRLI_x_write_reg_16': 0, 'SRLI_x_write_reg_17': 0, 'SRLI_x_write_reg_18': 0, 'SRLI_x_write_reg_19': 0, 'SRLI_x_write_reg_20': 0, 'SRLI_x_write_reg_21': 0, 'SRLI_x_write_reg_22': 0, 'SRLI_x_write_reg_23': 0, 'SRLI_x_write_reg_24': 0, 'SRLI_x_write_reg_25': 0, 'SRLI_x_write_reg_26': 0, 'SRLI_x_write_reg_27': 0, 'SRLI_x_write_reg_28': 0, 'SRLI_x_write_reg_29': 0, 'SRLI_x_write_reg_30': 0, 'SRLI_x_write_reg_31': 0, 'SRAI_x_write_reg_0': 0, 'SRAI_x_write_reg_1': 0, 'SRAI_x_write_reg_2': 0, 'SRAI_x_write_reg_3': 0, 'SRAI_x_write_reg_4': 0, 'SRAI_x_write_reg_5': 0, 'SRAI_x_write_reg_6': 0, 'SRAI_x_write_reg_7': 0, 'SRAI_x_write_reg_8': 0, 'SRAI_x_write_reg_9': 0, 'SRAI_x_write_reg_10': 0, 'SRAI_x_write_reg_11': 0, 'SRAI_x_write_reg_12': 0, 'SRAI_x_write_reg_13': 0, 'SRAI_x_write_reg_14': 0, 'SRAI_x_write_reg_15': 0, 'SRAI_x_write_reg_16': 0, 'SRAI_x_write_reg_17': 0, 'SRAI_x_write_reg_18': 0, 'SRAI_x_write_reg_19': 0, 'SRAI_x_write_reg_20': 0, 'SRAI_x_write_reg_21': 0, 'SRAI_x_write_reg_22': 0, 'SRAI_x_write_reg_23': 0, 'SRAI_x_write_reg_24': 0, 'SRAI_x_write_reg_25': 0, 'SRAI_x_write_reg_26': 0, 'SRAI_x_write_reg_27': 0, 'SRAI_x_write_reg_28': 0, 'SRAI_x_write_reg_29': 0, 'SRAI_x_write_reg_30': 0, 'SRAI_x_write_reg_31': 0, 'SLTI_x_write_reg_0': 0, 'SLTI_x_write_reg_1': 0, 'SLTI_x_write_reg_2': 0, 'SLTI_x_write_reg_3': 0, 'SLTI_x_write_reg_4': 0, 'SLTI_x_write_reg_5': 0, 'SLTI_x_write_reg_6': 0, 'SLTI_x_write_reg_7': 0, 'SLTI_x_write_reg_8': 0, 'SLTI_x_write_reg_9': 0, 'SLTI_x_write_reg_10': 0, 'SLTI_x_write_reg_11': 0, 'SLTI_x_write_reg_12': 0, 'SLTI_x_write_reg_13': 0, 'SLTI_x_write_reg_14': 0, 'SLTI_x_write_reg_15': 0, 'SLTI_x_write_reg_16': 0, 'SLTI_x_write_reg_17': 0, 'SLTI_x_write_reg_18': 0, 'SLTI_x_write_reg_19': 0, 'SLTI_x_write_reg_20': 0, 'SLTI_x_write_reg_21': 0, 'SLTI_x_write_reg_22': 0, 'SLTI_x_write_reg_23': 0, 'SLTI_x_write_reg_24': 0, 'SLTI_x_write_reg_25': 0, 'SLTI_x_write_reg_26': 0, 'SLTI_x_write_reg_27': 0, 'SLTI_x_write_reg_28': 0, 'SLTI_x_write_reg_29': 0, 'SLTI_x_write_reg_30': 0, 'SLTI_x_write_reg_31': 0, 'SLTUI_x_write_reg_0': 0, 'SLTUI_x_write_reg_1': 0, 'SLTUI_x_write_reg_2': 0, 'SLTUI_x_write_reg_3': 0, 'SLTUI_x_write_reg_4': 0, 'SLTUI_x_write_reg_5': 0, 'SLTUI_x_write_reg_6': 0, 'SLTUI_x_write_reg_7': 0, 'SLTUI_x_write_reg_8': 0, 'SLTUI_x_write_reg_9': 0, 'SLTUI_x_write_reg_10': 0, 'SLTUI_x_write_reg_11': 0, 'SLTUI_x_write_reg_12': 0, 'SLTUI_x_write_reg_13': 0, 'SLTUI_x_write_reg_14': 0, 'SLTUI_x_write_reg_15': 0, 'SLTUI_x_write_reg_16': 0, 'SLTUI_x_write_reg_17': 0, 'SLTUI_x_write_reg_18': 0, 'SLTUI_x_write_reg_19': 0, 'SLTUI_x_write_reg_20': 0, 'SLTUI_x_write_reg_21': 0, 'SLTUI_x_write_reg_22': 0, 'SLTUI_x_write_reg_23': 0, 'SLTUI_x_write_reg_24': 0, 'SLTUI_x_write_reg_25': 0, 'SLTUI_x_write_reg_26': 0, 'SLTUI_x_write_reg_27': 0, 'SLTUI_x_write_reg_28': 0, 'SLTUI_x_write_reg_29': 0, 'SLTUI_x_write_reg_30': 0, 'SLTUI_x_write_reg_31': 0, 'LW_x_read_A_reg_0': 0, 'LW_x_read_A_reg_1': 0, 'LW_x_read_A_reg_2': 0, 'LW_x_read_A_reg_3': 0, 'LW_x_read_A_reg_4': 0, 'LW_x_read_A_reg_5': 0, 'LW_x_read_A_reg_6': 0, 'LW_x_read_A_reg_7': 0, 'LW_x_read_A_reg_8': 0, 'LW_x_read_A_reg_9': 0, 'LW_x_read_A_reg_10': 0, 'LW_x_read_A_reg_11': 0, 'LW_x_read_A_reg_12': 0, 'LW_x_read_A_reg_13': 0, 'LW_x_read_A_reg_14': 0, 'LW_x_read_A_reg_15': 0, 'LW_x_read_A_reg_16': 0, 'LW_x_read_A_reg_17': 0, 'LW_x_read_A_reg_18': 0, 'LW_x_read_A_reg_19': 0, 'LW_x_read_A_reg_20': 0, 'LW_x_read_A_reg_21': 0, 'LW_x_read_A_reg_22': 0, 'LW_x_read_A_reg_23': 0, 'LW_x_read_A_reg_24': 0, 'LW_x_read_A_reg_25': 0, 'LW_x_read_A_reg_26': 0, 'LW_x_read_A_reg_27': 0, 'LW_x_read_A_reg_28': 0, 'LW_x_read_A_reg_29': 0, 'LW_x_read_A_reg_30': 0, 'LW_x_read_A_reg_31': 0, 'LH_x_read_A_reg_0': 0, 'LH_x_read_A_reg_1': 0, 'LH_x_read_A_reg_2': 0, 'LH_x_read_A_reg_3': 0, 'LH_x_read_A_reg_4': 0, 'LH_x_read_A_reg_5': 0, 'LH_x_read_A_reg_6': 0, 'LH_x_read_A_reg_7': 0, 'LH_x_read_A_reg_8': 0, 'LH_x_read_A_reg_9': 0, 'LH_x_read_A_reg_10': 0, 'LH_x_read_A_reg_11': 0, 'LH_x_read_A_reg_12': 0, 'LH_x_read_A_reg_13': 0, 'LH_x_read_A_reg_14': 0, 'LH_x_read_A_reg_15': 0, 'LH_x_read_A_reg_16': 0, 'LH_x_read_A_reg_17': 0, 'LH_x_read_A_reg_18': 0, 'LH_x_read_A_reg_19': 0, 'LH_x_read_A_reg_20': 0, 'LH_x_read_A_reg_21': 0, 'LH_x_read_A_reg_22': 0, 'LH_x_read_A_reg_23': 0, 'LH_x_read_A_reg_24': 0, 'LH_x_read_A_reg_25': 0, 'LH_x_read_A_reg_26': 0, 'LH_x_read_A_reg_27': 0, 'LH_x_read_A_reg_28': 0, 'LH_x_read_A_reg_29': 0, 'LH_x_read_A_reg_30': 0, 'LH_x_read_A_reg_31': 0, 'LB_x_read_A_reg_0': 0, 'LB_x_read_A_reg_1': 0, 'LB_x_read_A_reg_2': 0, 'LB_x_read_A_reg_3': 0, 'LB_x_read_A_reg_4': 0, 'LB_x_read_A_reg_5': 0, 'LB_x_read_A_reg_6': 0, 'LB_x_read_A_reg_7': 0, 'LB_x_read_A_reg_8': 0, 'LB_x_read_A_reg_9': 0, 'LB_x_read_A_reg_10': 0, 'LB_x_read_A_reg_11': 0, 'LB_x_read_A_reg_12': 0, 'LB_x_read_A_reg_13': 0, 'LB_x_read_A_reg_14': 0, 'LB_x_read_A_reg_15': 0, 'LB_x_read_A_reg_16': 0, 'LB_x_read_A_reg_17': 0, 'LB_x_read_A_reg_18': 0, 'LB_x_read_A_reg_19': 0, 'LB_x_read_A_reg_20': 0, 'LB_x_read_A_reg_21': 0, 'LB_x_read_A_reg_22': 0, 'LB_x_read_A_reg_23': 0, 'LB_x_read_A_reg_24': 0, 'LB_x_read_A_reg_25': 0, 'LB_x_read_A_reg_26': 0, 'LB_x_read_A_reg_27': 0, 'LB_x_read_A_reg_28': 0, 'LB_x_read_A_reg_29': 0, 'LB_x_read_A_reg_30': 0, 'LB_x_read_A_reg_31': 0, 'LW_x_write_reg_0': 0, 'LW_x_write_reg_1': 0, 'LW_x_write_reg_2': 0, 'LW_x_write_reg_3': 0, 'LW_x_write_reg_4': 0, 'LW_x_write_reg_5': 0, 'LW_x_write_reg_6': 0, 'LW_x_write_reg_7': 0, 'LW_x_write_reg_8': 0, 'LW_x_write_reg_9': 0, 'LW_x_write_reg_10': 0, 'LW_x_write_reg_11': 0, 'LW_x_write_reg_12': 0, 'LW_x_write_reg_13': 0, 'LW_x_write_reg_14': 0, 'LW_x_write_reg_15': 0, 'LW_x_write_reg_16': 0, 'LW_x_write_reg_17': 0, 'LW_x_write_reg_18': 0, 'LW_x_write_reg_19': 0, 'LW_x_write_reg_20': 0, 'LW_x_write_reg_21': 0, 'LW_x_write_reg_22': 0, 'LW_x_write_reg_23': 0, 'LW_x_write_reg_24': 0, 'LW_x_write_reg_25': 0, 'LW_x_write_reg_26': 0, 'LW_x_write_reg_27': 0, 'LW_x_write_reg_28': 0, 'LW_x_write_reg_29': 0, 'LW_x_write_reg_30': 0, 'LW_x_write_reg_31': 0, 'LH_x_write_reg_0': 0, 'LH_x_write_reg_1': 0, 'LH_x_write_reg_2': 0, 'LH_x_write_reg_3': 0, 'LH_x_write_reg_4': 0, 'LH_x_write_reg_5': 0, 'LH_x_write_reg_6': 0, 'LH_x_write_reg_7': 0, 'LH_x_write_reg_8': 0, 'LH_x_write_reg_9': 0, 'LH_x_write_reg_10': 0, 'LH_x_write_reg_11': 0, 'LH_x_write_reg_12': 0, 'LH_x_write_reg_13': 0, 'LH_x_write_reg_14': 0, 'LH_x_write_reg_15': 0, 'LH_x_write_reg_16': 0, 'LH_x_write_reg_17': 0, 'LH_x_write_reg_18': 0, 'LH_x_write_reg_19': 0, 'LH_x_write_reg_20': 0, 'LH_x_write_reg_21': 0, 'LH_x_write_reg_22': 0, 'LH_x_write_reg_23': 0, 'LH_x_write_reg_24': 0, 'LH_x_write_reg_25': 0, 'LH_x_write_reg_26': 0, 'LH_x_write_reg_27': 0, 'LH_x_write_reg_28': 0, 'LH_x_write_reg_29': 0, 'LH_x_write_reg_30': 0, 'LH_x_write_reg_31': 0, 'LB_x_write_reg_0': 0, 'LB_x_write_reg_1': 0, 'LB_x_write_reg_2': 0, 'LB_x_write_reg_3': 0, 'LB_x_write_reg_4': 0, 'LB_x_write_reg_5': 0, 'LB_x_write_reg_6': 0, 'LB_x_write_reg_7': 0, 'LB_x_write_reg_8': 0, 'LB_x_write_reg_9': 0, 'LB_x_write_reg_10': 0, 'LB_x_write_reg_11': 0, 'LB_x_write_reg_12': 0, 'LB_x_write_reg_13': 0, 'LB_x_write_reg_14': 0, 'LB_x_write_reg_15': 0, 'LB_x_write_reg_16': 0, 'LB_x_write_reg_17': 0, 'LB_x_write_reg_18': 0, 'LB_x_write_reg_19': 0, 'LB_x_write_reg_20': 0, 'LB_x_write_reg_21': 0, 'LB_x_write_reg_22': 0, 'LB_x_write_reg_23': 0, 'LB_x_write_reg_24': 0, 'LB_x_write_reg_25': 0, 'LB_x_write_reg_26': 0, 'LB_x_write_reg_27': 0, 'LB_x_write_reg_28': 0, 'LB_x_write_reg_29': 0, 'LB_x_write_reg_30': 0, 'LB_x_write_reg_31': 0, 'SW_x_read_A_reg_0': 0, 'SW_x_read_A_reg_1': 0, 'SW_x_read_A_reg_2': 0, 'SW_x_read_A_reg_3': 0, 'SW_x_read_A_reg_4': 0, 'SW_x_read_A_reg_5': 0, 'SW_x_read_A_reg_6': 0, 'SW_x_read_A_reg_7': 0, 'SW_x_read_A_reg_8': 0, 'SW_x_read_A_reg_9': 0, 'SW_x_read_A_reg_10': 0, 'SW_x_read_A_reg_11': 0, 'SW_x_read_A_reg_12': 0, 'SW_x_read_A_reg_13': 0, 'SW_x_read_A_reg_14': 0, 'SW_x_read_A_reg_15': 0, 'SW_x_read_A_reg_16': 0, 'SW_x_read_A_reg_17': 0, 'SW_x_read_A_reg_18': 0, 'SW_x_read_A_reg_19': 0, 'SW_x_read_A_reg_20': 0, 'SW_x_read_A_reg_21': 0, 'SW_x_read_A_reg_22': 0, 'SW_x_read_A_reg_23': 0, 'SW_x_read_A_reg_24': 0, 'SW_x_read_A_reg_25': 0, 'SW_x_read_A_reg_26': 0, 'SW_x_read_A_reg_27': 0, 'SW_x_read_A_reg_28': 0, 'SW_x_read_A_reg_29': 0, 'SW_x_read_A_reg_30': 0, 'SW_x_read_A_reg_31': 0, 'SH_x_read_A_reg_0': 0, 'SH_x_read_A_reg_1': 0, 'SH_x_read_A_reg_2': 0, 'SH_x_read_A_reg_3': 0, 'SH_x_read_A_reg_4': 0, 'SH_x_read_A_reg_5': 0, 'SH_x_read_A_reg_6': 0, 'SH_x_read_A_reg_7': 0, 'SH_x_read_A_reg_8': 0, 'SH_x_read_A_reg_9': 0, 'SH_x_read_A_reg_10': 0, 'SH_x_read_A_reg_11': 0, 'SH_x_read_A_reg_12': 0, 'SH_x_read_A_reg_13': 0, 'SH_x_read_A_reg_14': 0, 'SH_x_read_A_reg_15': 0, 'SH_x_read_A_reg_16': 0, 'SH_x_read_A_reg_17': 0, 'SH_x_read_A_reg_18': 0, 'SH_x_read_A_reg_19': 0, 'SH_x_read_A_reg_20': 0, 'SH_x_read_A_reg_21': 0, 'SH_x_read_A_reg_22': 0, 'SH_x_read_A_reg_23': 0, 'SH_x_read_A_reg_24': 0, 'SH_x_read_A_reg_25': 0, 'SH_x_read_A_reg_26': 0, 'SH_x_read_A_reg_27': 0, 'SH_x_read_A_reg_28': 0, 'SH_x_read_A_reg_29': 0, 'SH_x_read_A_reg_30': 0, 'SH_x_read_A_reg_31': 0, 'SB_x_read_A_reg_0': 47, 'SB_x_read_A_reg_1': 0, 'SB_x_read_A_reg_2': 0, 'SB_x_read_A_reg_3': 0, 'SB_x_read_A_reg_4': 0, 'SB_x_read_A_reg_5': 0, 'SB_x_read_A_reg_6': 0, 'SB_x_read_A_reg_7': 0, 'SB_x_read_A_reg_8': 0, 'SB_x_read_A_reg_9': 0, 'SB_x_read_A_reg_10': 0, 'SB_x_read_A_reg_11': 0, 'SB_x_read_A_reg_12': 0, 'SB_x_read_A_reg_13': 0, 'SB_x_read_A_reg_14': 0, 'SB_x_read_A_reg_15': 0, 'SB_x_read_A_reg_16': 0, 'SB_x_read_A_reg_17': 0, 'SB_x_read_A_reg_18': 0, 'SB_x_read_A_reg_19': 0, 'SB_x_read_A_reg_20': 0, 'SB_x_read_A_reg_21': 0, 'SB_x_read_A_reg_22': 0, 'SB_x_read_A_reg_23': 0, 'SB_x_read_A_reg_24': 0, 'SB_x_read_A_reg_25': 0, 'SB_x_read_A_reg_26': 0, 'SB_x_read_A_reg_27': 0, 'SB_x_read_A_reg_28': 0, 'SB_x_read_A_reg_29': 0, 'SB_x_read_A_reg_30': 0, 'SB_x_read_A_reg_31': 0, 'SW_x_read_B_reg_0': 0, 'SW_x_read_B_reg_1': 0, 'SW_x_read_B_reg_2': 0, 'SW_x_read_B_reg_3': 0, 'SW_x_read_B_reg_4': 0, 'SW_x_read_B_reg_5': 0, 'SW_x_read_B_reg_6': 0, 'SW_x_read_B_reg_7': 0, 'SW_x_read_B_reg_8': 0, 'SW_x_read_B_reg_9': 0, 'SW_x_read_B_reg_10': 0, 'SW_x_read_B_reg_11': 0, 'SW_x_read_B_reg_12': 0, 'SW_x_read_B_reg_13': 0, 'SW_x_read_B_reg_14': 0, 'SW_x_read_B_reg_15': 0, 'SW_x_read_B_reg_16': 0, 'SW_x_read_B_reg_17': 0, 'SW_x_read_B_reg_18': 0, 'SW_x_read_B_reg_19': 0, 'SW_x_read_B_reg_20': 0, 'SW_x_read_B_reg_21': 0, 'SW_x_read_B_reg_22': 0, 'SW_x_read_B_reg_23': 0, 'SW_x_read_B_reg_24': 0, 'SW_x_read_B_reg_25': 0, 'SW_x_read_B_reg_26': 0, 'SW_x_read_B_reg_27': 0, 'SW_x_read_B_reg_28': 0, 'SW_x_read_B_reg_29': 0, 'SW_x_read_B_reg_30': 0, 'SW_x_read_B_reg_31': 0, 'SH_x_read_B_reg_0': 0, 'SH_x_read_B_reg_1': 0, 'SH_x_read_B_reg_2': 0, 'SH_x_read_B_reg_3': 0, 'SH_x_read_B_reg_4': 0, 'SH_x_read_B_reg_5': 0, 'SH_x_read_B_reg_6': 0, 'SH_x_read_B_reg_7': 0, 'SH_x_read_B_reg_8': 0, 'SH_x_read_B_reg_9': 0, 'SH_x_read_B_reg_10': 0, 'SH_x_read_B_reg_11': 0, 'SH_x_read_B_reg_12': 0, 'SH_x_read_B_reg_13': 0, 'SH_x_read_B_reg_14': 0, 'SH_x_read_B_reg_15': 0, 'SH_x_read_B_reg_16': 0, 'SH_x_read_B_reg_17': 0, 'SH_x_read_B_reg_18': 0, 'SH_x_read_B_reg_19': 0, 'SH_x_read_B_reg_20': 0, 'SH_x_read_B_reg_21': 0, 'SH_x_read_B_reg_22': 0, 'SH_x_read_B_reg_23': 0, 'SH_x_read_B_reg_24': 0, 'SH_x_read_B_reg_25': 0, 'SH_x_read_B_reg_26': 0, 'SH_x_read_B_reg_27': 0, 'SH_x_read_B_reg_28': 0, 'SH_x_read_B_reg_29': 0, 'SH_x_read_B_reg_30': 0, 'SH_x_read_B_reg_31': 0, 'SB_x_read_B_reg_0': 47, 'SB_x_read_B_reg_1': 0, 'SB_x_read_B_reg_2': 0, 'SB_x_read_B_reg_3': 0, 'SB_x_read_B_reg_4': 0, 'SB_x_read_B_reg_5': 0, 'SB_x_read_B_reg_6': 0, 'SB_x_read_B_reg_7': 0, 'SB_x_read_B_reg_8': 0, 'SB_x_read_B_reg_9': 0, 'SB_x_read_B_reg_10': 0, 'SB_x_read_B_reg_11': 0, 'SB_x_read_B_reg_12': 0, 'SB_x_read_B_reg_13': 0, 'SB_x_read_B_reg_14': 0, 'SB_x_read_B_reg_15': 0, 'SB_x_read_B_reg_16': 0, 'SB_x_read_B_reg_17': 0, 'SB_x_read_B_reg_18': 0, 'SB_x_read_B_reg_19': 0, 'SB_x_read_B_reg_20': 0, 'SB_x_read_B_reg_21': 0, 'SB_x_read_B_reg_22': 0, 'SB_x_read_B_reg_23': 0, 'SB_x_read_B_reg_24': 0, 'SB_x_read_B_reg_25': 0, 'SB_x_read_B_reg_26': 0, 'SB_x_read_B_reg_27': 0, 'SB_x_read_B_reg_28': 0, 'SB_x_read_B_reg_29': 0, 'SB_x_read_B_reg_30': 0, 'SB_x_read_B_reg_31': 0}"
