# ECE 385 Final Project

FPGA Chess in SystemVerilog