
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035440                       # Number of seconds simulated
sim_ticks                                 35439585672                       # Number of ticks simulated
final_tick                               563355842331                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293486                       # Simulator instruction rate (inst/s)
host_op_rate                                   370670                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3154622                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902488                       # Number of bytes of host memory used
host_seconds                                 11234.18                       # Real time elapsed on the host
sim_insts                                  3297076784                       # Number of instructions simulated
sim_ops                                    4164174896                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1186048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2062208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1848192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5101056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1863552                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1863552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9266                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14439                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39852                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14559                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14559                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33466757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     58189394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     52150497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143936671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52583910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52583910                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52583910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33466757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     58189394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     52150497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196520582                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84987017                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31076867                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25285659                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2073893                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13056979                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12235427                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3191248                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91264                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34331810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169696675                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31076867                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426675                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35641648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10650389                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5298012                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16779014                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       827251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83812794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48171146     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1916188      2.29%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2498233      2.98%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3773629      4.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3666664      4.37%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2795481      3.34%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651851      1.97%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2485416      2.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16854186     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83812794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996736                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35471989                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5181920                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34349426                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268383                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8541070                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5264141                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          292                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202978211                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1343                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8541070                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37348192                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1043273                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1398144                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32697526                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2784584                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197073506                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          860                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1204064                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           13                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274596439                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917767703                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917767703                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103847330                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41775                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23561                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7875487                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18262406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9682933                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186154                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2992595                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183176972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147566001                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       275286                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59567324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181069769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6362                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83812794                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29052025     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18441994     22.00%     56.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11861589     14.15%     70.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8145374      9.72%     80.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7618774      9.09%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4059775      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989431      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896506      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747326      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83812794                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725345     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        150029     14.28%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175477     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122784040     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085104      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14562874      9.87%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8117314      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147566001                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736336                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1050855                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007121                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380270929                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242784791                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143418787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148616856                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500754                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6994472                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          833                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2460484                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          121                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8541070                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         613793                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98735                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183216671                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1214909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18262406                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9682933                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23030                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          833                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1172993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2440347                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144733263                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13709115                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2832730                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21641109                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20275158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7931994                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143456268                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143418787                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92149125                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258751015                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687538                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356130                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60312399                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2108124                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75271724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.632810                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154866                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28934645     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21660547     28.78%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7989437     10.61%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4574685      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3809183      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1852530      2.46%     91.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882370      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799271      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3769056      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75271724                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3769056                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254719490                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374979316                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1174223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849870                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849870                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176650                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176650                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651303145                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198081602                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187514820                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84987017                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30705100                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24976248                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2093841                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12871628                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11981098                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3239611                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88897                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30811916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170350583                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30705100                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15220709                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37465682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11246192                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6208384                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15080578                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       888115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83591894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46126212     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3291825      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2670818      3.20%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6464890      7.73%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1749897      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2247720      2.69%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1631005      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913384      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18496143     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83591894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361292                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004431                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32232549                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6019562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36031898                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242887                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9064994                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5231019                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41230                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203653509                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77081                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9064994                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34587042                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1353158                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1182858                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33863998                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3539840                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196502671                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31285                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466564                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1100634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1225                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275143725                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    917395500                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    917395500                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168674146                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106469531                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39895                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22325                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9706227                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18314895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9328775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146842                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3097627                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185797995                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147591517                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285328                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64152083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196045717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83591894                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765620                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886873                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28893199     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18025197     21.56%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11845727     14.17%     70.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8741324     10.46%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7510873      8.99%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3899585      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3335828      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       626779      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713382      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83591894                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         863591     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176283     14.51%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174830     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122978285     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2102049      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16339      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14654803      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7840041      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147591517                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736636                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1214710                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380274962                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249989123                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143843184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148806227                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       555408                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7213812                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2386072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9064994                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         552836                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80634                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185836402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       443417                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18314895                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9328775                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22067                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2430985                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145260833                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13753745                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2330680                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21392558                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20492753                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7638813                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709212                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143939187                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143843184                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93752076                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264676062                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692531                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98816046                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121355740                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64481378                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2098991                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74526900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28850372     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20703335     27.78%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8424335     11.30%     77.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4737477      6.36%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3873368      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1574347      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1872361      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       938509      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3552796      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74526900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98816046                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121355740                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18043782                       # Number of memory references committed
system.switch_cpus1.commit.loads             11101079                       # Number of loads committed
system.switch_cpus1.commit.membars              16338                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17436648                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109345798                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2470631                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3552796                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256811222                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380745067                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1395123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98816046                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121355740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98816046                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.860053                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.860053                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.162719                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.162719                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       653488020                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198822584                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187926418                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84987017                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30899686                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25342517                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2013276                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13104260                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12057744                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3147942                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86795                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31943284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169803067                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30899686                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15205686                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36484486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10787380                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6586144                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15626857                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       806331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83755216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47270730     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3646293      4.35%     60.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3187957      3.81%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3432125      4.10%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2984838      3.56%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1571962      1.88%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1027344      1.23%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2709792      3.24%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17924175     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83755216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363581                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.997988                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33595399                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6174942                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34712201                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       537795                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8734877                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5064714                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6447                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201355821                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50850                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8734877                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35266881                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2664061                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       840194                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33548435                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2700766                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194506120                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13326                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1679261                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       747319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          163                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270252839                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    906985244                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    906985244                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167683196                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102569511                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34126                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18153                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7202763                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19142376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9979366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       242340                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3055098                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183349900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147339263                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281855                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60859988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185874469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83755216                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.759165                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910310                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29728446     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17817427     21.27%     56.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11871254     14.17%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7600298      9.07%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7548222      9.01%     89.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4403582      5.26%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3387664      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       744932      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       653391      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83755216                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1080100     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201960     13.11%     83.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       258121     16.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121219728     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2012097      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15973      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15684927     10.65%     94.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8406538      5.71%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147339263                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733668                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1540221                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010454                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380255817                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    244245036                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143197982                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148879484                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       262655                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6990081                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          458                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1058                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2277006                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          566                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8734877                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1907336                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       163465                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183384014                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       318158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19142376                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9979366                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18140                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        119059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7824                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1058                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1235581                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1122623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2358204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144761427                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14734847                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2577835                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22897691                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20520787                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8162844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.703336                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143344504                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143197982                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93409111                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260946563                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.684940                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.357963                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99635073                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121980494                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61406551                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2038926                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75020339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171878                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29864106     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20384710     27.17%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8356801     11.14%     78.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4280241      5.71%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3670055      4.89%     88.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1797121      2.40%     91.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1981360      2.64%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1000086      1.33%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3685859      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75020339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99635073                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121980494                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19854655                       # Number of memory references committed
system.switch_cpus2.commit.loads             12152295                       # Number of loads committed
system.switch_cpus2.commit.membars              15974                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17512486                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109749654                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2405897                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3685859                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254721525                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375517274                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1231801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99635073                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121980494                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99635073                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852983                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852983                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.172356                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.172356                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       653577060                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196459197                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188844422                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31948                       # number of misc regfile writes
system.l2.replacements                          39854                       # number of replacements
system.l2.tagsinuse                      32767.980817                       # Cycle average of tags in use
system.l2.total_refs                          2069703                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72622                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.499670                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           922.046949                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.346757                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3802.538846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.084069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5153.191155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.290402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6068.010062                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5025.385619                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4962.854428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6810.232529                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028139                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000285                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.116044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.157263                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000192                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.185181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.153363                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.207832                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43024                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55748                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        80986                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  179758                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            67376                       # number of Writeback hits
system.l2.Writeback_hits::total                 67376                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43024                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55748                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        80986                       # number of demand (read+write) hits
system.l2.demand_hits::total                   179758                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43024                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55748                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        80986                       # number of overall hits
system.l2.overall_hits::total                  179758                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16111                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14439                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39849                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16111                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14439                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39852                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9266                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16111                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14439                       # number of overall misses
system.l2.overall_misses::total                 39852                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       521426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    486476673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       609934                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    830075193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       379366                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    786679215                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2104741807                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       143485                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        143485                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       521426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    486620158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       609934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    830075193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       379366                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    786679215                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2104885292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       521426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    486620158                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       609934                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    830075193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       379366                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    786679215                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2104885292                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52287                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95425                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              219607                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        67376                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             67376                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71859                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        95425                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               219610                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71859                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        95425                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              219610                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.177157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.224203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.151313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.181456                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.177204                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.224203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.151313                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181467                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.177204                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.224203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.151313                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181467                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52518.263306                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        46918                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51522.263857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 37936.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54482.943071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52817.932872                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 47828.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 47828.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52516.744874                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        46918                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51522.263857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 37936.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54482.943071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52817.557262                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40109.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52516.744874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        46918                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51522.263857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 37936.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54482.943071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52817.557262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14559                       # number of writebacks
system.l2.writebacks::total                     14559                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9263                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39849                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39852                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39852                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       446402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    432583558                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       534613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    736829306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       322163                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    703669022                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1874385064                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       126882                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       126882                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       446402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    432710440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       534613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    736829306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       322163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    703669022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1874511946                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       446402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    432710440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       534613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    736829306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       322163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    703669022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1874511946                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.181456                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.177204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.224203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.151313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181467                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.177204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.224203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.151313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181467                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46700.157400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41124.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45734.548197                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 32216.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48733.916615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47037.192000                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        42294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        42294                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46698.730844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41124.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45734.548197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 32216.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48733.916615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47036.834939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34338.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46698.730844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41124.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45734.548197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 32216.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48733.916615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47036.834939                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996916                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016786612                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049973.008065                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996916                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16778995                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16778995                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16778995                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16778995                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16778995                       # number of overall hits
system.cpu0.icache.overall_hits::total       16778995                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       743917                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       743917                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       743917                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       743917                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       743917                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       743917                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16779014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16779014                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16779014                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16779014                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16779014                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16779014                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 39153.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 39153.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 39153.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 39153.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537210                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537210                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537210                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41323.846154                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41323.846154                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52290                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173620958                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52546                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3304.170784                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.274049                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.725951                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911227                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088773                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10428318                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10428318                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185172                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185172                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17630                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17613490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17613490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17613490                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17613490                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133522                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133522                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2930                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2930                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136452                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136452                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136452                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136452                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4522481109                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4522481109                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    176855450                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    176855450                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4699336559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4699336559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4699336559                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4699336559                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10561840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10561840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17749942                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17749942                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17749942                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17749942                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012642                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012642                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33870.681303                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33870.681303                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 60360.221843                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60360.221843                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34439.484647                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34439.484647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34439.484647                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34439.484647                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       486892                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 44262.909091                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24846                       # number of writebacks
system.cpu0.dcache.writebacks::total            24846                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81235                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81235                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84162                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84162                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84162                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52287                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52287                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    904508367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    904508367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       154155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       154155                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    904662522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    904662522                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    904662522                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    904662522                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17298.914969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17298.914969                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        51385                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        51385                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17300.870568                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17300.870568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17300.870568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17300.870568                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996547                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016943178                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050288.665323                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996547                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15080561                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15080561                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15080561                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15080561                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15080561                       # number of overall hits
system.cpu1.icache.overall_hits::total       15080561                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       838418                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       838418                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       838418                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       838418                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       838418                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       838418                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15080578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15080578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15080578                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15080578                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15080578                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15080578                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49318.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49318.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49318.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49318.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49318.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49318.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       644674                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       644674                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       644674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       644674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       644674                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       644674                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49590.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49590.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 49590.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49590.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 49590.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49590.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71859                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180638862                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72115                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2504.872246                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.476696                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.523304                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900300                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099700                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10447812                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10447812                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6910026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6910026                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21676                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16338                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17357838                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17357838                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17357838                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17357838                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152582                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152582                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152582                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152582                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152582                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4841940953                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4841940953                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4841940953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4841940953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4841940953                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4841940953                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10600394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10600394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6910026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6910026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16338                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17510420                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17510420                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17510420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17510420                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014394                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31733.369290                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31733.369290                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31733.369290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31733.369290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31733.369290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31733.369290                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21063                       # number of writebacks
system.cpu1.dcache.writebacks::total            21063                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80723                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80723                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71859                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71859                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71859                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71859                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71859                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71859                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1364826203                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1364826203                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1364826203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1364826203                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1364826203                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1364826203                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18993.114335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18993.114335                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18993.114335                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18993.114335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18993.114335                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18993.114335                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996766                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012405171                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840736.674545                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996766                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15626846                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15626846                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15626846                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15626846                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15626846                       # number of overall hits
system.cpu2.icache.overall_hits::total       15626846                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       478669                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       478669                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       478669                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       478669                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       478669                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       478669                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15626857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15626857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15626857                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15626857                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15626857                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15626857                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 43515.363636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43515.363636                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 43515.363636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43515.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 43515.363636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43515.363636                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       397240                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       397240                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       397240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       397240                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       397240                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       397240                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        39724                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        39724                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        39724                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        39724                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        39724                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        39724                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95425                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191289469                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95681                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1999.241950                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.570596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.429404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916291                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083709                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11579464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11579464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7670258                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7670258                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17251                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17251                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15974                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15974                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19249722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19249722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19249722                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19249722                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       356150                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       356150                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           55                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       356205                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        356205                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       356205                       # number of overall misses
system.cpu2.dcache.overall_misses::total       356205                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10247389262                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10247389262                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2466086                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2466086                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10249855348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10249855348                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10249855348                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10249855348                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11935614                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11935614                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7670313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7670313                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19605927                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19605927                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19605927                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19605927                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029839                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029839                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018168                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018168                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018168                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018168                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28772.677978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28772.677978                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 44837.927273                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 44837.927273                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28775.158541                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28775.158541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28775.158541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28775.158541                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21467                       # number of writebacks
system.cpu2.dcache.writebacks::total            21467                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       260725                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       260725                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       260780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260780                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       260780                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260780                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95425                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95425                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95425                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95425                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95425                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1581349510                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1581349510                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1581349510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1581349510                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1581349510                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1581349510                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004867                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004867                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004867                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16571.647996                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16571.647996                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16571.647996                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16571.647996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16571.647996                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16571.647996                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
