<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="17"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/tdc_0_bramaddr[16]"/>
        <net name="design_1_i/tdc_0_bramaddr[15]"/>
        <net name="design_1_i/tdc_0_bramaddr[14]"/>
        <net name="design_1_i/tdc_0_bramaddr[13]"/>
        <net name="design_1_i/tdc_0_bramaddr[12]"/>
        <net name="design_1_i/tdc_0_bramaddr[11]"/>
        <net name="design_1_i/tdc_0_bramaddr[10]"/>
        <net name="design_1_i/tdc_0_bramaddr[9]"/>
        <net name="design_1_i/tdc_0_bramaddr[8]"/>
        <net name="design_1_i/tdc_0_bramaddr[7]"/>
        <net name="design_1_i/tdc_0_bramaddr[6]"/>
        <net name="design_1_i/tdc_0_bramaddr[5]"/>
        <net name="design_1_i/tdc_0_bramaddr[4]"/>
        <net name="design_1_i/tdc_0_bramaddr[3]"/>
        <net name="design_1_i/tdc_0_bramaddr[2]"/>
        <net name="design_1_i/tdc_0_bramaddr[1]"/>
        <net name="design_1_i/tdc_0_bramaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/tdc_0_bramwrdata[15]"/>
        <net name="design_1_i/tdc_0_bramwrdata[14]"/>
        <net name="design_1_i/tdc_0_bramwrdata[13]"/>
        <net name="design_1_i/tdc_0_bramwrdata[12]"/>
        <net name="design_1_i/tdc_0_bramwrdata[11]"/>
        <net name="design_1_i/tdc_0_bramwrdata[10]"/>
        <net name="design_1_i/tdc_0_bramwrdata[9]"/>
        <net name="design_1_i/tdc_0_bramwrdata[8]"/>
        <net name="design_1_i/tdc_0_bramwrdata[7]"/>
        <net name="design_1_i/tdc_0_bramwrdata[6]"/>
        <net name="design_1_i/tdc_0_bramwrdata[5]"/>
        <net name="design_1_i/tdc_0_bramwrdata[4]"/>
        <net name="design_1_i/tdc_0_bramwrdata[3]"/>
        <net name="design_1_i/tdc_0_bramwrdata[2]"/>
        <net name="design_1_i/tdc_0_bramwrdata[1]"/>
        <net name="design_1_i/tdc_0_bramwrdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/tdc_0_bramen"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_controller_addr_0_addrout[15]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[14]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[13]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[12]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[11]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[10]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[9]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[8]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[7]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[6]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[5]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[4]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[3]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[2]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[1]"/>
        <net name="design_1_i/bram_controller_addr_0_addrout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/blk_mem_gen_0_doutb[31]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[30]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[29]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[28]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[27]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[26]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[25]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[24]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[23]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[22]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[21]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[20]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[19]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[18]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[17]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[16]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[15]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[14]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[13]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[12]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[11]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[10]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[9]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[8]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[7]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[6]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[5]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[4]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[3]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[2]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[1]"/>
        <net name="design_1_i/blk_mem_gen_0_doutb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="be177176557e59feace2fe04795a2b22"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="120000002"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/Net3"/>
      </nets>
    </probe>
  </probeset>
</probeData>
