<div id="pf2e0" class="pf w0 h0" data-page-no="2e0"><div class="pc pc2e0 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2e0.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">39.2.10<span class="_ _b"> </span>UART Match Address Registers 2 (UART<span class="ff7 ws24e">x</span>_MA2)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The MA1 and MA2 registers are compared to input data addresses when the most</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">significant bit is set and the associated C4[MAEN] bit is set. If a match occurs, the</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">following data is transferred to the data register. If a match fails, the following data is</div><div class="t m0 x9 hf y2d8 ff3 fs5 fc0 sc0 ls0 ws0">discarded. Software should only write a MA register when the associated C4[MAEN] bit</div><div class="t m0 x9 hf y23ac ff3 fs5 fc0 sc0 ls0 ws0">is clear.</div><div class="t m0 x9 h7 y4141 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 9h offset</div><div class="t m0 x81 h1d y4142 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y408c ff2 fs4 fc0 sc0 ls0 ws4d2">Read <span class="ve">MA</span></div><div class="t m0 x8b h7 y4143 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y4144 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x18 h9 y4145 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_MA2 field descriptions</span></div><div class="t m0 x12c h10 y4146 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y4147 ff2 fs4 fc0 sc0 ls0">7â€“0</div><div class="t m0 x8b h7 y4148 ff2 fs4 fc0 sc0 ls0">MA</div><div class="t m0 x83 h7 y4147 ff2 fs4 fc0 sc0 ls0 ws0">Match Address</div><div class="t m0 x9 h1b y4149 ff1 fsc fc0 sc0 ls0 ws0">39.2.11<span class="_ _b"> </span>UART Control Register 4 (UART<span class="ff7 ws24e">x</span>_C4)</div><div class="t m0 x9 h7 y414a ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + Ah offset</div><div class="t m0 x81 h1d y414b ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y414c ff2 fs4 fc0 sc0 ls0 ws4cb">Read <span class="ws3af ve">MAEN1 MAEN2<span class="_ _42"> </span>M10<span class="_ _247"> </span>OSR</span></div><div class="t m0 x8b h7 y414d ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y414e ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00001111<span class="_ _19a"></span></span></div><div class="t m0 x1d h9 y414f ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C4 field descriptions</span></div><div class="t m0 x12c h10 y4150 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y4151 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y4152 ff2 fs4 fc0 sc0 ls0">MAEN1</div><div class="t m0 x83 h7 y4151 ff2 fs4 fc0 sc0 ls0 ws0">Match Address Mode Enable 1</div><div class="t m0 x83 h7 y4153 ff2 fs4 fc0 sc0 ls0 ws0">Refer to <span class="fc1">Match address operation</span> for more information.</div><div class="t m0 x83 h7 y1355 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>All data received is transferred to the data buffer if MAEN2 is cleared.</div><div class="t m0 x83 h7 y4154 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>All data received with the most significant bit cleared, is discarded. All data received with the most</div><div class="t m0 x5 h7 y29e4 ff2 fs4 fc0 sc0 ls0 ws0">significant bit set, is compared with contents of MA1 register. If no match occurs, the data is</div><div class="t m0 x5 h7 y4155 ff2 fs4 fc0 sc0 ls0 ws0">discarded. If match occurs, data is transferred to the data buffer.</div><div class="t m0 x97 h7 y4156 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x4f h7 y4157 ff2 fs4 fc0 sc0 ls0">MAEN2</div><div class="t m0 x83 h7 y4156 ff2 fs4 fc0 sc0 ls0 ws0">Match Address Mode Enable 2</div><div class="t m0 x83 h7 y4158 ff2 fs4 fc0 sc0 ls0 ws0">Refer to <span class="fc1">Match address operation</span> for more information.</div><div class="t m0 x83 h7 y4159 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>All data received is transferred to the data buffer if MAEN1 is cleared.</div><div class="t m0 x83 h7 y415a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>All data received with the most significant bit cleared, is discarded. All data received with the most</div><div class="t m0 x5 h7 y415b ff2 fs4 fc0 sc0 ls0 ws0">significant bit set, is compared with contents of MA2 register. If no match occurs, the data is</div><div class="t m0 x5 h7 y415c ff2 fs4 fc0 sc0 ls0 ws0">discarded. If match occurs, data is transferred to the data buffer.</div><div class="t m0 x1b h7 y415d ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">736<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2e0" data-dest-detail='[736,"XYZ",null,469.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:327.250000px;bottom:535.450000px;width:13.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e0" data-dest-detail='[736,"XYZ",null,261.95,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.497000px;bottom:327.450000px;width:31.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e0" data-dest-detail='[736,"XYZ",null,169.45,null]'><div class="d m1" style="border-style:none;position:absolute;left:178.497000px;bottom:327.450000px;width:31.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,685.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:241.247000px;bottom:327.450000px;width:17.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e1" data-dest-detail='[737,"XYZ",null,603.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:408.249000px;bottom:327.450000px;width:19.502000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e7" data-dest-detail='[743,"XYZ",null,554.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:166.365000px;bottom:230.950000px;width:99.045000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2e7" data-dest-detail='[743,"XYZ",null,554.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:166.365000px;bottom:138.450000px;width:99.045000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
