============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:46:45 pm
  Module:                 Port_D
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (26549 ps) Late External Delay Assertion at pin pv_D[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) OC3B
          Clock: (R) CLK
       Endpoint: (F) pv_D[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2196                  
             Slack:=   26549                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_40_1 
  output_delay            10000            Port_D_constraints_s_line_84_96_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  OC3B           -       -     F     (arrival)      2  2.9    49     0   12255    (-,-) 
  OC3B           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g961__7482/Z   -       A3->Z F     OA31HDV1       1  1.0   196   872   13127    (-,-) 
  n_12           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g960__1881/Z   -       B->Z  F     AO31HDVL       1  1.4   210   688   13815    (-,-) 
  n_13           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g52__6131/Z    -       I->Z  F     TBUFHDV0       1  4.0   184   636   14451    (-,-) 
  pv_D[2]        -       -     -     (net)          -    -     -     -       -    (-,-) 
  pv_D[2]        -       -     F     (port)         -    -     -     0   14451    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (26558 ps) Late External Delay Assertion at pin pv_D[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) OC4B_EN
          Clock: (R) CLK
       Endpoint: (F) pv_D[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    2185                  
             Slack:=   26558                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_33_1 
  output_delay            10000            Port_D_constraints_s_line_84_96_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  OC4B_EN        -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  OC4B_EN        -       -      -     (net)          -    -     -     -       -    (-,-) 
  g979__8246/ZN  -       A2->ZN F     NOR2HDV2       2  3.1    95    95   12351    (-,-) 
  n_3            -       -      -     (net)          -    -     -     -       -    (-,-) 
  g961__7482/Z   -       A1->Z  F     OA31HDV1       1  1.0   196   766   13118    (-,-) 
  n_12           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g960__1881/Z   -       B->Z   F     AO31HDVL       1  1.4   210   688   13805    (-,-) 
  n_13           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g52__6131/Z    -       I->Z   F     TBUFHDV0       1  4.0   184   636   14442    (-,-) 
  pv_D[2]        -       -      -     (net)          -    -     -     -       -    (-,-) 
  pv_D[2]        -       -      F     (port)         -    -     -     0   14442    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (26567 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2178                  
             Slack:=   26567                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_65_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14433    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14433    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (26567 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2178                  
             Slack:=   26567                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14433    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   14433    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (26567 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2178                  
             Slack:=   26567                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_59_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14433    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   14433    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 6: MET (26568 ps) Late External Delay Assertion at pin pv_D[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) OC3B_EN
          Clock: (R) CLK
       Endpoint: (F) pv_D[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            7     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2257     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2257                  
       Input Delay:-   10000                  
         Data Path:-    2175                  
             Slack:=   26568                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_32_1 
  output_delay            10000            Port_D_constraints_s_line_84_96_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  OC3B_EN        -       -      R     (arrival)      1  3.0    54     0   12257    (-,-) 
  OC3B_EN        -       -      -     (net)          -    -     -     -       -    (-,-) 
  g979__8246/ZN  -       A1->ZN F     NOR2HDV2       2  3.1    95    84   12341    (-,-) 
  n_3            -       -      -     (net)          -    -     -     -       -    (-,-) 
  g961__7482/Z   -       A1->Z  F     OA31HDV1       1  1.0   196   766   13108    (-,-) 
  n_12           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g960__1881/Z   -       B->Z   F     AO31HDVL       1  1.4   210   688   13796    (-,-) 
  n_13           -       -      -     (net)          -    -     -     -       -    (-,-) 
  g52__6131/Z    -       I->Z   F     TBUFHDV0       1  4.0   184   636   14432    (-,-) 
  pv_D[2]        -       -      -     (net)          -    -     -     -       -    (-,-) 
  pv_D[2]        -       -      F     (port)         -    -     -     0   14432    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (26584 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2161                  
             Slack:=   26584                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_65_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  5.6   262   354   13228    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 16.6   588   494   13723    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       B1->Z  R     AO222HDV1         1  2.2   174   693   14416    (-,-) 
  dbus_out[0]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)            -    -     -     0   14416    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 8: MET (26584 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2161                  
             Slack:=   26584                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_61_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  5.6   262   354   13228    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 16.6   588   494   13723    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       B1->Z  R     AO222HDV1         1  2.2   174   693   14416    (-,-) 
  dbus_out[4]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)            -    -     -     0   14416    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 9: MET (26584 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2161                  
             Slack:=   26584                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_59_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  5.6   262   354   13228    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g720__2802/ZN -       B1->ZN R     INOR2HDV2         9 16.6   588   494   13723    (-,-) 
  IO_Port_D_inst/n_3           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       B1->Z  R     AO222HDV1         1  2.2   174   693   14416    (-,-) 
  dbus_out[6]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)            -    -     -     0   14416    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 10: MET (26590 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2156                  
             Slack:=   26590                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_2_1  
  output_delay            10000            Port_D_constraints_s_line_84_65_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.5    48     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2       3  6.2   658   597   12852    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13677    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g711__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14410    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14410    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (26590 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2156                  
             Slack:=   26590                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_2_1  
  output_delay            10000            Port_D_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.5    48     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2       3  6.2   658   597   12852    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13677    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g708__7410/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14410    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   14410    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (26590 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2156                  
             Slack:=   26590                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_2_1  
  output_delay            10000            Port_D_constraints_s_line_84_59_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.5    48     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B2->ZN R     INOR4HDV2       3  6.2   658   597   12852    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13677    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g709__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   734   14410    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   14410    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (26592 ps) Late External Delay Assertion at pin pv_D[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) OC4B
          Clock: (R) CLK
       Endpoint: (F) pv_D[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2153                  
             Slack:=   26592                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_41_1 
  output_delay            10000            Port_D_constraints_s_line_84_96_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  OC4B           -       -     F     (arrival)      2  2.8    49     0   12255    (-,-) 
  OC4B           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g961__7482/Z   -       A2->Z F     OA31HDV1       1  1.0   196   829   13084    (-,-) 
  n_12           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g960__1881/Z   -       B->Z  F     AO31HDVL       1  1.4   210   688   13772    (-,-) 
  n_13           -       -     -     (net)          -    -     -     -       -    (-,-) 
  g52__6131/Z    -       I->Z  F     TBUFHDV0       1  4.0   184   636   14408    (-,-) 
  pv_D[2]        -       -     -     (net)          -    -     -     -       -    (-,-) 
  pv_D[2]        -       -     F     (port)         -    -     -     0   14408    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (26604 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2141                  
             Slack:=   26604                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_64_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   697   14396    (-,-) 
  dbus_out[1]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)          -    -     -     0   14396    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (26604 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2141                  
             Slack:=   26604                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_63_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   697   14396    (-,-) 
  dbus_out[2]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)          -    -     -     0   14396    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (26604 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2141                  
             Slack:=   26604                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_62_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g714__4319/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   697   14396    (-,-) 
  dbus_out[3]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)          -    -     -     0   14396    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (26604 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2141                  
             Slack:=   26604                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_60_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g713__6260/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   697   14396    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   14396    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (26604 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2141                  
             Slack:=   26604                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_58_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2       3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g721__1705/ZN -       A1->ZN R     NOR3BBHDV2      9 16.8   597   825   13700    (-,-) 
  IO_Port_D_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g710__5477/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   697   14396    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   14396    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (26606 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2139                  
             Slack:=   26606                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_64_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  5.6   262   354   13228    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 16.3   554   449   13677    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g715__8428/Z  -       A1->Z  R     AO222HDV1         1  2.2   174   716   14394    (-,-) 
  dbus_out[1]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)            -    -     -     0   14394    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 20: MET (26606 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2139                  
             Slack:=   26606                  

Exceptions/Constraints:
  input_delay             10000            Port_D_constraints_s_line_83_1_1  
  output_delay            10000            Port_D_constraints_s_line_84_63_1 

#---------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)         1  2.6    48     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g724__7098/ZN -       B3->ZN R     INOR4HDV2         3  6.2   658   620   12875    (-,-) 
  IO_Port_D_inst/n_0           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g722__5122/ZN -       A1->ZN F     CLKNAND2HDV2      2  5.6   262   354   13228    (-,-) 
  IO_Port_D_inst/n_1           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g719__1617/ZN -       A1->ZN R     NOR2HDV2          9 16.3   554   449   13677    (-,-) 
  IO_Port_D_inst/n_4           -       -      -     (net)             -    -     -     -       -    (-,-) 
  IO_Port_D_inst/g712__5107/Z  -       A1->Z  R     AO222HDV1         1  2.2   174   716   14394    (-,-) 
  dbus_out[2]                  -       -      -     (net)             -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)            -    -     -     0   14394    (-,-) 
#---------------------------------------------------------------------------------------------------------

