[Engine.Reports.Output]
Path=C:\My_Designs\TutorVHDL_Wt1620\TutorVHDL\implement
Files=C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/vivado.log C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/transcript.log C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_opted.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_io_placed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_clock_utilization_placed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_utilization_placed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_control_sets_placed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_postplace_pwropted.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_drc_routed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_power_routed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_route_status_routed.rpt C:/My_Designs/TutorVHDL_Wt1620/TutorVHDL/implement/Top_timing_summary_routed.rpt
Names={Vivado Log} {Command Transcript Log} {Logic Optimization} {I/O Ports} {Clock Utilization} Utilization {Control Sets} {Post-Place Power Optimization} {DRC Violation} {Power Utilization} {Route Storage Status} {Timing Summary}
