set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txc_tdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_ethernet_0/s_axis_txd_tdata[25]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_1/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[0]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[1]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[2]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[3]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[4]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[5]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[6]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[7]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[8]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[9]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[10]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[11]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[12]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[13]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[14]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[15]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[16]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[17]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[18]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[19]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[20]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[21]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[22]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[23]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[24]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[25]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[26]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[27]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[28]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[29]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[30]} {design_1_i/axi_ethernet_0/m_axis_rxs_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[0]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[1]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[2]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[3]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[4]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[5]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[6]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[7]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[8]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[9]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[10]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[11]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[12]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[13]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[14]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[15]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[16]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[17]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[18]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[19]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[20]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[21]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[22]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[23]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[24]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[25]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[26]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[27]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[28]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[29]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[30]} {design_1_i/axi_ethernet_0/m_axis_rxd_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axi_ethernet_0/s_axis_txd_tdata[0]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[1]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[2]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[3]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[4]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[5]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[6]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[7]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[8]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[9]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[10]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[11]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[12]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[13]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[14]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[15]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[16]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[17]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[18]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[19]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[20]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[21]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[22]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[23]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[24]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[25]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[26]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[27]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[28]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[29]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[30]} {design_1_i/axi_ethernet_0/s_axis_txd_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axi_ethernet_0/s_axis_txc_tdata[0]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[1]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[2]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[3]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[4]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[5]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[6]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[7]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[8]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[9]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[10]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[11]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[12]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[13]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[14]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[15]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[16]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[17]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[18]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[19]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[20]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[21]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[22]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[23]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[24]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[25]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[26]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[27]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[28]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[29]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[30]} {design_1_i/axi_ethernet_0/s_axis_txc_tdata[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
