--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.407ns.
--------------------------------------------------------------------------------
Slack:                  15.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y34.SR      net (fanout=3)        3.262   M_reset_cond_out
    SLICE_X17Y34.CLK     Tsrck                 0.468   M_beta_led_7[7]
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (0.986ns logic, 3.262ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y34.SR      net (fanout=3)        3.262   M_reset_cond_out
    SLICE_X17Y34.CLK     Tsrck                 0.438   M_beta_led_7[7]
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (0.956ns logic, 3.262ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y34.SR      net (fanout=3)        3.262   M_reset_cond_out
    SLICE_X17Y34.CLK     Tsrck                 0.413   M_beta_led_7[7]
                                                       beta/M_registerlife_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (0.931ns logic, 3.262ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y34.SR      net (fanout=3)        3.262   M_reset_cond_out
    SLICE_X17Y34.CLK     Tsrck                 0.410   M_beta_led_7[7]
                                                       beta/M_registerlife_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.928ns logic, 3.262ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.SR      net (fanout=3)        3.075   M_reset_cond_out
    SLICE_X17Y33.CLK     Tsrck                 0.468   M_beta_led_7[3]
                                                       beta/M_registerlife_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (0.986ns logic, 3.075ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  15.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.SR      net (fanout=3)        3.075   M_reset_cond_out
    SLICE_X17Y33.CLK     Tsrck                 0.438   M_beta_led_7[3]
                                                       beta/M_registerlife_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.956ns logic, 3.075ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.006ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.SR      net (fanout=3)        3.075   M_reset_cond_out
    SLICE_X17Y33.CLK     Tsrck                 0.413   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.006ns (0.931ns logic, 3.075ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_registerlife_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 0)
  Clock Path Skew:      -0.123ns (0.688 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_registerlife_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y33.SR      net (fanout=3)        3.075   M_reset_cond_out
    SLICE_X17Y33.CLK     Tsrck                 0.410   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (0.928ns logic, 3.075ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y33.SR      net (fanout=3)        3.054   M_reset_cond_out
    SLICE_X14Y33.CLK     Tsrck                 0.396   beta/M_state_q_FSM_FFd2
                                                       beta/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.914ns logic, 3.054ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          beta/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.953ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.687 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to beta/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y33.SR      net (fanout=3)        3.054   M_reset_cond_out
    SLICE_X14Y33.CLK     Tsrck                 0.381   beta/M_state_q_FSM_FFd2
                                                       beta/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (0.899ns logic, 3.054ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  17.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.COUT    Topcyb                0.483   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.BMUX    Tcinb                 0.310   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.B3      net (fanout=1)        0.394   beta/M_mastermind_alu_alu[5]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<5>1
                                                       beta/M_registerlife_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (1.596ns logic, 1.128ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  17.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_0 (FF)
  Destination:          beta/M_registerlife_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_0 to beta/M_registerlife_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    SLICE_X16Y33.A2      net (fanout=2)        0.730   M_beta_led_7[0]
    SLICE_X16Y33.COUT    Topcya                0.474   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       M_beta_led_7[0]_rt
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.BMUX    Tcinb                 0.310   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.B3      net (fanout=1)        0.394   beta/M_mastermind_alu_alu[5]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<5>1
                                                       beta/M_registerlife_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (1.587ns logic, 1.127ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  17.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.COUT    Topcyb                0.483   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.CMUX    Tcinc                 0.279   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (1.565ns logic, 1.116ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  17.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_0 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_0 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    SLICE_X16Y33.A2      net (fanout=2)        0.730   M_beta_led_7[0]
    SLICE_X16Y33.COUT    Topcya                0.474   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       M_beta_led_7[0]_rt
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.CMUX    Tcinc                 0.279   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.671ns (1.556ns logic, 1.115ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack:                  17.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.COUT    Topcyb                0.483   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.DMUX    Tcind                 0.320   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[7]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<7>1
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (1.606ns logic, 1.048ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  17.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_0 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_0 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    SLICE_X16Y33.A2      net (fanout=2)        0.730   M_beta_led_7[0]
    SLICE_X16Y33.COUT    Topcya                0.474   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       M_beta_led_7[0]_rt
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.DMUX    Tcind                 0.320   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[7]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<7>1
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (1.597ns logic, 1.047ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack:                  17.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_3 (FF)
  Destination:          beta/M_registerlife_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_3 to beta/M_registerlife_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_3
    SLICE_X16Y33.D2      net (fanout=2)        0.791   M_beta_led_7[3]
    SLICE_X16Y33.COUT    Topcyd                0.312   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<3>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.BMUX    Tcinb                 0.310   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.B3      net (fanout=1)        0.394   beta/M_mastermind_alu_alu[5]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<5>1
                                                       beta/M_registerlife_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (1.425ns logic, 1.188ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  17.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_2 (FF)
  Destination:          beta/M_registerlife_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_2 to beta/M_registerlife_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_2
    SLICE_X16Y33.C1      net (fanout=2)        0.737   M_beta_led_7[2]
    SLICE_X16Y33.COUT    Topcyc                0.328   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<2>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.BMUX    Tcinb                 0.310   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.B3      net (fanout=1)        0.394   beta/M_mastermind_alu_alu[5]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<5>1
                                                       beta/M_registerlife_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.441ns logic, 1.134ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  17.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_3 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_3 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_3
    SLICE_X16Y33.D2      net (fanout=2)        0.791   M_beta_led_7[3]
    SLICE_X16Y33.COUT    Topcyd                0.312   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<3>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.CMUX    Tcinc                 0.279   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.570ns (1.394ns logic, 1.176ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  17.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.COUT    Topcyb                0.483   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.AMUX    Tcina                 0.220   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.A4      net (fanout=1)        0.322   beta/M_mastermind_alu_alu[4]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<4>1
                                                       beta/M_registerlife_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (1.506ns logic, 1.056ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  17.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.566ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.CMUX    Topbc                 0.650   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X17Y33.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[2]
    SLICE_X17Y33.CLK     Tas                   0.373   M_beta_led_7[3]
                                                       beta/Mmux_M_registerlife_d141
                                                       beta/M_registerlife_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (1.453ns logic, 1.113ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  17.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_0 (FF)
  Destination:          beta/M_registerlife_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_0 to beta/M_registerlife_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    SLICE_X16Y33.A2      net (fanout=2)        0.730   M_beta_led_7[0]
    SLICE_X16Y33.COUT    Topcya                0.474   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       M_beta_led_7[0]_rt
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.AMUX    Tcina                 0.220   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.A4      net (fanout=1)        0.322   beta/M_mastermind_alu_alu[4]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<4>1
                                                       beta/M_registerlife_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (1.497ns logic, 1.055ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  17.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_5 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_5 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.430   M_beta_led_7[7]
                                                       beta/M_registerlife_q_5
    SLICE_X16Y34.B1      net (fanout=2)        0.727   M_beta_led_7[5]
    SLICE_X16Y34.CMUX    Topbc                 0.650   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<5>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (1.453ns logic, 1.109ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  17.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_3 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_3 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_3
    SLICE_X16Y33.D2      net (fanout=2)        0.791   M_beta_led_7[3]
    SLICE_X16Y33.COUT    Topcyd                0.312   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<3>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.DMUX    Tcind                 0.320   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[7]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<7>1
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.435ns logic, 1.108ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_0 (FF)
  Destination:          beta/M_registerlife_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_0 to beta/M_registerlife_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.AQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_0
    SLICE_X16Y33.A2      net (fanout=2)        0.730   M_beta_led_7[0]
    SLICE_X16Y33.CMUX    Topac                 0.633   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       M_beta_led_7[0]_rt
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X17Y33.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[2]
    SLICE_X17Y33.CLK     Tas                   0.373   M_beta_led_7[3]
                                                       beta/Mmux_M_registerlife_d141
                                                       beta/M_registerlife_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.436ns logic, 1.112ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_4 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_4 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.AQ      Tcko                  0.430   M_beta_led_7[7]
                                                       beta/M_registerlife_q_4
    SLICE_X16Y34.A2      net (fanout=2)        0.726   M_beta_led_7[4]
    SLICE_X16Y34.CMUX    Topac                 0.633   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<4>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.436ns logic, 1.108ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  17.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_2 (FF)
  Destination:          beta/M_registerlife_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_2 to beta/M_registerlife_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_2
    SLICE_X16Y33.C1      net (fanout=2)        0.737   M_beta_led_7[2]
    SLICE_X16Y33.COUT    Topcyc                0.328   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<2>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.CMUX    Tcinc                 0.279   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.C3      net (fanout=1)        0.382   beta/M_mastermind_alu_alu[6]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<6>1
                                                       beta/M_registerlife_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (1.410ns logic, 1.122ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  17.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_1 (FF)
  Destination:          beta/M_registerlife_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.543ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_1 to beta/M_registerlife_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.BQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_1
    SLICE_X16Y33.B1      net (fanout=2)        0.731   M_beta_led_7[1]
    SLICE_X16Y33.DMUX    Topbd                 0.695   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<1>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X17Y33.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[3]
    SLICE_X17Y33.CLK     Tas                   0.373   M_beta_led_7[3]
                                                       beta/M_state_q_M_registerlife_d<3>1
                                                       beta/M_registerlife_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (1.498ns logic, 1.045ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack:                  17.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_5 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_5 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.BQ      Tcko                  0.430   M_beta_led_7[7]
                                                       beta/M_registerlife_q_5
    SLICE_X16Y34.B1      net (fanout=2)        0.727   M_beta_led_7[5]
    SLICE_X16Y34.DMUX    Topbd                 0.695   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<5>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[7]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<7>1
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (1.498ns logic, 1.041ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  17.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta/M_registerlife_q_2 (FF)
  Destination:          beta/M_registerlife_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.194 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta/M_registerlife_q_2 to beta/M_registerlife_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.CQ      Tcko                  0.430   M_beta_led_7[3]
                                                       beta/M_registerlife_q_2
    SLICE_X16Y33.C1      net (fanout=2)        0.737   M_beta_led_7[2]
    SLICE_X16Y33.COUT    Topcyc                0.328   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_lut<2>_INV_0
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy<3>
    SLICE_X16Y34.CIN     net (fanout=1)        0.003   beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_cy[3]
    SLICE_X16Y34.DMUX    Tcind                 0.320   beta/M_mastermind_alu_alu[7]
                                                       beta/mastermind_alu/add/Msub_a[15]_b[15]_sub_2_OUT_xor<7>
    SLICE_X17Y34.D4      net (fanout=1)        0.314   beta/M_mastermind_alu_alu[7]
    SLICE_X17Y34.CLK     Tas                   0.373   M_beta_led_7[7]
                                                       beta/M_state_q_M_registerlife_d<7>1
                                                       beta/M_registerlife_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.451ns logic, 1.054ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: beta/M_state_q_FSM_FFd2/SR
  Logical resource: beta/M_state_q_FSM_FFd3/SR
  Location pin: SLICE_X14Y33.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta/M_state_q_FSM_FFd2/CLK
  Logical resource: beta/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: beta/M_state_q_FSM_FFd2/CLK
  Logical resource: beta/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X14Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y8.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[3]/CLK
  Logical resource: beta/M_registerlife_q_0/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[3]/CLK
  Logical resource: beta/M_registerlife_q_1/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[3]/CLK
  Logical resource: beta/M_registerlife_q_2/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[3]/CLK
  Logical resource: beta/M_registerlife_q_3/CK
  Location pin: SLICE_X17Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[7]/CLK
  Logical resource: beta/M_registerlife_q_4/CK
  Location pin: SLICE_X17Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[7]/CLK
  Logical resource: beta/M_registerlife_q_5/CK
  Location pin: SLICE_X17Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[7]/CLK
  Logical resource: beta/M_registerlife_q_6/CK
  Location pin: SLICE_X17Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_beta_led_7[7]/CLK
  Logical resource: beta/M_registerlife_q_7/CK
  Location pin: SLICE_X17Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.407|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 74 paths, 0 nets, and 41 connections

Design statistics:
   Minimum period:   4.407ns{1}   (Maximum frequency: 226.912MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 30 17:55:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



