
Display_ultra.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037cc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  0800388c  0800388c  0001388c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003aac  08003aac  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003aac  08003aac  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003aac  08003aac  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003aac  08003aac  00013aac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ab0  08003ab0  00013ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  08003b24  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  08003b24  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1cd  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000196e  00000000  00000000  0002c265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b88  00000000  00000000  0002dbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae0  00000000  00000000  0002e760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fc50  00000000  00000000  0002f240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d351  00000000  00000000  0003ee90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00063597  00000000  00000000  0004c1e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000af778  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002de8  00000000  00000000  000af7c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003874 	.word	0x08003874

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003874 	.word	0x08003874

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_dmul>:
 8000234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000236:	4657      	mov	r7, sl
 8000238:	464e      	mov	r6, r9
 800023a:	4645      	mov	r5, r8
 800023c:	46de      	mov	lr, fp
 800023e:	b5e0      	push	{r5, r6, r7, lr}
 8000240:	4698      	mov	r8, r3
 8000242:	030c      	lsls	r4, r1, #12
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	0006      	movs	r6, r0
 8000248:	4692      	mov	sl, r2
 800024a:	b087      	sub	sp, #28
 800024c:	0b24      	lsrs	r4, r4, #12
 800024e:	0d5b      	lsrs	r3, r3, #21
 8000250:	0fcf      	lsrs	r7, r1, #31
 8000252:	2b00      	cmp	r3, #0
 8000254:	d100      	bne.n	8000258 <__aeabi_dmul+0x24>
 8000256:	e15c      	b.n	8000512 <__aeabi_dmul+0x2de>
 8000258:	4ad9      	ldr	r2, [pc, #868]	; (80005c0 <__aeabi_dmul+0x38c>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d100      	bne.n	8000260 <__aeabi_dmul+0x2c>
 800025e:	e175      	b.n	800054c <__aeabi_dmul+0x318>
 8000260:	0f42      	lsrs	r2, r0, #29
 8000262:	00e4      	lsls	r4, r4, #3
 8000264:	4314      	orrs	r4, r2
 8000266:	2280      	movs	r2, #128	; 0x80
 8000268:	0412      	lsls	r2, r2, #16
 800026a:	4314      	orrs	r4, r2
 800026c:	4ad5      	ldr	r2, [pc, #852]	; (80005c4 <__aeabi_dmul+0x390>)
 800026e:	00c5      	lsls	r5, r0, #3
 8000270:	4694      	mov	ip, r2
 8000272:	4463      	add	r3, ip
 8000274:	9300      	str	r3, [sp, #0]
 8000276:	2300      	movs	r3, #0
 8000278:	4699      	mov	r9, r3
 800027a:	469b      	mov	fp, r3
 800027c:	4643      	mov	r3, r8
 800027e:	4642      	mov	r2, r8
 8000280:	031e      	lsls	r6, r3, #12
 8000282:	0fd2      	lsrs	r2, r2, #31
 8000284:	005b      	lsls	r3, r3, #1
 8000286:	4650      	mov	r0, sl
 8000288:	4690      	mov	r8, r2
 800028a:	0b36      	lsrs	r6, r6, #12
 800028c:	0d5b      	lsrs	r3, r3, #21
 800028e:	d100      	bne.n	8000292 <__aeabi_dmul+0x5e>
 8000290:	e120      	b.n	80004d4 <__aeabi_dmul+0x2a0>
 8000292:	4acb      	ldr	r2, [pc, #812]	; (80005c0 <__aeabi_dmul+0x38c>)
 8000294:	4293      	cmp	r3, r2
 8000296:	d100      	bne.n	800029a <__aeabi_dmul+0x66>
 8000298:	e162      	b.n	8000560 <__aeabi_dmul+0x32c>
 800029a:	49ca      	ldr	r1, [pc, #808]	; (80005c4 <__aeabi_dmul+0x390>)
 800029c:	0f42      	lsrs	r2, r0, #29
 800029e:	468c      	mov	ip, r1
 80002a0:	9900      	ldr	r1, [sp, #0]
 80002a2:	4463      	add	r3, ip
 80002a4:	00f6      	lsls	r6, r6, #3
 80002a6:	468c      	mov	ip, r1
 80002a8:	4316      	orrs	r6, r2
 80002aa:	2280      	movs	r2, #128	; 0x80
 80002ac:	449c      	add	ip, r3
 80002ae:	0412      	lsls	r2, r2, #16
 80002b0:	4663      	mov	r3, ip
 80002b2:	4316      	orrs	r6, r2
 80002b4:	00c2      	lsls	r2, r0, #3
 80002b6:	2000      	movs	r0, #0
 80002b8:	9300      	str	r3, [sp, #0]
 80002ba:	9900      	ldr	r1, [sp, #0]
 80002bc:	4643      	mov	r3, r8
 80002be:	3101      	adds	r1, #1
 80002c0:	468c      	mov	ip, r1
 80002c2:	4649      	mov	r1, r9
 80002c4:	407b      	eors	r3, r7
 80002c6:	9301      	str	r3, [sp, #4]
 80002c8:	290f      	cmp	r1, #15
 80002ca:	d826      	bhi.n	800031a <__aeabi_dmul+0xe6>
 80002cc:	4bbe      	ldr	r3, [pc, #760]	; (80005c8 <__aeabi_dmul+0x394>)
 80002ce:	0089      	lsls	r1, r1, #2
 80002d0:	5859      	ldr	r1, [r3, r1]
 80002d2:	468f      	mov	pc, r1
 80002d4:	4643      	mov	r3, r8
 80002d6:	9301      	str	r3, [sp, #4]
 80002d8:	0034      	movs	r4, r6
 80002da:	0015      	movs	r5, r2
 80002dc:	4683      	mov	fp, r0
 80002de:	465b      	mov	r3, fp
 80002e0:	2b02      	cmp	r3, #2
 80002e2:	d016      	beq.n	8000312 <__aeabi_dmul+0xde>
 80002e4:	2b03      	cmp	r3, #3
 80002e6:	d100      	bne.n	80002ea <__aeabi_dmul+0xb6>
 80002e8:	e203      	b.n	80006f2 <__aeabi_dmul+0x4be>
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d000      	beq.n	80002f0 <__aeabi_dmul+0xbc>
 80002ee:	e0cd      	b.n	800048c <__aeabi_dmul+0x258>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2400      	movs	r4, #0
 80002f4:	2500      	movs	r5, #0
 80002f6:	9b01      	ldr	r3, [sp, #4]
 80002f8:	0512      	lsls	r2, r2, #20
 80002fa:	4322      	orrs	r2, r4
 80002fc:	07db      	lsls	r3, r3, #31
 80002fe:	431a      	orrs	r2, r3
 8000300:	0028      	movs	r0, r5
 8000302:	0011      	movs	r1, r2
 8000304:	b007      	add	sp, #28
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	46bb      	mov	fp, r7
 800030a:	46b2      	mov	sl, r6
 800030c:	46a9      	mov	r9, r5
 800030e:	46a0      	mov	r8, r4
 8000310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000312:	2400      	movs	r4, #0
 8000314:	2500      	movs	r5, #0
 8000316:	4aaa      	ldr	r2, [pc, #680]	; (80005c0 <__aeabi_dmul+0x38c>)
 8000318:	e7ed      	b.n	80002f6 <__aeabi_dmul+0xc2>
 800031a:	0c28      	lsrs	r0, r5, #16
 800031c:	042d      	lsls	r5, r5, #16
 800031e:	0c2d      	lsrs	r5, r5, #16
 8000320:	002b      	movs	r3, r5
 8000322:	0c11      	lsrs	r1, r2, #16
 8000324:	0412      	lsls	r2, r2, #16
 8000326:	0c12      	lsrs	r2, r2, #16
 8000328:	4353      	muls	r3, r2
 800032a:	4698      	mov	r8, r3
 800032c:	0013      	movs	r3, r2
 800032e:	002f      	movs	r7, r5
 8000330:	4343      	muls	r3, r0
 8000332:	4699      	mov	r9, r3
 8000334:	434f      	muls	r7, r1
 8000336:	444f      	add	r7, r9
 8000338:	46bb      	mov	fp, r7
 800033a:	4647      	mov	r7, r8
 800033c:	000b      	movs	r3, r1
 800033e:	0c3f      	lsrs	r7, r7, #16
 8000340:	46ba      	mov	sl, r7
 8000342:	4343      	muls	r3, r0
 8000344:	44da      	add	sl, fp
 8000346:	9302      	str	r3, [sp, #8]
 8000348:	45d1      	cmp	r9, sl
 800034a:	d904      	bls.n	8000356 <__aeabi_dmul+0x122>
 800034c:	2780      	movs	r7, #128	; 0x80
 800034e:	027f      	lsls	r7, r7, #9
 8000350:	46b9      	mov	r9, r7
 8000352:	444b      	add	r3, r9
 8000354:	9302      	str	r3, [sp, #8]
 8000356:	4653      	mov	r3, sl
 8000358:	0c1b      	lsrs	r3, r3, #16
 800035a:	469b      	mov	fp, r3
 800035c:	4653      	mov	r3, sl
 800035e:	041f      	lsls	r7, r3, #16
 8000360:	4643      	mov	r3, r8
 8000362:	041b      	lsls	r3, r3, #16
 8000364:	0c1b      	lsrs	r3, r3, #16
 8000366:	4698      	mov	r8, r3
 8000368:	003b      	movs	r3, r7
 800036a:	4443      	add	r3, r8
 800036c:	9304      	str	r3, [sp, #16]
 800036e:	0c33      	lsrs	r3, r6, #16
 8000370:	0436      	lsls	r6, r6, #16
 8000372:	0c36      	lsrs	r6, r6, #16
 8000374:	4698      	mov	r8, r3
 8000376:	0033      	movs	r3, r6
 8000378:	4343      	muls	r3, r0
 800037a:	4699      	mov	r9, r3
 800037c:	4643      	mov	r3, r8
 800037e:	4343      	muls	r3, r0
 8000380:	002f      	movs	r7, r5
 8000382:	469a      	mov	sl, r3
 8000384:	4643      	mov	r3, r8
 8000386:	4377      	muls	r7, r6
 8000388:	435d      	muls	r5, r3
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	444d      	add	r5, r9
 800038e:	1945      	adds	r5, r0, r5
 8000390:	45a9      	cmp	r9, r5
 8000392:	d903      	bls.n	800039c <__aeabi_dmul+0x168>
 8000394:	2380      	movs	r3, #128	; 0x80
 8000396:	025b      	lsls	r3, r3, #9
 8000398:	4699      	mov	r9, r3
 800039a:	44ca      	add	sl, r9
 800039c:	043f      	lsls	r7, r7, #16
 800039e:	0c28      	lsrs	r0, r5, #16
 80003a0:	0c3f      	lsrs	r7, r7, #16
 80003a2:	042d      	lsls	r5, r5, #16
 80003a4:	19ed      	adds	r5, r5, r7
 80003a6:	0c27      	lsrs	r7, r4, #16
 80003a8:	0424      	lsls	r4, r4, #16
 80003aa:	0c24      	lsrs	r4, r4, #16
 80003ac:	0003      	movs	r3, r0
 80003ae:	0020      	movs	r0, r4
 80003b0:	4350      	muls	r0, r2
 80003b2:	437a      	muls	r2, r7
 80003b4:	4691      	mov	r9, r2
 80003b6:	003a      	movs	r2, r7
 80003b8:	4453      	add	r3, sl
 80003ba:	9305      	str	r3, [sp, #20]
 80003bc:	0c03      	lsrs	r3, r0, #16
 80003be:	469a      	mov	sl, r3
 80003c0:	434a      	muls	r2, r1
 80003c2:	4361      	muls	r1, r4
 80003c4:	4449      	add	r1, r9
 80003c6:	4451      	add	r1, sl
 80003c8:	44ab      	add	fp, r5
 80003ca:	4589      	cmp	r9, r1
 80003cc:	d903      	bls.n	80003d6 <__aeabi_dmul+0x1a2>
 80003ce:	2380      	movs	r3, #128	; 0x80
 80003d0:	025b      	lsls	r3, r3, #9
 80003d2:	4699      	mov	r9, r3
 80003d4:	444a      	add	r2, r9
 80003d6:	0400      	lsls	r0, r0, #16
 80003d8:	0c0b      	lsrs	r3, r1, #16
 80003da:	0c00      	lsrs	r0, r0, #16
 80003dc:	0409      	lsls	r1, r1, #16
 80003de:	1809      	adds	r1, r1, r0
 80003e0:	0020      	movs	r0, r4
 80003e2:	4699      	mov	r9, r3
 80003e4:	4643      	mov	r3, r8
 80003e6:	4370      	muls	r0, r6
 80003e8:	435c      	muls	r4, r3
 80003ea:	437e      	muls	r6, r7
 80003ec:	435f      	muls	r7, r3
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	4698      	mov	r8, r3
 80003f2:	19a4      	adds	r4, r4, r6
 80003f4:	4444      	add	r4, r8
 80003f6:	444a      	add	r2, r9
 80003f8:	9703      	str	r7, [sp, #12]
 80003fa:	42a6      	cmp	r6, r4
 80003fc:	d904      	bls.n	8000408 <__aeabi_dmul+0x1d4>
 80003fe:	2380      	movs	r3, #128	; 0x80
 8000400:	025b      	lsls	r3, r3, #9
 8000402:	4698      	mov	r8, r3
 8000404:	4447      	add	r7, r8
 8000406:	9703      	str	r7, [sp, #12]
 8000408:	0423      	lsls	r3, r4, #16
 800040a:	9e02      	ldr	r6, [sp, #8]
 800040c:	469a      	mov	sl, r3
 800040e:	9b05      	ldr	r3, [sp, #20]
 8000410:	445e      	add	r6, fp
 8000412:	4698      	mov	r8, r3
 8000414:	42ae      	cmp	r6, r5
 8000416:	41ad      	sbcs	r5, r5
 8000418:	1876      	adds	r6, r6, r1
 800041a:	428e      	cmp	r6, r1
 800041c:	4189      	sbcs	r1, r1
 800041e:	0400      	lsls	r0, r0, #16
 8000420:	0c00      	lsrs	r0, r0, #16
 8000422:	4450      	add	r0, sl
 8000424:	4440      	add	r0, r8
 8000426:	426d      	negs	r5, r5
 8000428:	1947      	adds	r7, r0, r5
 800042a:	46b8      	mov	r8, r7
 800042c:	4693      	mov	fp, r2
 800042e:	4249      	negs	r1, r1
 8000430:	4689      	mov	r9, r1
 8000432:	44c3      	add	fp, r8
 8000434:	44d9      	add	r9, fp
 8000436:	4298      	cmp	r0, r3
 8000438:	4180      	sbcs	r0, r0
 800043a:	45a8      	cmp	r8, r5
 800043c:	41ad      	sbcs	r5, r5
 800043e:	4593      	cmp	fp, r2
 8000440:	4192      	sbcs	r2, r2
 8000442:	4589      	cmp	r9, r1
 8000444:	4189      	sbcs	r1, r1
 8000446:	426d      	negs	r5, r5
 8000448:	4240      	negs	r0, r0
 800044a:	4328      	orrs	r0, r5
 800044c:	0c24      	lsrs	r4, r4, #16
 800044e:	4252      	negs	r2, r2
 8000450:	4249      	negs	r1, r1
 8000452:	430a      	orrs	r2, r1
 8000454:	9b03      	ldr	r3, [sp, #12]
 8000456:	1900      	adds	r0, r0, r4
 8000458:	1880      	adds	r0, r0, r2
 800045a:	18c7      	adds	r7, r0, r3
 800045c:	464b      	mov	r3, r9
 800045e:	0ddc      	lsrs	r4, r3, #23
 8000460:	9b04      	ldr	r3, [sp, #16]
 8000462:	0275      	lsls	r5, r6, #9
 8000464:	431d      	orrs	r5, r3
 8000466:	1e6a      	subs	r2, r5, #1
 8000468:	4195      	sbcs	r5, r2
 800046a:	464b      	mov	r3, r9
 800046c:	0df6      	lsrs	r6, r6, #23
 800046e:	027f      	lsls	r7, r7, #9
 8000470:	4335      	orrs	r5, r6
 8000472:	025a      	lsls	r2, r3, #9
 8000474:	433c      	orrs	r4, r7
 8000476:	4315      	orrs	r5, r2
 8000478:	01fb      	lsls	r3, r7, #7
 800047a:	d400      	bmi.n	800047e <__aeabi_dmul+0x24a>
 800047c:	e11c      	b.n	80006b8 <__aeabi_dmul+0x484>
 800047e:	2101      	movs	r1, #1
 8000480:	086a      	lsrs	r2, r5, #1
 8000482:	400d      	ands	r5, r1
 8000484:	4315      	orrs	r5, r2
 8000486:	07e2      	lsls	r2, r4, #31
 8000488:	4315      	orrs	r5, r2
 800048a:	0864      	lsrs	r4, r4, #1
 800048c:	494f      	ldr	r1, [pc, #316]	; (80005cc <__aeabi_dmul+0x398>)
 800048e:	4461      	add	r1, ip
 8000490:	2900      	cmp	r1, #0
 8000492:	dc00      	bgt.n	8000496 <__aeabi_dmul+0x262>
 8000494:	e0b0      	b.n	80005f8 <__aeabi_dmul+0x3c4>
 8000496:	076b      	lsls	r3, r5, #29
 8000498:	d009      	beq.n	80004ae <__aeabi_dmul+0x27a>
 800049a:	220f      	movs	r2, #15
 800049c:	402a      	ands	r2, r5
 800049e:	2a04      	cmp	r2, #4
 80004a0:	d005      	beq.n	80004ae <__aeabi_dmul+0x27a>
 80004a2:	1d2a      	adds	r2, r5, #4
 80004a4:	42aa      	cmp	r2, r5
 80004a6:	41ad      	sbcs	r5, r5
 80004a8:	426d      	negs	r5, r5
 80004aa:	1964      	adds	r4, r4, r5
 80004ac:	0015      	movs	r5, r2
 80004ae:	01e3      	lsls	r3, r4, #7
 80004b0:	d504      	bpl.n	80004bc <__aeabi_dmul+0x288>
 80004b2:	2180      	movs	r1, #128	; 0x80
 80004b4:	4a46      	ldr	r2, [pc, #280]	; (80005d0 <__aeabi_dmul+0x39c>)
 80004b6:	00c9      	lsls	r1, r1, #3
 80004b8:	4014      	ands	r4, r2
 80004ba:	4461      	add	r1, ip
 80004bc:	4a45      	ldr	r2, [pc, #276]	; (80005d4 <__aeabi_dmul+0x3a0>)
 80004be:	4291      	cmp	r1, r2
 80004c0:	dd00      	ble.n	80004c4 <__aeabi_dmul+0x290>
 80004c2:	e726      	b.n	8000312 <__aeabi_dmul+0xde>
 80004c4:	0762      	lsls	r2, r4, #29
 80004c6:	08ed      	lsrs	r5, r5, #3
 80004c8:	0264      	lsls	r4, r4, #9
 80004ca:	0549      	lsls	r1, r1, #21
 80004cc:	4315      	orrs	r5, r2
 80004ce:	0b24      	lsrs	r4, r4, #12
 80004d0:	0d4a      	lsrs	r2, r1, #21
 80004d2:	e710      	b.n	80002f6 <__aeabi_dmul+0xc2>
 80004d4:	4652      	mov	r2, sl
 80004d6:	4332      	orrs	r2, r6
 80004d8:	d100      	bne.n	80004dc <__aeabi_dmul+0x2a8>
 80004da:	e07f      	b.n	80005dc <__aeabi_dmul+0x3a8>
 80004dc:	2e00      	cmp	r6, #0
 80004de:	d100      	bne.n	80004e2 <__aeabi_dmul+0x2ae>
 80004e0:	e0dc      	b.n	800069c <__aeabi_dmul+0x468>
 80004e2:	0030      	movs	r0, r6
 80004e4:	f000 f9b6 	bl	8000854 <__clzsi2>
 80004e8:	0002      	movs	r2, r0
 80004ea:	3a0b      	subs	r2, #11
 80004ec:	231d      	movs	r3, #29
 80004ee:	0001      	movs	r1, r0
 80004f0:	1a9b      	subs	r3, r3, r2
 80004f2:	4652      	mov	r2, sl
 80004f4:	3908      	subs	r1, #8
 80004f6:	40da      	lsrs	r2, r3
 80004f8:	408e      	lsls	r6, r1
 80004fa:	4316      	orrs	r6, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	408a      	lsls	r2, r1
 8000500:	9b00      	ldr	r3, [sp, #0]
 8000502:	4935      	ldr	r1, [pc, #212]	; (80005d8 <__aeabi_dmul+0x3a4>)
 8000504:	1a18      	subs	r0, r3, r0
 8000506:	0003      	movs	r3, r0
 8000508:	468c      	mov	ip, r1
 800050a:	4463      	add	r3, ip
 800050c:	2000      	movs	r0, #0
 800050e:	9300      	str	r3, [sp, #0]
 8000510:	e6d3      	b.n	80002ba <__aeabi_dmul+0x86>
 8000512:	0025      	movs	r5, r4
 8000514:	4305      	orrs	r5, r0
 8000516:	d04a      	beq.n	80005ae <__aeabi_dmul+0x37a>
 8000518:	2c00      	cmp	r4, #0
 800051a:	d100      	bne.n	800051e <__aeabi_dmul+0x2ea>
 800051c:	e0b0      	b.n	8000680 <__aeabi_dmul+0x44c>
 800051e:	0020      	movs	r0, r4
 8000520:	f000 f998 	bl	8000854 <__clzsi2>
 8000524:	0001      	movs	r1, r0
 8000526:	0002      	movs	r2, r0
 8000528:	390b      	subs	r1, #11
 800052a:	231d      	movs	r3, #29
 800052c:	0010      	movs	r0, r2
 800052e:	1a5b      	subs	r3, r3, r1
 8000530:	0031      	movs	r1, r6
 8000532:	0035      	movs	r5, r6
 8000534:	3808      	subs	r0, #8
 8000536:	4084      	lsls	r4, r0
 8000538:	40d9      	lsrs	r1, r3
 800053a:	4085      	lsls	r5, r0
 800053c:	430c      	orrs	r4, r1
 800053e:	4826      	ldr	r0, [pc, #152]	; (80005d8 <__aeabi_dmul+0x3a4>)
 8000540:	1a83      	subs	r3, r0, r2
 8000542:	9300      	str	r3, [sp, #0]
 8000544:	2300      	movs	r3, #0
 8000546:	4699      	mov	r9, r3
 8000548:	469b      	mov	fp, r3
 800054a:	e697      	b.n	800027c <__aeabi_dmul+0x48>
 800054c:	0005      	movs	r5, r0
 800054e:	4325      	orrs	r5, r4
 8000550:	d126      	bne.n	80005a0 <__aeabi_dmul+0x36c>
 8000552:	2208      	movs	r2, #8
 8000554:	9300      	str	r3, [sp, #0]
 8000556:	2302      	movs	r3, #2
 8000558:	2400      	movs	r4, #0
 800055a:	4691      	mov	r9, r2
 800055c:	469b      	mov	fp, r3
 800055e:	e68d      	b.n	800027c <__aeabi_dmul+0x48>
 8000560:	4652      	mov	r2, sl
 8000562:	9b00      	ldr	r3, [sp, #0]
 8000564:	4332      	orrs	r2, r6
 8000566:	d110      	bne.n	800058a <__aeabi_dmul+0x356>
 8000568:	4915      	ldr	r1, [pc, #84]	; (80005c0 <__aeabi_dmul+0x38c>)
 800056a:	2600      	movs	r6, #0
 800056c:	468c      	mov	ip, r1
 800056e:	4463      	add	r3, ip
 8000570:	4649      	mov	r1, r9
 8000572:	9300      	str	r3, [sp, #0]
 8000574:	2302      	movs	r3, #2
 8000576:	4319      	orrs	r1, r3
 8000578:	4689      	mov	r9, r1
 800057a:	2002      	movs	r0, #2
 800057c:	e69d      	b.n	80002ba <__aeabi_dmul+0x86>
 800057e:	465b      	mov	r3, fp
 8000580:	9701      	str	r7, [sp, #4]
 8000582:	2b02      	cmp	r3, #2
 8000584:	d000      	beq.n	8000588 <__aeabi_dmul+0x354>
 8000586:	e6ad      	b.n	80002e4 <__aeabi_dmul+0xb0>
 8000588:	e6c3      	b.n	8000312 <__aeabi_dmul+0xde>
 800058a:	4a0d      	ldr	r2, [pc, #52]	; (80005c0 <__aeabi_dmul+0x38c>)
 800058c:	2003      	movs	r0, #3
 800058e:	4694      	mov	ip, r2
 8000590:	4463      	add	r3, ip
 8000592:	464a      	mov	r2, r9
 8000594:	9300      	str	r3, [sp, #0]
 8000596:	2303      	movs	r3, #3
 8000598:	431a      	orrs	r2, r3
 800059a:	4691      	mov	r9, r2
 800059c:	4652      	mov	r2, sl
 800059e:	e68c      	b.n	80002ba <__aeabi_dmul+0x86>
 80005a0:	220c      	movs	r2, #12
 80005a2:	9300      	str	r3, [sp, #0]
 80005a4:	2303      	movs	r3, #3
 80005a6:	0005      	movs	r5, r0
 80005a8:	4691      	mov	r9, r2
 80005aa:	469b      	mov	fp, r3
 80005ac:	e666      	b.n	800027c <__aeabi_dmul+0x48>
 80005ae:	2304      	movs	r3, #4
 80005b0:	4699      	mov	r9, r3
 80005b2:	2300      	movs	r3, #0
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	3301      	adds	r3, #1
 80005b8:	2400      	movs	r4, #0
 80005ba:	469b      	mov	fp, r3
 80005bc:	e65e      	b.n	800027c <__aeabi_dmul+0x48>
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	000007ff 	.word	0x000007ff
 80005c4:	fffffc01 	.word	0xfffffc01
 80005c8:	080038a0 	.word	0x080038a0
 80005cc:	000003ff 	.word	0x000003ff
 80005d0:	feffffff 	.word	0xfeffffff
 80005d4:	000007fe 	.word	0x000007fe
 80005d8:	fffffc0d 	.word	0xfffffc0d
 80005dc:	4649      	mov	r1, r9
 80005de:	2301      	movs	r3, #1
 80005e0:	4319      	orrs	r1, r3
 80005e2:	4689      	mov	r9, r1
 80005e4:	2600      	movs	r6, #0
 80005e6:	2001      	movs	r0, #1
 80005e8:	e667      	b.n	80002ba <__aeabi_dmul+0x86>
 80005ea:	2300      	movs	r3, #0
 80005ec:	2480      	movs	r4, #128	; 0x80
 80005ee:	2500      	movs	r5, #0
 80005f0:	4a43      	ldr	r2, [pc, #268]	; (8000700 <__aeabi_dmul+0x4cc>)
 80005f2:	9301      	str	r3, [sp, #4]
 80005f4:	0324      	lsls	r4, r4, #12
 80005f6:	e67e      	b.n	80002f6 <__aeabi_dmul+0xc2>
 80005f8:	2001      	movs	r0, #1
 80005fa:	1a40      	subs	r0, r0, r1
 80005fc:	2838      	cmp	r0, #56	; 0x38
 80005fe:	dd00      	ble.n	8000602 <__aeabi_dmul+0x3ce>
 8000600:	e676      	b.n	80002f0 <__aeabi_dmul+0xbc>
 8000602:	281f      	cmp	r0, #31
 8000604:	dd5b      	ble.n	80006be <__aeabi_dmul+0x48a>
 8000606:	221f      	movs	r2, #31
 8000608:	0023      	movs	r3, r4
 800060a:	4252      	negs	r2, r2
 800060c:	1a51      	subs	r1, r2, r1
 800060e:	40cb      	lsrs	r3, r1
 8000610:	0019      	movs	r1, r3
 8000612:	2820      	cmp	r0, #32
 8000614:	d003      	beq.n	800061e <__aeabi_dmul+0x3ea>
 8000616:	4a3b      	ldr	r2, [pc, #236]	; (8000704 <__aeabi_dmul+0x4d0>)
 8000618:	4462      	add	r2, ip
 800061a:	4094      	lsls	r4, r2
 800061c:	4325      	orrs	r5, r4
 800061e:	1e6a      	subs	r2, r5, #1
 8000620:	4195      	sbcs	r5, r2
 8000622:	002a      	movs	r2, r5
 8000624:	430a      	orrs	r2, r1
 8000626:	2107      	movs	r1, #7
 8000628:	000d      	movs	r5, r1
 800062a:	2400      	movs	r4, #0
 800062c:	4015      	ands	r5, r2
 800062e:	4211      	tst	r1, r2
 8000630:	d05b      	beq.n	80006ea <__aeabi_dmul+0x4b6>
 8000632:	210f      	movs	r1, #15
 8000634:	2400      	movs	r4, #0
 8000636:	4011      	ands	r1, r2
 8000638:	2904      	cmp	r1, #4
 800063a:	d053      	beq.n	80006e4 <__aeabi_dmul+0x4b0>
 800063c:	1d11      	adds	r1, r2, #4
 800063e:	4291      	cmp	r1, r2
 8000640:	4192      	sbcs	r2, r2
 8000642:	4252      	negs	r2, r2
 8000644:	18a4      	adds	r4, r4, r2
 8000646:	000a      	movs	r2, r1
 8000648:	0223      	lsls	r3, r4, #8
 800064a:	d54b      	bpl.n	80006e4 <__aeabi_dmul+0x4b0>
 800064c:	2201      	movs	r2, #1
 800064e:	2400      	movs	r4, #0
 8000650:	2500      	movs	r5, #0
 8000652:	e650      	b.n	80002f6 <__aeabi_dmul+0xc2>
 8000654:	2380      	movs	r3, #128	; 0x80
 8000656:	031b      	lsls	r3, r3, #12
 8000658:	421c      	tst	r4, r3
 800065a:	d009      	beq.n	8000670 <__aeabi_dmul+0x43c>
 800065c:	421e      	tst	r6, r3
 800065e:	d107      	bne.n	8000670 <__aeabi_dmul+0x43c>
 8000660:	4333      	orrs	r3, r6
 8000662:	031c      	lsls	r4, r3, #12
 8000664:	4643      	mov	r3, r8
 8000666:	0015      	movs	r5, r2
 8000668:	0b24      	lsrs	r4, r4, #12
 800066a:	4a25      	ldr	r2, [pc, #148]	; (8000700 <__aeabi_dmul+0x4cc>)
 800066c:	9301      	str	r3, [sp, #4]
 800066e:	e642      	b.n	80002f6 <__aeabi_dmul+0xc2>
 8000670:	2280      	movs	r2, #128	; 0x80
 8000672:	0312      	lsls	r2, r2, #12
 8000674:	4314      	orrs	r4, r2
 8000676:	0324      	lsls	r4, r4, #12
 8000678:	4a21      	ldr	r2, [pc, #132]	; (8000700 <__aeabi_dmul+0x4cc>)
 800067a:	0b24      	lsrs	r4, r4, #12
 800067c:	9701      	str	r7, [sp, #4]
 800067e:	e63a      	b.n	80002f6 <__aeabi_dmul+0xc2>
 8000680:	f000 f8e8 	bl	8000854 <__clzsi2>
 8000684:	0001      	movs	r1, r0
 8000686:	0002      	movs	r2, r0
 8000688:	3115      	adds	r1, #21
 800068a:	3220      	adds	r2, #32
 800068c:	291c      	cmp	r1, #28
 800068e:	dc00      	bgt.n	8000692 <__aeabi_dmul+0x45e>
 8000690:	e74b      	b.n	800052a <__aeabi_dmul+0x2f6>
 8000692:	0034      	movs	r4, r6
 8000694:	3808      	subs	r0, #8
 8000696:	2500      	movs	r5, #0
 8000698:	4084      	lsls	r4, r0
 800069a:	e750      	b.n	800053e <__aeabi_dmul+0x30a>
 800069c:	f000 f8da 	bl	8000854 <__clzsi2>
 80006a0:	0003      	movs	r3, r0
 80006a2:	001a      	movs	r2, r3
 80006a4:	3215      	adds	r2, #21
 80006a6:	3020      	adds	r0, #32
 80006a8:	2a1c      	cmp	r2, #28
 80006aa:	dc00      	bgt.n	80006ae <__aeabi_dmul+0x47a>
 80006ac:	e71e      	b.n	80004ec <__aeabi_dmul+0x2b8>
 80006ae:	4656      	mov	r6, sl
 80006b0:	3b08      	subs	r3, #8
 80006b2:	2200      	movs	r2, #0
 80006b4:	409e      	lsls	r6, r3
 80006b6:	e723      	b.n	8000500 <__aeabi_dmul+0x2cc>
 80006b8:	9b00      	ldr	r3, [sp, #0]
 80006ba:	469c      	mov	ip, r3
 80006bc:	e6e6      	b.n	800048c <__aeabi_dmul+0x258>
 80006be:	4912      	ldr	r1, [pc, #72]	; (8000708 <__aeabi_dmul+0x4d4>)
 80006c0:	0022      	movs	r2, r4
 80006c2:	4461      	add	r1, ip
 80006c4:	002e      	movs	r6, r5
 80006c6:	408d      	lsls	r5, r1
 80006c8:	408a      	lsls	r2, r1
 80006ca:	40c6      	lsrs	r6, r0
 80006cc:	1e69      	subs	r1, r5, #1
 80006ce:	418d      	sbcs	r5, r1
 80006d0:	4332      	orrs	r2, r6
 80006d2:	432a      	orrs	r2, r5
 80006d4:	40c4      	lsrs	r4, r0
 80006d6:	0753      	lsls	r3, r2, #29
 80006d8:	d0b6      	beq.n	8000648 <__aeabi_dmul+0x414>
 80006da:	210f      	movs	r1, #15
 80006dc:	4011      	ands	r1, r2
 80006de:	2904      	cmp	r1, #4
 80006e0:	d1ac      	bne.n	800063c <__aeabi_dmul+0x408>
 80006e2:	e7b1      	b.n	8000648 <__aeabi_dmul+0x414>
 80006e4:	0765      	lsls	r5, r4, #29
 80006e6:	0264      	lsls	r4, r4, #9
 80006e8:	0b24      	lsrs	r4, r4, #12
 80006ea:	08d2      	lsrs	r2, r2, #3
 80006ec:	4315      	orrs	r5, r2
 80006ee:	2200      	movs	r2, #0
 80006f0:	e601      	b.n	80002f6 <__aeabi_dmul+0xc2>
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	0312      	lsls	r2, r2, #12
 80006f6:	4314      	orrs	r4, r2
 80006f8:	0324      	lsls	r4, r4, #12
 80006fa:	4a01      	ldr	r2, [pc, #4]	; (8000700 <__aeabi_dmul+0x4cc>)
 80006fc:	0b24      	lsrs	r4, r4, #12
 80006fe:	e5fa      	b.n	80002f6 <__aeabi_dmul+0xc2>
 8000700:	000007ff 	.word	0x000007ff
 8000704:	0000043e 	.word	0x0000043e
 8000708:	0000041e 	.word	0x0000041e

0800070c <__aeabi_d2iz>:
 800070c:	000a      	movs	r2, r1
 800070e:	b530      	push	{r4, r5, lr}
 8000710:	4c13      	ldr	r4, [pc, #76]	; (8000760 <__aeabi_d2iz+0x54>)
 8000712:	0053      	lsls	r3, r2, #1
 8000714:	0309      	lsls	r1, r1, #12
 8000716:	0005      	movs	r5, r0
 8000718:	0b09      	lsrs	r1, r1, #12
 800071a:	2000      	movs	r0, #0
 800071c:	0d5b      	lsrs	r3, r3, #21
 800071e:	0fd2      	lsrs	r2, r2, #31
 8000720:	42a3      	cmp	r3, r4
 8000722:	dd04      	ble.n	800072e <__aeabi_d2iz+0x22>
 8000724:	480f      	ldr	r0, [pc, #60]	; (8000764 <__aeabi_d2iz+0x58>)
 8000726:	4283      	cmp	r3, r0
 8000728:	dd02      	ble.n	8000730 <__aeabi_d2iz+0x24>
 800072a:	4b0f      	ldr	r3, [pc, #60]	; (8000768 <__aeabi_d2iz+0x5c>)
 800072c:	18d0      	adds	r0, r2, r3
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	2080      	movs	r0, #128	; 0x80
 8000732:	0340      	lsls	r0, r0, #13
 8000734:	4301      	orrs	r1, r0
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <__aeabi_d2iz+0x60>)
 8000738:	1ac0      	subs	r0, r0, r3
 800073a:	281f      	cmp	r0, #31
 800073c:	dd08      	ble.n	8000750 <__aeabi_d2iz+0x44>
 800073e:	480c      	ldr	r0, [pc, #48]	; (8000770 <__aeabi_d2iz+0x64>)
 8000740:	1ac3      	subs	r3, r0, r3
 8000742:	40d9      	lsrs	r1, r3
 8000744:	000b      	movs	r3, r1
 8000746:	4258      	negs	r0, r3
 8000748:	2a00      	cmp	r2, #0
 800074a:	d1f0      	bne.n	800072e <__aeabi_d2iz+0x22>
 800074c:	0018      	movs	r0, r3
 800074e:	e7ee      	b.n	800072e <__aeabi_d2iz+0x22>
 8000750:	4c08      	ldr	r4, [pc, #32]	; (8000774 <__aeabi_d2iz+0x68>)
 8000752:	40c5      	lsrs	r5, r0
 8000754:	46a4      	mov	ip, r4
 8000756:	4463      	add	r3, ip
 8000758:	4099      	lsls	r1, r3
 800075a:	000b      	movs	r3, r1
 800075c:	432b      	orrs	r3, r5
 800075e:	e7f2      	b.n	8000746 <__aeabi_d2iz+0x3a>
 8000760:	000003fe 	.word	0x000003fe
 8000764:	0000041d 	.word	0x0000041d
 8000768:	7fffffff 	.word	0x7fffffff
 800076c:	00000433 	.word	0x00000433
 8000770:	00000413 	.word	0x00000413
 8000774:	fffffbed 	.word	0xfffffbed

08000778 <__aeabi_ui2d>:
 8000778:	b510      	push	{r4, lr}
 800077a:	1e04      	subs	r4, r0, #0
 800077c:	d010      	beq.n	80007a0 <__aeabi_ui2d+0x28>
 800077e:	f000 f869 	bl	8000854 <__clzsi2>
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <__aeabi_ui2d+0x48>)
 8000784:	1a1b      	subs	r3, r3, r0
 8000786:	280a      	cmp	r0, #10
 8000788:	dc11      	bgt.n	80007ae <__aeabi_ui2d+0x36>
 800078a:	220b      	movs	r2, #11
 800078c:	0021      	movs	r1, r4
 800078e:	1a12      	subs	r2, r2, r0
 8000790:	40d1      	lsrs	r1, r2
 8000792:	3015      	adds	r0, #21
 8000794:	030a      	lsls	r2, r1, #12
 8000796:	055b      	lsls	r3, r3, #21
 8000798:	4084      	lsls	r4, r0
 800079a:	0b12      	lsrs	r2, r2, #12
 800079c:	0d5b      	lsrs	r3, r3, #21
 800079e:	e001      	b.n	80007a4 <__aeabi_ui2d+0x2c>
 80007a0:	2300      	movs	r3, #0
 80007a2:	2200      	movs	r2, #0
 80007a4:	051b      	lsls	r3, r3, #20
 80007a6:	4313      	orrs	r3, r2
 80007a8:	0020      	movs	r0, r4
 80007aa:	0019      	movs	r1, r3
 80007ac:	bd10      	pop	{r4, pc}
 80007ae:	0022      	movs	r2, r4
 80007b0:	380b      	subs	r0, #11
 80007b2:	4082      	lsls	r2, r0
 80007b4:	055b      	lsls	r3, r3, #21
 80007b6:	0312      	lsls	r2, r2, #12
 80007b8:	2400      	movs	r4, #0
 80007ba:	0b12      	lsrs	r2, r2, #12
 80007bc:	0d5b      	lsrs	r3, r3, #21
 80007be:	e7f1      	b.n	80007a4 <__aeabi_ui2d+0x2c>
 80007c0:	0000041e 	.word	0x0000041e

080007c4 <__aeabi_f2d>:
 80007c4:	b570      	push	{r4, r5, r6, lr}
 80007c6:	0043      	lsls	r3, r0, #1
 80007c8:	0246      	lsls	r6, r0, #9
 80007ca:	0fc4      	lsrs	r4, r0, #31
 80007cc:	20fe      	movs	r0, #254	; 0xfe
 80007ce:	0e1b      	lsrs	r3, r3, #24
 80007d0:	1c59      	adds	r1, r3, #1
 80007d2:	0a75      	lsrs	r5, r6, #9
 80007d4:	4208      	tst	r0, r1
 80007d6:	d00c      	beq.n	80007f2 <__aeabi_f2d+0x2e>
 80007d8:	22e0      	movs	r2, #224	; 0xe0
 80007da:	0092      	lsls	r2, r2, #2
 80007dc:	4694      	mov	ip, r2
 80007de:	076d      	lsls	r5, r5, #29
 80007e0:	0b36      	lsrs	r6, r6, #12
 80007e2:	4463      	add	r3, ip
 80007e4:	051b      	lsls	r3, r3, #20
 80007e6:	4333      	orrs	r3, r6
 80007e8:	07e4      	lsls	r4, r4, #31
 80007ea:	4323      	orrs	r3, r4
 80007ec:	0028      	movs	r0, r5
 80007ee:	0019      	movs	r1, r3
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d114      	bne.n	8000820 <__aeabi_f2d+0x5c>
 80007f6:	2d00      	cmp	r5, #0
 80007f8:	d01b      	beq.n	8000832 <__aeabi_f2d+0x6e>
 80007fa:	0028      	movs	r0, r5
 80007fc:	f000 f82a 	bl	8000854 <__clzsi2>
 8000800:	280a      	cmp	r0, #10
 8000802:	dc1c      	bgt.n	800083e <__aeabi_f2d+0x7a>
 8000804:	230b      	movs	r3, #11
 8000806:	002e      	movs	r6, r5
 8000808:	1a1b      	subs	r3, r3, r0
 800080a:	40de      	lsrs	r6, r3
 800080c:	0003      	movs	r3, r0
 800080e:	3315      	adds	r3, #21
 8000810:	409d      	lsls	r5, r3
 8000812:	4a0e      	ldr	r2, [pc, #56]	; (800084c <__aeabi_f2d+0x88>)
 8000814:	0336      	lsls	r6, r6, #12
 8000816:	1a12      	subs	r2, r2, r0
 8000818:	0552      	lsls	r2, r2, #21
 800081a:	0b36      	lsrs	r6, r6, #12
 800081c:	0d53      	lsrs	r3, r2, #21
 800081e:	e7e1      	b.n	80007e4 <__aeabi_f2d+0x20>
 8000820:	2d00      	cmp	r5, #0
 8000822:	d009      	beq.n	8000838 <__aeabi_f2d+0x74>
 8000824:	2280      	movs	r2, #128	; 0x80
 8000826:	0b36      	lsrs	r6, r6, #12
 8000828:	0312      	lsls	r2, r2, #12
 800082a:	4b09      	ldr	r3, [pc, #36]	; (8000850 <__aeabi_f2d+0x8c>)
 800082c:	076d      	lsls	r5, r5, #29
 800082e:	4316      	orrs	r6, r2
 8000830:	e7d8      	b.n	80007e4 <__aeabi_f2d+0x20>
 8000832:	2300      	movs	r3, #0
 8000834:	2600      	movs	r6, #0
 8000836:	e7d5      	b.n	80007e4 <__aeabi_f2d+0x20>
 8000838:	2600      	movs	r6, #0
 800083a:	4b05      	ldr	r3, [pc, #20]	; (8000850 <__aeabi_f2d+0x8c>)
 800083c:	e7d2      	b.n	80007e4 <__aeabi_f2d+0x20>
 800083e:	0003      	movs	r3, r0
 8000840:	3b0b      	subs	r3, #11
 8000842:	409d      	lsls	r5, r3
 8000844:	002e      	movs	r6, r5
 8000846:	2500      	movs	r5, #0
 8000848:	e7e3      	b.n	8000812 <__aeabi_f2d+0x4e>
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	00000389 	.word	0x00000389
 8000850:	000007ff 	.word	0x000007ff

08000854 <__clzsi2>:
 8000854:	211c      	movs	r1, #28
 8000856:	2301      	movs	r3, #1
 8000858:	041b      	lsls	r3, r3, #16
 800085a:	4298      	cmp	r0, r3
 800085c:	d301      	bcc.n	8000862 <__clzsi2+0xe>
 800085e:	0c00      	lsrs	r0, r0, #16
 8000860:	3910      	subs	r1, #16
 8000862:	0a1b      	lsrs	r3, r3, #8
 8000864:	4298      	cmp	r0, r3
 8000866:	d301      	bcc.n	800086c <__clzsi2+0x18>
 8000868:	0a00      	lsrs	r0, r0, #8
 800086a:	3908      	subs	r1, #8
 800086c:	091b      	lsrs	r3, r3, #4
 800086e:	4298      	cmp	r0, r3
 8000870:	d301      	bcc.n	8000876 <__clzsi2+0x22>
 8000872:	0900      	lsrs	r0, r0, #4
 8000874:	3904      	subs	r1, #4
 8000876:	a202      	add	r2, pc, #8	; (adr r2, 8000880 <__clzsi2+0x2c>)
 8000878:	5c10      	ldrb	r0, [r2, r0]
 800087a:	1840      	adds	r0, r0, r1
 800087c:	4770      	bx	lr
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	02020304 	.word	0x02020304
 8000884:	01010101 	.word	0x01010101
	...

08000890 <lcdBitMode>:
//#include < string.h >
char dispSet;
uint8_t bitMode;

void lcdBitMode(b8_or_b4 bob) // Устанавливаем разрядность
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	0002      	movs	r2, r0
 8000898:	1dfb      	adds	r3, r7, #7
 800089a:	701a      	strb	r2, [r3, #0]
	if(bob) bitMode = 1;
 800089c:	1dfb      	adds	r3, r7, #7
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d003      	beq.n	80008ac <lcdBitMode+0x1c>
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <lcdBitMode+0x2c>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	701a      	strb	r2, [r3, #0]
	else bitMode = 0;
}
 80008aa:	e002      	b.n	80008b2 <lcdBitMode+0x22>
	else bitMode = 0;
 80008ac:	4b03      	ldr	r3, [pc, #12]	; (80008bc <lcdBitMode+0x2c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	701a      	strb	r2, [r3, #0]
}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	46bd      	mov	sp, r7
 80008b6:	b002      	add	sp, #8
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	2000008d 	.word	0x2000008d

080008c0 <lcdInit>:

void lcdInit(void) // инициализация ЖКД
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	Reset_EN;
 80008c4:	4b3d      	ldr	r3, [pc, #244]	; (80009bc <lcdInit+0xfc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	2110      	movs	r1, #16
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 f871 	bl	80019b2 <HAL_GPIO_WritePin>
	Reset_AO;
 80008d0:	4b3a      	ldr	r3, [pc, #232]	; (80009bc <lcdInit+0xfc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	2108      	movs	r1, #8
 80008d6:	0018      	movs	r0, r3
 80008d8:	f001 f86b 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80008dc:	2032      	movs	r0, #50	; 0x32
 80008de:	f000 fe03 	bl	80014e8 <HAL_Delay>

	if(bitMode) // если рязрядность 8 бит+
 80008e2:	4b37      	ldr	r3, [pc, #220]	; (80009c0 <lcdInit+0x100>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d024      	beq.n	8000934 <lcdInit+0x74>
	{
		dispSet = LCD_8BITMODE | LCD_2LINE | LCD_5x8DOTS;
 80008ea:	4b36      	ldr	r3, [pc, #216]	; (80009c4 <lcdInit+0x104>)
 80008ec:	2218      	movs	r2, #24
 80008ee:	701a      	strb	r2, [r3, #0]
		sendCmd(LCD_FUNCTIONSET | dispSet);
 80008f0:	4b34      	ldr	r3, [pc, #208]	; (80009c4 <lcdInit+0x104>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2220      	movs	r2, #32
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	0018      	movs	r0, r3
 80008fc:	f000 f870 	bl	80009e0 <sendCmd>
		HAL_Delay(5);
 8000900:	2005      	movs	r0, #5
 8000902:	f000 fdf1 	bl	80014e8 <HAL_Delay>
		sendCmd(LCD_FUNCTIONSET | dispSet);
 8000906:	4b2f      	ldr	r3, [pc, #188]	; (80009c4 <lcdInit+0x104>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2220      	movs	r2, #32
 800090c:	4313      	orrs	r3, r2
 800090e:	b2db      	uxtb	r3, r3
 8000910:	0018      	movs	r0, r3
 8000912:	f000 f865 	bl	80009e0 <sendCmd>
		HAL_Delay(5);
 8000916:	2005      	movs	r0, #5
 8000918:	f000 fde6 	bl	80014e8 <HAL_Delay>
		sendCmd(LCD_FUNCTIONSET | dispSet);
 800091c:	4b29      	ldr	r3, [pc, #164]	; (80009c4 <lcdInit+0x104>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2220      	movs	r2, #32
 8000922:	4313      	orrs	r3, r2
 8000924:	b2db      	uxtb	r3, r3
 8000926:	0018      	movs	r0, r3
 8000928:	f000 f85a 	bl	80009e0 <sendCmd>
		HAL_Delay(5);
 800092c:	2005      	movs	r0, #5
 800092e:	f000 fddb 	bl	80014e8 <HAL_Delay>
 8000932:	e01a      	b.n	800096a <lcdInit+0xaa>
	}
	else // разрядность 4 бита
	{
		dispSet = LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS;
 8000934:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <lcdInit+0x104>)
 8000936:	2208      	movs	r2, #8
 8000938:	701a      	strb	r2, [r3, #0]
		lcd4bitSend(0x03);
 800093a:	2003      	movs	r0, #3
 800093c:	f000 f902 	bl	8000b44 <lcd4bitSend>
		HAL_Delay(5);
 8000940:	2005      	movs	r0, #5
 8000942:	f000 fdd1 	bl	80014e8 <HAL_Delay>
		lcd4bitSend(0x03);
 8000946:	2003      	movs	r0, #3
 8000948:	f000 f8fc 	bl	8000b44 <lcd4bitSend>
		HAL_Delay(5);
 800094c:	2005      	movs	r0, #5
 800094e:	f000 fdcb 	bl	80014e8 <HAL_Delay>
		lcd4bitSend(0x03);
 8000952:	2003      	movs	r0, #3
 8000954:	f000 f8f6 	bl	8000b44 <lcd4bitSend>
		HAL_Delay(2);
 8000958:	2002      	movs	r0, #2
 800095a:	f000 fdc5 	bl	80014e8 <HAL_Delay>
		lcd4bitSend(0x02);
 800095e:	2002      	movs	r0, #2
 8000960:	f000 f8f0 	bl	8000b44 <lcd4bitSend>
		HAL_Delay(2);
 8000964:	2002      	movs	r0, #2
 8000966:	f000 fdbf 	bl	80014e8 <HAL_Delay>
	}

	sendCmd(LCD_FUNCTIONSET | dispSet);
 800096a:	4b16      	ldr	r3, [pc, #88]	; (80009c4 <lcdInit+0x104>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	2220      	movs	r2, #32
 8000970:	4313      	orrs	r3, r2
 8000972:	b2db      	uxtb	r3, r3
 8000974:	0018      	movs	r0, r3
 8000976:	f000 f833 	bl	80009e0 <sendCmd>
	dispSet = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800097a:	4b12      	ldr	r3, [pc, #72]	; (80009c4 <lcdInit+0x104>)
 800097c:	2204      	movs	r2, #4
 800097e:	701a      	strb	r2, [r3, #0]
	sendCmd(LCD_DISPLAYCONTROL | dispSet);
 8000980:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <lcdInit+0x104>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	2208      	movs	r2, #8
 8000986:	4313      	orrs	r3, r2
 8000988:	b2db      	uxtb	r3, r3
 800098a:	0018      	movs	r0, r3
 800098c:	f000 f828 	bl	80009e0 <sendCmd>
	HAL_Delay(2);
 8000990:	2002      	movs	r0, #2
 8000992:	f000 fda9 	bl	80014e8 <HAL_Delay>

	lcdClear();
 8000996:	f000 f817 	bl	80009c8 <lcdClear>
	dispSet =  LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800099a:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <lcdInit+0x104>)
 800099c:	2202      	movs	r2, #2
 800099e:	701a      	strb	r2, [r3, #0]
	sendCmd(LCD_ENTRYMODESET | dispSet);
 80009a0:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <lcdInit+0x104>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2204      	movs	r2, #4
 80009a6:	4313      	orrs	r3, r2
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 f818 	bl	80009e0 <sendCmd>
	HAL_Delay(2);
 80009b0:	2002      	movs	r0, #2
 80009b2:	f000 fd99 	bl	80014e8 <HAL_Delay>
}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	48000400 	.word	0x48000400
 80009c0:	2000008d 	.word	0x2000008d
 80009c4:	2000008c 	.word	0x2000008c

080009c8 <lcdClear>:

void lcdClear(void) // очистка дисплея
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	sendCmd(LCD_CLEARDISPLAY);
 80009cc:	2001      	movs	r0, #1
 80009ce:	f000 f807 	bl	80009e0 <sendCmd>
	HAL_Delay(5);
 80009d2:	2005      	movs	r0, #5
 80009d4:	f000 fd88 	bl	80014e8 <HAL_Delay>
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
	...

080009e0 <sendCmd>:

void sendCmd(char cmd) // отправка команды
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	0002      	movs	r2, r0
 80009e8:	1dfb      	adds	r3, r7, #7
 80009ea:	701a      	strb	r2, [r3, #0]
	Reset_AO;
 80009ec:	4b07      	ldr	r3, [pc, #28]	; (8000a0c <sendCmd+0x2c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	2108      	movs	r1, #8
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 ffdd 	bl	80019b2 <HAL_GPIO_WritePin>
	lcdSend(cmd);
 80009f8:	1dfb      	adds	r3, r7, #7
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	0018      	movs	r0, r3
 80009fe:	f000 f8db 	bl	8000bb8 <lcdSend>
}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	46bd      	mov	sp, r7
 8000a06:	b002      	add	sp, #8
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	48000400 	.word	0x48000400

08000a10 <sendData>:

void sendData(char dt) // отправка данных
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	0002      	movs	r2, r0
 8000a18:	1dfb      	adds	r3, r7, #7
 8000a1a:	701a      	strb	r2, [r3, #0]
	Set_AO;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <sendData+0x2c>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	2108      	movs	r1, #8
 8000a22:	0018      	movs	r0, r3
 8000a24:	f000 ffc5 	bl	80019b2 <HAL_GPIO_WritePin>
	lcdSend(dt);
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 f8c3 	bl	8000bb8 <lcdSend>
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b002      	add	sp, #8
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	48000400 	.word	0x48000400

08000a40 <lcdWrite>:

void lcdWrite (char* str) // отправка текста
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	for(; *str != 0; ++str)
 8000a48:	e00b      	b.n	8000a62 <lcdWrite+0x22>
	{
		sendData(Rus(*str));
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f000 f91e 	bl	8000c90 <Rus>
 8000a54:	0003      	movs	r3, r0
 8000a56:	0018      	movs	r0, r3
 8000a58:	f7ff ffda 	bl	8000a10 <sendData>
	for(; *str != 0; ++str)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	607b      	str	r3, [r7, #4]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1ef      	bne.n	8000a4a <lcdWrite+0xa>
	}
}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46c0      	nop			; (mov r8, r8)
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	b002      	add	sp, #8
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <lcd8bitSend>:
{

}

void lcd8bitSend(u8 byte) // отправка значений при 8-битной разрядности
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	0002      	movs	r2, r0
 8000a7c:	1dfb      	adds	r3, r7, #7
 8000a7e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, (byte & 0x01));
 8000a80:	1dfb      	adds	r3, r7, #7
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2201      	movs	r2, #1
 8000a86:	4013      	ands	r3, r2
 8000a88:	b2da      	uxtb	r2, r3
 8000a8a:	2380      	movs	r3, #128	; 0x80
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	482b      	ldr	r0, [pc, #172]	; (8000b3c <lcd8bitSend+0xc8>)
 8000a90:	0019      	movs	r1, r3
 8000a92:	f000 ff8e 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, (byte & 0x02));
 8000a96:	1dfb      	adds	r3, r7, #7
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	2202      	movs	r2, #2
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	2380      	movs	r3, #128	; 0x80
 8000aa2:	0059      	lsls	r1, r3, #1
 8000aa4:	2390      	movs	r3, #144	; 0x90
 8000aa6:	05db      	lsls	r3, r3, #23
 8000aa8:	0018      	movs	r0, r3
 8000aaa:	f000 ff82 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, (byte & 0x04));
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2204      	movs	r2, #4
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	0099      	lsls	r1, r3, #2
 8000abc:	2390      	movs	r3, #144	; 0x90
 8000abe:	05db      	lsls	r3, r3, #23
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f000 ff76 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB3_GPIO_Port, DB3_Pin, (byte & 0x08));
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2208      	movs	r2, #8
 8000acc:	4013      	ands	r3, r2
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	481b      	ldr	r0, [pc, #108]	; (8000b40 <lcd8bitSend+0xcc>)
 8000ad2:	001a      	movs	r2, r3
 8000ad4:	2180      	movs	r1, #128	; 0x80
 8000ad6:	f000 ff6c 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB4_GPIO_Port, DB4_Pin, (byte & 0x10));
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	2210      	movs	r2, #16
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	4815      	ldr	r0, [pc, #84]	; (8000b3c <lcd8bitSend+0xc8>)
 8000ae6:	001a      	movs	r2, r3
 8000ae8:	2140      	movs	r1, #64	; 0x40
 8000aea:	f000 ff62 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB5_GPIO_Port, DB5_Pin, (byte & 0x20));
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2220      	movs	r2, #32
 8000af4:	4013      	ands	r3, r2
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	2390      	movs	r3, #144	; 0x90
 8000afa:	05db      	lsls	r3, r3, #23
 8000afc:	2180      	movs	r1, #128	; 0x80
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 ff57 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB6_GPIO_Port, DB6_Pin, (byte & 0x40));
 8000b04:	1dfb      	adds	r3, r7, #7
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	2240      	movs	r2, #64	; 0x40
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	2390      	movs	r3, #144	; 0x90
 8000b10:	05db      	lsls	r3, r3, #23
 8000b12:	2140      	movs	r1, #64	; 0x40
 8000b14:	0018      	movs	r0, r3
 8000b16:	f000 ff4c 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB7_GPIO_Port, DB7_Pin, (byte & 0x80));
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	227f      	movs	r2, #127	; 0x7f
 8000b20:	4393      	bics	r3, r2
 8000b22:	b2da      	uxtb	r2, r3
 8000b24:	2390      	movs	r3, #144	; 0x90
 8000b26:	05db      	lsls	r3, r3, #23
 8000b28:	2120      	movs	r1, #32
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f000 ff41 	bl	80019b2 <HAL_GPIO_WritePin>

	EnSend();
 8000b30:	f000 f864 	bl	8000bfc <EnSend>
}
 8000b34:	46c0      	nop			; (mov r8, r8)
 8000b36:	46bd      	mov	sp, r7
 8000b38:	b002      	add	sp, #8
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	48000400 	.word	0x48000400
 8000b40:	48000800 	.word	0x48000800

08000b44 <lcd4bitSend>:

void lcd4bitSend(u8 byte) // отправка значений при 4-битной разрядности
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	1dfb      	adds	r3, r7, #7
 8000b4e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(DB4_GPIO_Port, DB4_Pin, (byte & 0x01));
 8000b50:	1dfb      	adds	r3, r7, #7
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2201      	movs	r2, #1
 8000b56:	4013      	ands	r3, r2
 8000b58:	b2db      	uxtb	r3, r3
 8000b5a:	4816      	ldr	r0, [pc, #88]	; (8000bb4 <lcd4bitSend+0x70>)
 8000b5c:	001a      	movs	r2, r3
 8000b5e:	2140      	movs	r1, #64	; 0x40
 8000b60:	f000 ff27 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB5_GPIO_Port, DB5_Pin, (byte & 0x02));
 8000b64:	1dfb      	adds	r3, r7, #7
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2202      	movs	r2, #2
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	b2da      	uxtb	r2, r3
 8000b6e:	2390      	movs	r3, #144	; 0x90
 8000b70:	05db      	lsls	r3, r3, #23
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	0018      	movs	r0, r3
 8000b76:	f000 ff1c 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB6_GPIO_Port, DB6_Pin, (byte & 0x04));
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4013      	ands	r3, r2
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	2390      	movs	r3, #144	; 0x90
 8000b86:	05db      	lsls	r3, r3, #23
 8000b88:	2140      	movs	r1, #64	; 0x40
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 ff11 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DB7_GPIO_Port, DB7_Pin, (byte & 0x08));
 8000b90:	1dfb      	adds	r3, r7, #7
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2208      	movs	r2, #8
 8000b96:	4013      	ands	r3, r2
 8000b98:	b2da      	uxtb	r2, r3
 8000b9a:	2390      	movs	r3, #144	; 0x90
 8000b9c:	05db      	lsls	r3, r3, #23
 8000b9e:	2120      	movs	r1, #32
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 ff06 	bl	80019b2 <HAL_GPIO_WritePin>
	EnSend();
 8000ba6:	f000 f829 	bl	8000bfc <EnSend>
}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	46bd      	mov	sp, r7
 8000bae:	b002      	add	sp, #8
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	48000400 	.word	0x48000400

08000bb8 <lcdSend>:

void lcdSend(u8 byte) // отправка данных в зависимости от разрядности
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	1dfb      	adds	r3, r7, #7
 8000bc2:	701a      	strb	r2, [r3, #0]
	if(bitMode) lcd8bitSend(byte);
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <lcdSend+0x40>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d005      	beq.n	8000bd8 <lcdSend+0x20>
 8000bcc:	1dfb      	adds	r3, r7, #7
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	f7ff ff4f 	bl	8000a74 <lcd8bitSend>
	else
	{
		lcd4bitSend(byte >> 4);
		lcd4bitSend(byte);
	}
}
 8000bd6:	e00b      	b.n	8000bf0 <lcdSend+0x38>
		lcd4bitSend(byte >> 4);
 8000bd8:	1dfb      	adds	r3, r7, #7
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	091b      	lsrs	r3, r3, #4
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	0018      	movs	r0, r3
 8000be2:	f7ff ffaf 	bl	8000b44 <lcd4bitSend>
		lcd4bitSend(byte);
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	0018      	movs	r0, r3
 8000bec:	f7ff ffaa 	bl	8000b44 <lcd4bitSend>
}
 8000bf0:	46c0      	nop			; (mov r8, r8)
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	b002      	add	sp, #8
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	2000008d 	.word	0x2000008d

08000bfc <EnSend>:

void EnSend(void) // подтверждение отправки сигнала
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	Set_EN;
 8000c00:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <EnSend+0x34>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	2110      	movs	r1, #16
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 fed3 	bl	80019b2 <HAL_GPIO_WritePin>
	Reset_EN;
 8000c0c:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <EnSend+0x34>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2110      	movs	r1, #16
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 fecd 	bl	80019b2 <HAL_GPIO_WritePin>
	Set_EN;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <EnSend+0x34>)
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	2110      	movs	r1, #16
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 fec7 	bl	80019b2 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000c24:	2001      	movs	r0, #1
 8000c26:	f000 fc5f 	bl	80014e8 <HAL_Delay>
}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	48000400 	.word	0x48000400

08000c34 <setCursor>:

void setCursor(char x, char y) // установка положения сигнала
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	1dfb      	adds	r3, r7, #7
 8000c3e:	701a      	strb	r2, [r3, #0]
 8000c40:	1dbb      	adds	r3, r7, #6
 8000c42:	1c0a      	adds	r2, r1, #0
 8000c44:	701a      	strb	r2, [r3, #0]

	uint8_t base = 0;
 8000c46:	210f      	movs	r1, #15
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	701a      	strb	r2, [r3, #0]

	if(y==1) {
 8000c4e:	1dbb      	adds	r3, r7, #6
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d103      	bne.n	8000c5e <setCursor+0x2a>
		base = 0x40;
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2240      	movs	r2, #64	; 0x40
 8000c5a:	701a      	strb	r2, [r3, #0]
 8000c5c:	e003      	b.n	8000c66 <setCursor+0x32>
	}
	else {
		base = 0;
 8000c5e:	230f      	movs	r3, #15
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	2200      	movs	r2, #0
 8000c64:	701a      	strb	r2, [r3, #0]
	}

	sendCmd( 0x80 | (base + x));
 8000c66:	230f      	movs	r3, #15
 8000c68:	18fa      	adds	r2, r7, r3
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	7812      	ldrb	r2, [r2, #0]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	18d3      	adds	r3, r2, r3
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	b25b      	sxtb	r3, r3
 8000c76:	2280      	movs	r2, #128	; 0x80
 8000c78:	4252      	negs	r2, r2
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	b25b      	sxtb	r3, r3
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	0018      	movs	r0, r3
 8000c82:	f7ff fead 	bl	80009e0 <sendCmd>


}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b004      	add	sp, #16
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <Rus>:
{
	sendCmd(0x08 | 0x04 | 0x01);
}

uint8_t Rus(char Val) // сравнение символов с русским алфавитом
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	0002      	movs	r2, r0
 8000c98:	1dfb      	adds	r3, r7, #7
 8000c9a:	701a      	strb	r2, [r3, #0]


	switch(Val)
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	3ba8      	subs	r3, #168	; 0xa8
 8000ca2:	2b57      	cmp	r3, #87	; 0x57
 8000ca4:	d900      	bls.n	8000ca8 <Rus+0x18>
 8000ca6:	e088      	b.n	8000dba <Rus+0x12a>
 8000ca8:	009a      	lsls	r2, r3, #2
 8000caa:	4b47      	ldr	r3, [pc, #284]	; (8000dc8 <Rus+0x138>)
 8000cac:	18d3      	adds	r3, r2, r3
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	469f      	mov	pc, r3
	{
	case 'А':
		return 0x41;//
 8000cb2:	2341      	movs	r3, #65	; 0x41
 8000cb4:	e083      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'а':
		return 0x61;//
 8000cb6:	2361      	movs	r3, #97	; 0x61
 8000cb8:	e081      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Б':
		return 0xA0;//
 8000cba:	23a0      	movs	r3, #160	; 0xa0
 8000cbc:	e07f      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'б':
		return 0xB2;//
 8000cbe:	23b2      	movs	r3, #178	; 0xb2
 8000cc0:	e07d      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'В':
		return 0x42;//
 8000cc2:	2342      	movs	r3, #66	; 0x42
 8000cc4:	e07b      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'в':
		return 0xB3;//
 8000cc6:	23b3      	movs	r3, #179	; 0xb3
 8000cc8:	e079      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Г':
		return 0xA1;//
 8000cca:	23a1      	movs	r3, #161	; 0xa1
 8000ccc:	e077      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'г':
		return 0xB4;//
 8000cce:	23b4      	movs	r3, #180	; 0xb4
 8000cd0:	e075      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Д':
		return 0xE0;//
 8000cd2:	23e0      	movs	r3, #224	; 0xe0
 8000cd4:	e073      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'д':
			return 0xE3;//
 8000cd6:	23e3      	movs	r3, #227	; 0xe3
 8000cd8:	e071      	b.n	8000dbe <Rus+0x12e>
			break;
	case 'Е':
		return 0x45;//
 8000cda:	2345      	movs	r3, #69	; 0x45
 8000cdc:	e06f      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'е':
		return 0x65;//
 8000cde:	2365      	movs	r3, #101	; 0x65
 8000ce0:	e06d      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Ё':
		return 0xA2;//
 8000ce2:	23a2      	movs	r3, #162	; 0xa2
 8000ce4:	e06b      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'ё':
		return 0xB5;//
 8000ce6:	23b5      	movs	r3, #181	; 0xb5
 8000ce8:	e069      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Ж':
		return 0xA3;//
 8000cea:	23a3      	movs	r3, #163	; 0xa3
 8000cec:	e067      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'ж':
		return 0xB6;//
 8000cee:	23b6      	movs	r3, #182	; 0xb6
 8000cf0:	e065      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'З':
		return 0xA4;//
 8000cf2:	23a4      	movs	r3, #164	; 0xa4
 8000cf4:	e063      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'з':
		return 0xB7;//
 8000cf6:	23b7      	movs	r3, #183	; 0xb7
 8000cf8:	e061      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'И':
		return 0xA5;//
 8000cfa:	23a5      	movs	r3, #165	; 0xa5
 8000cfc:	e05f      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'и':
		return 0xB8;//
 8000cfe:	23b8      	movs	r3, #184	; 0xb8
 8000d00:	e05d      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Й':
		return 0xA6;//
 8000d02:	23a6      	movs	r3, #166	; 0xa6
 8000d04:	e05b      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'й':
		return 0xB9;//
 8000d06:	23b9      	movs	r3, #185	; 0xb9
 8000d08:	e059      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'К':
		return 0x4B;//
 8000d0a:	234b      	movs	r3, #75	; 0x4b
 8000d0c:	e057      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'к':
		return 0xBA;//
 8000d0e:	23ba      	movs	r3, #186	; 0xba
 8000d10:	e055      	b.n	8000dbe <Rus+0x12e>
		break;
	case 'Л':
		return 0xA7;//
 8000d12:	23a7      	movs	r3, #167	; 0xa7
 8000d14:	e053      	b.n	8000dbe <Rus+0x12e>
		break;	case 'л':
			return 0xBB;//
 8000d16:	23bb      	movs	r3, #187	; 0xbb
 8000d18:	e051      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'М':
			return 0x4D;//
 8000d1a:	234d      	movs	r3, #77	; 0x4d
 8000d1c:	e04f      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'м':
			return 0xBC;//
 8000d1e:	23bc      	movs	r3, #188	; 0xbc
 8000d20:	e04d      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'Н':
			return 0x48;//
 8000d22:	2348      	movs	r3, #72	; 0x48
 8000d24:	e04b      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'н':
			return 0xBD;//
 8000d26:	23bd      	movs	r3, #189	; 0xbd
 8000d28:	e049      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'О':
			return 0x4F;//
 8000d2a:	234f      	movs	r3, #79	; 0x4f
 8000d2c:	e047      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'о':
			return 0x6F;//
 8000d2e:	236f      	movs	r3, #111	; 0x6f
 8000d30:	e045      	b.n	8000dbe <Rus+0x12e>
			break;
		case 'П':
			return 0xA8;//
 8000d32:	23a8      	movs	r3, #168	; 0xa8
 8000d34:	e043      	b.n	8000dbe <Rus+0x12e>
			break;	case 'п':
				return 0xBE;//
 8000d36:	23be      	movs	r3, #190	; 0xbe
 8000d38:	e041      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Р':
				return 0x50;//
 8000d3a:	2350      	movs	r3, #80	; 0x50
 8000d3c:	e03f      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'р':
				return 0x70;//
 8000d3e:	2370      	movs	r3, #112	; 0x70
 8000d40:	e03d      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'С':
				return 0x43;//
 8000d42:	2343      	movs	r3, #67	; 0x43
 8000d44:	e03b      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'с':
				return 0x63;//
 8000d46:	2363      	movs	r3, #99	; 0x63
 8000d48:	e039      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Т':
				return 0x54;//
 8000d4a:	2354      	movs	r3, #84	; 0x54
 8000d4c:	e037      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'т':
				return 0xBF;//
 8000d4e:	23bf      	movs	r3, #191	; 0xbf
 8000d50:	e035      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'У':
				return 0xA9;//
 8000d52:	23a9      	movs	r3, #169	; 0xa9
 8000d54:	e033      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'у':
				return 0x79;//
 8000d56:	2379      	movs	r3, #121	; 0x79
 8000d58:	e031      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ф':
				return 0xAA;//
 8000d5a:	23aa      	movs	r3, #170	; 0xaa
 8000d5c:	e02f      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ф':
				return 0xE4;//
 8000d5e:	23e4      	movs	r3, #228	; 0xe4
 8000d60:	e02d      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Х':
				return 0x58;//
 8000d62:	2358      	movs	r3, #88	; 0x58
 8000d64:	e02b      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'х':
				return 0x78;//
 8000d66:	2378      	movs	r3, #120	; 0x78
 8000d68:	e029      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ц':
				return 0xE1;//
 8000d6a:	23e1      	movs	r3, #225	; 0xe1
 8000d6c:	e027      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ц':
				return 0xE5;//
 8000d6e:	23e5      	movs	r3, #229	; 0xe5
 8000d70:	e025      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ч':
				return 0xAB;//
 8000d72:	23ab      	movs	r3, #171	; 0xab
 8000d74:	e023      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ч':
				return 0xC0;//
 8000d76:	23c0      	movs	r3, #192	; 0xc0
 8000d78:	e021      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ш':
				return 0xAC;//
 8000d7a:	23ac      	movs	r3, #172	; 0xac
 8000d7c:	e01f      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ш':
				return 0xC1;//
 8000d7e:	23c1      	movs	r3, #193	; 0xc1
 8000d80:	e01d      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Щ':
				return 0xE2;//
 8000d82:	23e2      	movs	r3, #226	; 0xe2
 8000d84:	e01b      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'щ':
				return 0xE6;//
 8000d86:	23e6      	movs	r3, #230	; 0xe6
 8000d88:	e019      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ъ':
				return 0xAD;//
 8000d8a:	23ad      	movs	r3, #173	; 0xad
 8000d8c:	e017      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ъ':
				return 0xC2;//
 8000d8e:	23c2      	movs	r3, #194	; 0xc2
 8000d90:	e015      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ы':
				return 0xAE;//
 8000d92:	23ae      	movs	r3, #174	; 0xae
 8000d94:	e013      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ы':
				return 0xC3;//
 8000d96:	23c3      	movs	r3, #195	; 0xc3
 8000d98:	e011      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ь':
				return 0xC4;//
 8000d9a:	23c4      	movs	r3, #196	; 0xc4
 8000d9c:	e00f      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ь':
				return 0xC4;//
 8000d9e:	23c4      	movs	r3, #196	; 0xc4
 8000da0:	e00d      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Э':
				return 0xAF;//
 8000da2:	23af      	movs	r3, #175	; 0xaf
 8000da4:	e00b      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'э':
				return 0xC5;//
 8000da6:	23c5      	movs	r3, #197	; 0xc5
 8000da8:	e009      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Ю':
				return 0xB0;//
 8000daa:	23b0      	movs	r3, #176	; 0xb0
 8000dac:	e007      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'ю':
				return 0xC6;//
 8000dae:	23c6      	movs	r3, #198	; 0xc6
 8000db0:	e005      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'Я':
				return 0xB1;//
 8000db2:	23b1      	movs	r3, #177	; 0xb1
 8000db4:	e003      	b.n	8000dbe <Rus+0x12e>
				break;
			case 'я':
				return 0xC7;//
 8000db6:	23c7      	movs	r3, #199	; 0xc7
 8000db8:	e001      	b.n	8000dbe <Rus+0x12e>
				break;
			default:
				return Val;
 8000dba:	1dfb      	adds	r3, r7, #7
 8000dbc:	781b      	ldrb	r3, [r3, #0]
				break;
	}
}
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b002      	add	sp, #8
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	46c0      	nop			; (mov r8, r8)
 8000dc8:	080038e0 	.word	0x080038e0

08000dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dcc:	b5b0      	push	{r4, r5, r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd2:	f000 fb25 	bl	8001420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd6:	f000 f86f 	bl	8000eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dda:	f000 f93d 	bl	8001058 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000dde:	f000 f8b5 	bl	8000f4c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000de2:	f000 f909 	bl	8000ff8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  lcdBitMode(BIT4);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff fd52 	bl	8000890 <lcdBitMode>
  lcdInit();
 8000dec:	f7ff fd68 	bl	80008c0 <lcdInit>
  lcdWrite("Расстояние");
 8000df0:	4b2a      	ldr	r3, [pc, #168]	; (8000e9c <main+0xd0>)
 8000df2:	0018      	movs	r0, r3
 8000df4:	f7ff fe24 	bl	8000a40 <lcdWrite>
	    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
	    usDelay(10);
	    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
*/

	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET); // Р¶РґРµРј СЃРјРµРЅС‹ СЃРѕСЃС‚РѕСЏРЅРёСЏ ECHO
 8000df8:	46c0      	nop			; (mov r8, r8)
 8000dfa:	2390      	movs	r3, #144	; 0x90
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	2101      	movs	r1, #1
 8000e00:	0018      	movs	r0, r3
 8000e02:	f000 fdb9 	bl	8001978 <HAL_GPIO_ReadPin>
 8000e06:	1e03      	subs	r3, r0, #0
 8000e08:	d0f7      	beq.n	8000dfa <main+0x2e>


	    numTicks = 0; // С‚РёРєРё СЂР°РІРЅС‹ 0
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET) // Р•СЃР»Рё СЃРѕСЃС‚РѕСЏРЅРёСЏ СЃРјРµРЅРёР»РѕСЃСЊ, С‚Рѕ СЃС‡РёС‚Р°РµРј С‚РёРєРё РєР°Р¶РґС‹Рµ 2 РјРёРєСЂРѕСЃРµРєСѓРЅРґС‹
 8000e0e:	e005      	b.n	8000e1c <main+0x50>
	    {
	    	numTicks++;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	3301      	adds	r3, #1
 8000e14:	60fb      	str	r3, [r7, #12]
	    	usDelay(2);
 8000e16:	2002      	movs	r0, #2
 8000e18:	f000 f9c0 	bl	800119c <usDelay>
	    while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET) // Р•СЃР»Рё СЃРѕСЃС‚РѕСЏРЅРёСЏ СЃРјРµРЅРёР»РѕСЃСЊ, С‚Рѕ СЃС‡РёС‚Р°РµРј С‚РёРєРё РєР°Р¶РґС‹Рµ 2 РјРёРєСЂРѕСЃРµРєСѓРЅРґС‹
 8000e1c:	2390      	movs	r3, #144	; 0x90
 8000e1e:	05db      	lsls	r3, r3, #23
 8000e20:	2101      	movs	r1, #1
 8000e22:	0018      	movs	r0, r3
 8000e24:	f000 fda8 	bl	8001978 <HAL_GPIO_ReadPin>
 8000e28:	0003      	movs	r3, r0
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d0f0      	beq.n	8000e10 <main+0x44>
	    }

	    distance = numTicks * 4.8 * Sos; // Р’С‹С‡РёСЃР»СЏРµРј СЂР°СЃСЃС‚РѕСЏРЅРёРµ
 8000e2e:	68f8      	ldr	r0, [r7, #12]
 8000e30:	f7ff fca2 	bl	8000778 <__aeabi_ui2d>
 8000e34:	4a1a      	ldr	r2, [pc, #104]	; (8000ea0 <main+0xd4>)
 8000e36:	4b1b      	ldr	r3, [pc, #108]	; (8000ea4 <main+0xd8>)
 8000e38:	f7ff f9fc 	bl	8000234 <__aeabi_dmul>
 8000e3c:	0002      	movs	r2, r0
 8000e3e:	000b      	movs	r3, r1
 8000e40:	0014      	movs	r4, r2
 8000e42:	001d      	movs	r5, r3
 8000e44:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <main+0xdc>)
 8000e46:	1c18      	adds	r0, r3, #0
 8000e48:	f7ff fcbc 	bl	80007c4 <__aeabi_f2d>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	000b      	movs	r3, r1
 8000e50:	0020      	movs	r0, r4
 8000e52:	0029      	movs	r1, r5
 8000e54:	f7ff f9ee 	bl	8000234 <__aeabi_dmul>
 8000e58:	0002      	movs	r2, r0
 8000e5a:	000b      	movs	r3, r1
 8000e5c:	0010      	movs	r0, r2
 8000e5e:	0019      	movs	r1, r3
 8000e60:	f7ff fc54 	bl	800070c <__aeabi_d2iz>
 8000e64:	0002      	movs	r2, r0
 8000e66:	4b11      	ldr	r3, [pc, #68]	; (8000eac <main+0xe0>)
 8000e68:	601a      	str	r2, [r3, #0]

	    char num1[10]; //создаем массив цифр
	    sprintf(num1,"%3d",distance); // конвертирование расстояния с цифры в символьное значение
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <main+0xe0>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	4910      	ldr	r1, [pc, #64]	; (8000eb0 <main+0xe4>)
 8000e70:	003b      	movs	r3, r7
 8000e72:	0018      	movs	r0, r3
 8000e74:	f002 f894 	bl	8002fa0 <siprintf>

	    setCursor(0,1);
 8000e78:	2101      	movs	r1, #1
 8000e7a:	2000      	movs	r0, #0
 8000e7c:	f7ff feda 	bl	8000c34 <setCursor>
	    lcdWrite(num1);
 8000e80:	003b      	movs	r3, r7
 8000e82:	0018      	movs	r0, r3
 8000e84:	f7ff fddc 	bl	8000a40 <lcdWrite>
	    lcdWrite(" cm");
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <main+0xe8>)
 8000e8a:	0018      	movs	r0, r3
 8000e8c:	f7ff fdd8 	bl	8000a40 <lcdWrite>
	    HAL_Delay(500);
 8000e90:	23fa      	movs	r3, #250	; 0xfa
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	0018      	movs	r0, r3
 8000e96:	f000 fb27 	bl	80014e8 <HAL_Delay>
  {
 8000e9a:	e7ad      	b.n	8000df8 <main+0x2c>
 8000e9c:	0800388c 	.word	0x0800388c
 8000ea0:	33333333 	.word	0x33333333
 8000ea4:	40133333 	.word	0x40133333
 8000ea8:	3c8b4396 	.word	0x3c8b4396
 8000eac:	20000160 	.word	0x20000160
 8000eb0:	08003898 	.word	0x08003898
 8000eb4:	0800389c 	.word	0x0800389c

08000eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b091      	sub	sp, #68	; 0x44
 8000ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ebe:	2410      	movs	r4, #16
 8000ec0:	193b      	adds	r3, r7, r4
 8000ec2:	0018      	movs	r0, r3
 8000ec4:	2330      	movs	r3, #48	; 0x30
 8000ec6:	001a      	movs	r2, r3
 8000ec8:	2100      	movs	r1, #0
 8000eca:	f002 f861 	bl	8002f90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ece:	003b      	movs	r3, r7
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	2310      	movs	r3, #16
 8000ed4:	001a      	movs	r2, r3
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	f002 f85a 	bl	8002f90 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000edc:	0021      	movs	r1, r4
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	2202      	movs	r2, #2
 8000ee2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee4:	187b      	adds	r3, r7, r1
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eea:	187b      	adds	r3, r7, r1
 8000eec:	2210      	movs	r2, #16
 8000eee:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef0:	187b      	adds	r3, r7, r1
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ef6:	187b      	adds	r3, r7, r1
 8000ef8:	2200      	movs	r2, #0
 8000efa:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000efc:	187b      	adds	r3, r7, r1
 8000efe:	22a0      	movs	r2, #160	; 0xa0
 8000f00:	0392      	lsls	r2, r2, #14
 8000f02:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2200      	movs	r2, #0
 8000f08:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f000 fd6d 	bl	80019ec <HAL_RCC_OscConfig>
 8000f12:	1e03      	subs	r3, r0, #0
 8000f14:	d001      	beq.n	8000f1a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000f16:	f000 f971 	bl	80011fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1a:	003b      	movs	r3, r7
 8000f1c:	2207      	movs	r2, #7
 8000f1e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f20:	003b      	movs	r3, r7
 8000f22:	2202      	movs	r2, #2
 8000f24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f26:	003b      	movs	r3, r7
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f2c:	003b      	movs	r3, r7
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f32:	003b      	movs	r3, r7
 8000f34:	2101      	movs	r1, #1
 8000f36:	0018      	movs	r0, r3
 8000f38:	f001 f872 	bl	8002020 <HAL_RCC_ClockConfig>
 8000f3c:	1e03      	subs	r3, r0, #0
 8000f3e:	d001      	beq.n	8000f44 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000f40:	f000 f95c 	bl	80011fc <Error_Handler>
  }
}
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b011      	add	sp, #68	; 0x44
 8000f4a:	bd90      	pop	{r4, r7, pc}

08000f4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f52:	2308      	movs	r3, #8
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	0018      	movs	r0, r3
 8000f58:	2310      	movs	r3, #16
 8000f5a:	001a      	movs	r2, r3
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	f002 f817 	bl	8002f90 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f62:	003b      	movs	r3, r7
 8000f64:	0018      	movs	r0, r3
 8000f66:	2308      	movs	r3, #8
 8000f68:	001a      	movs	r2, r3
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	f002 f810 	bl	8002f90 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f70:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f72:	4a1f      	ldr	r2, [pc, #124]	; (8000ff0 <MX_TIM3_Init+0xa4>)
 8000f74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f78:	222f      	movs	r2, #47	; 0x2f
 8000f7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f84:	4a1b      	ldr	r2, [pc, #108]	; (8000ff4 <MX_TIM3_Init+0xa8>)
 8000f86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f88:	4b18      	ldr	r3, [pc, #96]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f94:	4b15      	ldr	r3, [pc, #84]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 f986 	bl	80022a8 <HAL_TIM_Base_Init>
 8000f9c:	1e03      	subs	r3, r0, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000fa0:	f000 f92c 	bl	80011fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa4:	2108      	movs	r1, #8
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	2280      	movs	r2, #128	; 0x80
 8000faa:	0152      	lsls	r2, r2, #5
 8000fac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fae:	187a      	adds	r2, r7, r1
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000fb2:	0011      	movs	r1, r2
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f001 f9c7 	bl	8002348 <HAL_TIM_ConfigClockSource>
 8000fba:	1e03      	subs	r3, r0, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000fbe:	f000 f91d 	bl	80011fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc2:	003b      	movs	r3, r7
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc8:	003b      	movs	r3, r7
 8000fca:	2200      	movs	r2, #0
 8000fcc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fce:	003a      	movs	r2, r7
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <MX_TIM3_Init+0xa0>)
 8000fd2:	0011      	movs	r1, r2
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	f001 fb9b 	bl	8002710 <HAL_TIMEx_MasterConfigSynchronization>
 8000fda:	1e03      	subs	r3, r0, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000fde:	f000 f90d 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fe2:	46c0      	nop			; (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b006      	add	sp, #24
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			; (mov r8, r8)
 8000fec:	20000090 	.word	0x20000090
 8000ff0:	40000400 	.word	0x40000400
 8000ff4:	0000ffff 	.word	0x0000ffff

08000ff8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8000ffe:	4a15      	ldr	r2, [pc, #84]	; (8001054 <MX_USART2_UART_Init+0x5c>)
 8001000:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001002:	4b13      	ldr	r3, [pc, #76]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001004:	2296      	movs	r2, #150	; 0x96
 8001006:	0212      	lsls	r2, r2, #8
 8001008:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800100a:	4b11      	ldr	r3, [pc, #68]	; (8001050 <MX_USART2_UART_Init+0x58>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_USART2_UART_Init+0x58>)
 800101e:	220c      	movs	r2, #12
 8001020:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001022:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001028:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_USART2_UART_Init+0x58>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800102e:	4b08      	ldr	r3, [pc, #32]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001034:	4b06      	ldr	r3, [pc, #24]	; (8001050 <MX_USART2_UART_Init+0x58>)
 8001036:	2200      	movs	r2, #0
 8001038:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800103a:	4b05      	ldr	r3, [pc, #20]	; (8001050 <MX_USART2_UART_Init+0x58>)
 800103c:	0018      	movs	r0, r3
 800103e:	f001 fbbf 	bl	80027c0 <HAL_UART_Init>
 8001042:	1e03      	subs	r3, r0, #0
 8001044:	d001      	beq.n	800104a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001046:	f000 f8d9 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200000d8 	.word	0x200000d8
 8001054:	40004400 	.word	0x40004400

08001058 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b089      	sub	sp, #36	; 0x24
 800105c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105e:	240c      	movs	r4, #12
 8001060:	193b      	adds	r3, r7, r4
 8001062:	0018      	movs	r0, r3
 8001064:	2314      	movs	r3, #20
 8001066:	001a      	movs	r2, r3
 8001068:	2100      	movs	r1, #0
 800106a:	f001 ff91 	bl	8002f90 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	4b47      	ldr	r3, [pc, #284]	; (800118c <MX_GPIO_Init+0x134>)
 8001070:	695a      	ldr	r2, [r3, #20]
 8001072:	4b46      	ldr	r3, [pc, #280]	; (800118c <MX_GPIO_Init+0x134>)
 8001074:	2180      	movs	r1, #128	; 0x80
 8001076:	0289      	lsls	r1, r1, #10
 8001078:	430a      	orrs	r2, r1
 800107a:	615a      	str	r2, [r3, #20]
 800107c:	4b43      	ldr	r3, [pc, #268]	; (800118c <MX_GPIO_Init+0x134>)
 800107e:	695a      	ldr	r2, [r3, #20]
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	029b      	lsls	r3, r3, #10
 8001084:	4013      	ands	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800108a:	4b40      	ldr	r3, [pc, #256]	; (800118c <MX_GPIO_Init+0x134>)
 800108c:	695a      	ldr	r2, [r3, #20]
 800108e:	4b3f      	ldr	r3, [pc, #252]	; (800118c <MX_GPIO_Init+0x134>)
 8001090:	2180      	movs	r1, #128	; 0x80
 8001092:	02c9      	lsls	r1, r1, #11
 8001094:	430a      	orrs	r2, r1
 8001096:	615a      	str	r2, [r3, #20]
 8001098:	4b3c      	ldr	r3, [pc, #240]	; (800118c <MX_GPIO_Init+0x134>)
 800109a:	695a      	ldr	r2, [r3, #20]
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	02db      	lsls	r3, r3, #11
 80010a0:	4013      	ands	r3, r2
 80010a2:	607b      	str	r3, [r7, #4]
 80010a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a6:	4b39      	ldr	r3, [pc, #228]	; (800118c <MX_GPIO_Init+0x134>)
 80010a8:	695a      	ldr	r2, [r3, #20]
 80010aa:	4b38      	ldr	r3, [pc, #224]	; (800118c <MX_GPIO_Init+0x134>)
 80010ac:	2180      	movs	r1, #128	; 0x80
 80010ae:	0309      	lsls	r1, r1, #12
 80010b0:	430a      	orrs	r2, r1
 80010b2:	615a      	str	r2, [r3, #20]
 80010b4:	4b35      	ldr	r3, [pc, #212]	; (800118c <MX_GPIO_Init+0x134>)
 80010b6:	695a      	ldr	r2, [r3, #20]
 80010b8:	2380      	movs	r3, #128	; 0x80
 80010ba:	031b      	lsls	r3, r3, #12
 80010bc:	4013      	ands	r3, r2
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|DB7_Pin|DB6_Pin|DB5_Pin
 80010c2:	4933      	ldr	r1, [pc, #204]	; (8001190 <MX_GPIO_Init+0x138>)
 80010c4:	2390      	movs	r3, #144	; 0x90
 80010c6:	05db      	lsls	r3, r3, #23
 80010c8:	2200      	movs	r2, #0
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fc71 	bl	80019b2 <HAL_GPIO_WritePin>
                          |DB2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB0_Pin|AO_Pin|EN_Pin|RW_Pin
 80010d0:	238f      	movs	r3, #143	; 0x8f
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	482f      	ldr	r0, [pc, #188]	; (8001194 <MX_GPIO_Init+0x13c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	0019      	movs	r1, r3
 80010da:	f000 fc6a 	bl	80019b2 <HAL_GPIO_WritePin>
                          |DB4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB3_GPIO_Port, DB3_Pin, GPIO_PIN_RESET);
 80010de:	4b2e      	ldr	r3, [pc, #184]	; (8001198 <MX_GPIO_Init+0x140>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	2180      	movs	r1, #128	; 0x80
 80010e4:	0018      	movs	r0, r3
 80010e6:	f000 fc64 	bl	80019b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ECHO_Pin DB1_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin|DB1_Pin;
 80010ea:	193b      	adds	r3, r7, r4
 80010ec:	2202      	movs	r2, #2
 80010ee:	32ff      	adds	r2, #255	; 0xff
 80010f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f2:	193b      	adds	r3, r7, r4
 80010f4:	2200      	movs	r2, #0
 80010f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f8:	193b      	adds	r3, r7, r4
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	193a      	adds	r2, r7, r4
 8001100:	2390      	movs	r3, #144	; 0x90
 8001102:	05db      	lsls	r3, r3, #23
 8001104:	0011      	movs	r1, r2
 8001106:	0018      	movs	r0, r3
 8001108:	f000 fac6 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin DB7_Pin DB6_Pin DB5_Pin
                           DB2_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|DB7_Pin|DB6_Pin|DB5_Pin
 800110c:	193b      	adds	r3, r7, r4
 800110e:	4a20      	ldr	r2, [pc, #128]	; (8001190 <MX_GPIO_Init+0x138>)
 8001110:	601a      	str	r2, [r3, #0]
                          |DB2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	193b      	adds	r3, r7, r4
 8001114:	2201      	movs	r2, #1
 8001116:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	193b      	adds	r3, r7, r4
 800111a:	2200      	movs	r2, #0
 800111c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111e:	193b      	adds	r3, r7, r4
 8001120:	2200      	movs	r2, #0
 8001122:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001124:	193a      	adds	r2, r7, r4
 8001126:	2390      	movs	r3, #144	; 0x90
 8001128:	05db      	lsls	r3, r3, #23
 800112a:	0011      	movs	r1, r2
 800112c:	0018      	movs	r0, r3
 800112e:	f000 fab3 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pins : DB0_Pin AO_Pin EN_Pin RW_Pin
                           DB4_Pin */
  GPIO_InitStruct.Pin = DB0_Pin|AO_Pin|EN_Pin|RW_Pin
 8001132:	0021      	movs	r1, r4
 8001134:	187b      	adds	r3, r7, r1
 8001136:	228f      	movs	r2, #143	; 0x8f
 8001138:	00d2      	lsls	r2, r2, #3
 800113a:	601a      	str	r2, [r3, #0]
                          |DB4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	000c      	movs	r4, r1
 800113e:	193b      	adds	r3, r7, r4
 8001140:	2201      	movs	r2, #1
 8001142:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	193b      	adds	r3, r7, r4
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	193b      	adds	r3, r7, r4
 800114c:	2200      	movs	r2, #0
 800114e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001150:	193b      	adds	r3, r7, r4
 8001152:	4a10      	ldr	r2, [pc, #64]	; (8001194 <MX_GPIO_Init+0x13c>)
 8001154:	0019      	movs	r1, r3
 8001156:	0010      	movs	r0, r2
 8001158:	f000 fa9e 	bl	8001698 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB3_Pin */
  GPIO_InitStruct.Pin = DB3_Pin;
 800115c:	0021      	movs	r1, r4
 800115e:	187b      	adds	r3, r7, r1
 8001160:	2280      	movs	r2, #128	; 0x80
 8001162:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	187b      	adds	r3, r7, r1
 8001166:	2201      	movs	r2, #1
 8001168:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	187b      	adds	r3, r7, r1
 800116c:	2200      	movs	r2, #0
 800116e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	187b      	adds	r3, r7, r1
 8001172:	2200      	movs	r2, #0
 8001174:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DB3_GPIO_Port, &GPIO_InitStruct);
 8001176:	187b      	adds	r3, r7, r1
 8001178:	4a07      	ldr	r2, [pc, #28]	; (8001198 <MX_GPIO_Init+0x140>)
 800117a:	0019      	movs	r1, r3
 800117c:	0010      	movs	r0, r2
 800117e:	f000 fa8b 	bl	8001698 <HAL_GPIO_Init>

}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	b009      	add	sp, #36	; 0x24
 8001188:	bd90      	pop	{r4, r7, pc}
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	40021000 	.word	0x40021000
 8001190:	000002e2 	.word	0x000002e2
 8001194:	48000400 	.word	0x48000400
 8001198:	48000800 	.word	0x48000800

0800119c <usDelay>:

/* USER CODE BEGIN 4 */
void usDelay(uint32_t uSec) // С„СѓРЅРєС†РёСЏ РјРёРєСЂРѕСЃРµРєСѓРЅРґС‹
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d801      	bhi.n	80011ae <usDelay+0x12>
 80011aa:	2302      	movs	r3, #2
 80011ac:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1;
 80011ae:	4b12      	ldr	r3, [pc, #72]	; (80011f8 <usDelay+0x5c>)
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	3a01      	subs	r2, #1
 80011b4:	62da      	str	r2, [r3, #44]	; 0x2c
	usTIM->EGR = 1;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <usDelay+0x5c>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <usDelay+0x5c>)
 80011be:	691a      	ldr	r2, [r3, #16]
 80011c0:	4b0d      	ldr	r3, [pc, #52]	; (80011f8 <usDelay+0x5c>)
 80011c2:	2101      	movs	r1, #1
 80011c4:	438a      	bics	r2, r1
 80011c6:	611a      	str	r2, [r3, #16]
	usTIM->CR1 |= 1;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <usDelay+0x5c>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <usDelay+0x5c>)
 80011ce:	2101      	movs	r1, #1
 80011d0:	430a      	orrs	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
	while((usTIM->SR&0x0001) != 1);
 80011d4:	46c0      	nop			; (mov r8, r8)
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <usDelay+0x5c>)
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	2201      	movs	r2, #1
 80011dc:	4013      	ands	r3, r2
 80011de:	2b01      	cmp	r3, #1
 80011e0:	d1f9      	bne.n	80011d6 <usDelay+0x3a>
	usTIM->SR &= ~(0x0001);
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <usDelay+0x5c>)
 80011e4:	691a      	ldr	r2, [r3, #16]
 80011e6:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <usDelay+0x5c>)
 80011e8:	2101      	movs	r1, #1
 80011ea:	438a      	bics	r2, r1
 80011ec:	611a      	str	r2, [r3, #16]
}
 80011ee:	46c0      	nop			; (mov r8, r8)
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b002      	add	sp, #8
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	40000400 	.word	0x40000400

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	e7fe      	b.n	8001204 <Error_Handler+0x8>
	...

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <HAL_MspInit+0x44>)
 8001210:	699a      	ldr	r2, [r3, #24]
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <HAL_MspInit+0x44>)
 8001214:	2101      	movs	r1, #1
 8001216:	430a      	orrs	r2, r1
 8001218:	619a      	str	r2, [r3, #24]
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <HAL_MspInit+0x44>)
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	2201      	movs	r2, #1
 8001220:	4013      	ands	r3, r2
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <HAL_MspInit+0x44>)
 8001228:	69da      	ldr	r2, [r3, #28]
 800122a:	4b08      	ldr	r3, [pc, #32]	; (800124c <HAL_MspInit+0x44>)
 800122c:	2180      	movs	r1, #128	; 0x80
 800122e:	0549      	lsls	r1, r1, #21
 8001230:	430a      	orrs	r2, r1
 8001232:	61da      	str	r2, [r3, #28]
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <HAL_MspInit+0x44>)
 8001236:	69da      	ldr	r2, [r3, #28]
 8001238:	2380      	movs	r3, #128	; 0x80
 800123a:	055b      	lsls	r3, r3, #21
 800123c:	4013      	ands	r3, r2
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	46bd      	mov	sp, r7
 8001246:	b002      	add	sp, #8
 8001248:	bd80      	pop	{r7, pc}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a09      	ldr	r2, [pc, #36]	; (8001284 <HAL_TIM_Base_MspInit+0x34>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d10b      	bne.n	800127a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_TIM_Base_MspInit+0x38>)
 8001264:	69da      	ldr	r2, [r3, #28]
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <HAL_TIM_Base_MspInit+0x38>)
 8001268:	2102      	movs	r1, #2
 800126a:	430a      	orrs	r2, r1
 800126c:	61da      	str	r2, [r3, #28]
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <HAL_TIM_Base_MspInit+0x38>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	2202      	movs	r2, #2
 8001274:	4013      	ands	r3, r2
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	46bd      	mov	sp, r7
 800127e:	b004      	add	sp, #16
 8001280:	bd80      	pop	{r7, pc}
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	40000400 	.word	0x40000400
 8001288:	40021000 	.word	0x40021000

0800128c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800128c:	b590      	push	{r4, r7, lr}
 800128e:	b08b      	sub	sp, #44	; 0x2c
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	2414      	movs	r4, #20
 8001296:	193b      	adds	r3, r7, r4
 8001298:	0018      	movs	r0, r3
 800129a:	2314      	movs	r3, #20
 800129c:	001a      	movs	r2, r3
 800129e:	2100      	movs	r1, #0
 80012a0:	f001 fe76 	bl	8002f90 <memset>
  if(huart->Instance==USART2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a1c      	ldr	r2, [pc, #112]	; (800131c <HAL_UART_MspInit+0x90>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d132      	bne.n	8001314 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ae:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012b0:	69da      	ldr	r2, [r3, #28]
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	0289      	lsls	r1, r1, #10
 80012b8:	430a      	orrs	r2, r1
 80012ba:	61da      	str	r2, [r3, #28]
 80012bc:	4b18      	ldr	r3, [pc, #96]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012be:	69da      	ldr	r2, [r3, #28]
 80012c0:	2380      	movs	r3, #128	; 0x80
 80012c2:	029b      	lsls	r3, r3, #10
 80012c4:	4013      	ands	r3, r2
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012cc:	695a      	ldr	r2, [r3, #20]
 80012ce:	4b14      	ldr	r3, [pc, #80]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	0289      	lsls	r1, r1, #10
 80012d4:	430a      	orrs	r2, r1
 80012d6:	615a      	str	r2, [r3, #20]
 80012d8:	4b11      	ldr	r3, [pc, #68]	; (8001320 <HAL_UART_MspInit+0x94>)
 80012da:	695a      	ldr	r2, [r3, #20]
 80012dc:	2380      	movs	r3, #128	; 0x80
 80012de:	029b      	lsls	r3, r3, #10
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012e6:	0021      	movs	r1, r4
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	220c      	movs	r2, #12
 80012ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ee:	187b      	adds	r3, r7, r1
 80012f0:	2202      	movs	r2, #2
 80012f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	187b      	adds	r3, r7, r1
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012fa:	187b      	adds	r3, r7, r1
 80012fc:	2203      	movs	r2, #3
 80012fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001300:	187b      	adds	r3, r7, r1
 8001302:	2201      	movs	r2, #1
 8001304:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001306:	187a      	adds	r2, r7, r1
 8001308:	2390      	movs	r3, #144	; 0x90
 800130a:	05db      	lsls	r3, r3, #23
 800130c:	0011      	movs	r1, r2
 800130e:	0018      	movs	r0, r3
 8001310:	f000 f9c2 	bl	8001698 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001314:	46c0      	nop			; (mov r8, r8)
 8001316:	46bd      	mov	sp, r7
 8001318:	b00b      	add	sp, #44	; 0x2c
 800131a:	bd90      	pop	{r4, r7, pc}
 800131c:	40004400 	.word	0x40004400
 8001320:	40021000 	.word	0x40021000

08001324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001328:	e7fe      	b.n	8001328 <NMI_Handler+0x4>

0800132a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132e:	e7fe      	b.n	800132e <HardFault_Handler+0x4>

08001330 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001334:	46c0      	nop			; (mov r8, r8)
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001348:	f000 f8b2 	bl	80014b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800134c:	46c0      	nop			; (mov r8, r8)
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
	...

08001354 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800135c:	4a14      	ldr	r2, [pc, #80]	; (80013b0 <_sbrk+0x5c>)
 800135e:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <_sbrk+0x60>)
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <_sbrk+0x64>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d102      	bne.n	8001376 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001370:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <_sbrk+0x64>)
 8001372:	4a12      	ldr	r2, [pc, #72]	; (80013bc <_sbrk+0x68>)
 8001374:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001376:	4b10      	ldr	r3, [pc, #64]	; (80013b8 <_sbrk+0x64>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	18d3      	adds	r3, r2, r3
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	429a      	cmp	r2, r3
 8001382:	d207      	bcs.n	8001394 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001384:	f001 fdda 	bl	8002f3c <__errno>
 8001388:	0003      	movs	r3, r0
 800138a:	220c      	movs	r2, #12
 800138c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138e:	2301      	movs	r3, #1
 8001390:	425b      	negs	r3, r3
 8001392:	e009      	b.n	80013a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001394:	4b08      	ldr	r3, [pc, #32]	; (80013b8 <_sbrk+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800139a:	4b07      	ldr	r3, [pc, #28]	; (80013b8 <_sbrk+0x64>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	18d2      	adds	r2, r2, r3
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <_sbrk+0x64>)
 80013a4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	0018      	movs	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	b006      	add	sp, #24
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20002000 	.word	0x20002000
 80013b4:	00000400 	.word	0x00000400
 80013b8:	20000164 	.word	0x20000164
 80013bc:	20000180 	.word	0x20000180

080013c0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80013c4:	46c0      	nop			; (mov r8, r8)
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013cc:	480d      	ldr	r0, [pc, #52]	; (8001404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013ce:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d0:	f7ff fff6 	bl	80013c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	; (8001408 <LoopForever+0x6>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	; (800140c <LoopForever+0xa>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	; (8001410 <LoopForever+0xe>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	; (8001414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	; (8001418 <LoopForever+0x16>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013fa:	f001 fda5 	bl	8002f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013fe:	f7ff fce5 	bl	8000dcc <main>

08001402 <LoopForever>:

LoopForever:
    b LoopForever
 8001402:	e7fe      	b.n	8001402 <LoopForever>
  ldr   r0, =_estack
 8001404:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001410:	08003ab4 	.word	0x08003ab4
  ldr r2, =_sbss
 8001414:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001418:	2000017c 	.word	0x2000017c

0800141c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC1_IRQHandler>
	...

08001420 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <HAL_Init+0x24>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_Init+0x24>)
 800142a:	2110      	movs	r1, #16
 800142c:	430a      	orrs	r2, r1
 800142e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001430:	2003      	movs	r0, #3
 8001432:	f000 f809 	bl	8001448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001436:	f7ff fee7 	bl	8001208 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800143a:	2300      	movs	r3, #0
}
 800143c:	0018      	movs	r0, r3
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	46c0      	nop			; (mov r8, r8)
 8001444:	40022000 	.word	0x40022000

08001448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <HAL_InitTick+0x5c>)
 8001452:	681c      	ldr	r4, [r3, #0]
 8001454:	4b14      	ldr	r3, [pc, #80]	; (80014a8 <HAL_InitTick+0x60>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	0019      	movs	r1, r3
 800145a:	23fa      	movs	r3, #250	; 0xfa
 800145c:	0098      	lsls	r0, r3, #2
 800145e:	f7fe fe5d 	bl	800011c <__udivsi3>
 8001462:	0003      	movs	r3, r0
 8001464:	0019      	movs	r1, r3
 8001466:	0020      	movs	r0, r4
 8001468:	f7fe fe58 	bl	800011c <__udivsi3>
 800146c:	0003      	movs	r3, r0
 800146e:	0018      	movs	r0, r3
 8001470:	f000 f905 	bl	800167e <HAL_SYSTICK_Config>
 8001474:	1e03      	subs	r3, r0, #0
 8001476:	d001      	beq.n	800147c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e00f      	b.n	800149c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d80b      	bhi.n	800149a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	2301      	movs	r3, #1
 8001486:	425b      	negs	r3, r3
 8001488:	2200      	movs	r2, #0
 800148a:	0018      	movs	r0, r3
 800148c:	f000 f8e2 	bl	8001654 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <HAL_InitTick+0x64>)
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001496:	2300      	movs	r3, #0
 8001498:	e000      	b.n	800149c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
}
 800149c:	0018      	movs	r0, r3
 800149e:	46bd      	mov	sp, r7
 80014a0:	b003      	add	sp, #12
 80014a2:	bd90      	pop	{r4, r7, pc}
 80014a4:	20000000 	.word	0x20000000
 80014a8:	20000008 	.word	0x20000008
 80014ac:	20000004 	.word	0x20000004

080014b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014b4:	4b05      	ldr	r3, [pc, #20]	; (80014cc <HAL_IncTick+0x1c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	001a      	movs	r2, r3
 80014ba:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <HAL_IncTick+0x20>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	18d2      	adds	r2, r2, r3
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <HAL_IncTick+0x20>)
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	46c0      	nop			; (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	20000008 	.word	0x20000008
 80014d0:	20000168 	.word	0x20000168

080014d4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  return uwTick;
 80014d8:	4b02      	ldr	r3, [pc, #8]	; (80014e4 <HAL_GetTick+0x10>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	0018      	movs	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	46c0      	nop			; (mov r8, r8)
 80014e4:	20000168 	.word	0x20000168

080014e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014f0:	f7ff fff0 	bl	80014d4 <HAL_GetTick>
 80014f4:	0003      	movs	r3, r0
 80014f6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	3301      	adds	r3, #1
 8001500:	d005      	beq.n	800150e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001502:	4b0a      	ldr	r3, [pc, #40]	; (800152c <HAL_Delay+0x44>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	001a      	movs	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	189b      	adds	r3, r3, r2
 800150c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800150e:	46c0      	nop			; (mov r8, r8)
 8001510:	f7ff ffe0 	bl	80014d4 <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	68fa      	ldr	r2, [r7, #12]
 800151c:	429a      	cmp	r2, r3
 800151e:	d8f7      	bhi.n	8001510 <HAL_Delay+0x28>
  {
  }
}
 8001520:	46c0      	nop			; (mov r8, r8)
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	46bd      	mov	sp, r7
 8001526:	b004      	add	sp, #16
 8001528:	bd80      	pop	{r7, pc}
 800152a:	46c0      	nop			; (mov r8, r8)
 800152c:	20000008 	.word	0x20000008

08001530 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001530:	b590      	push	{r4, r7, lr}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	0002      	movs	r2, r0
 8001538:	6039      	str	r1, [r7, #0]
 800153a:	1dfb      	adds	r3, r7, #7
 800153c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800153e:	1dfb      	adds	r3, r7, #7
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b7f      	cmp	r3, #127	; 0x7f
 8001544:	d828      	bhi.n	8001598 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001546:	4a2f      	ldr	r2, [pc, #188]	; (8001604 <__NVIC_SetPriority+0xd4>)
 8001548:	1dfb      	adds	r3, r7, #7
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b25b      	sxtb	r3, r3
 800154e:	089b      	lsrs	r3, r3, #2
 8001550:	33c0      	adds	r3, #192	; 0xc0
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	589b      	ldr	r3, [r3, r2]
 8001556:	1dfa      	adds	r2, r7, #7
 8001558:	7812      	ldrb	r2, [r2, #0]
 800155a:	0011      	movs	r1, r2
 800155c:	2203      	movs	r2, #3
 800155e:	400a      	ands	r2, r1
 8001560:	00d2      	lsls	r2, r2, #3
 8001562:	21ff      	movs	r1, #255	; 0xff
 8001564:	4091      	lsls	r1, r2
 8001566:	000a      	movs	r2, r1
 8001568:	43d2      	mvns	r2, r2
 800156a:	401a      	ands	r2, r3
 800156c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	019b      	lsls	r3, r3, #6
 8001572:	22ff      	movs	r2, #255	; 0xff
 8001574:	401a      	ands	r2, r3
 8001576:	1dfb      	adds	r3, r7, #7
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	0018      	movs	r0, r3
 800157c:	2303      	movs	r3, #3
 800157e:	4003      	ands	r3, r0
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001584:	481f      	ldr	r0, [pc, #124]	; (8001604 <__NVIC_SetPriority+0xd4>)
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b25b      	sxtb	r3, r3
 800158c:	089b      	lsrs	r3, r3, #2
 800158e:	430a      	orrs	r2, r1
 8001590:	33c0      	adds	r3, #192	; 0xc0
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001596:	e031      	b.n	80015fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001598:	4a1b      	ldr	r2, [pc, #108]	; (8001608 <__NVIC_SetPriority+0xd8>)
 800159a:	1dfb      	adds	r3, r7, #7
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	0019      	movs	r1, r3
 80015a0:	230f      	movs	r3, #15
 80015a2:	400b      	ands	r3, r1
 80015a4:	3b08      	subs	r3, #8
 80015a6:	089b      	lsrs	r3, r3, #2
 80015a8:	3306      	adds	r3, #6
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	18d3      	adds	r3, r2, r3
 80015ae:	3304      	adds	r3, #4
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	1dfa      	adds	r2, r7, #7
 80015b4:	7812      	ldrb	r2, [r2, #0]
 80015b6:	0011      	movs	r1, r2
 80015b8:	2203      	movs	r2, #3
 80015ba:	400a      	ands	r2, r1
 80015bc:	00d2      	lsls	r2, r2, #3
 80015be:	21ff      	movs	r1, #255	; 0xff
 80015c0:	4091      	lsls	r1, r2
 80015c2:	000a      	movs	r2, r1
 80015c4:	43d2      	mvns	r2, r2
 80015c6:	401a      	ands	r2, r3
 80015c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	019b      	lsls	r3, r3, #6
 80015ce:	22ff      	movs	r2, #255	; 0xff
 80015d0:	401a      	ands	r2, r3
 80015d2:	1dfb      	adds	r3, r7, #7
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	0018      	movs	r0, r3
 80015d8:	2303      	movs	r3, #3
 80015da:	4003      	ands	r3, r0
 80015dc:	00db      	lsls	r3, r3, #3
 80015de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015e0:	4809      	ldr	r0, [pc, #36]	; (8001608 <__NVIC_SetPriority+0xd8>)
 80015e2:	1dfb      	adds	r3, r7, #7
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	001c      	movs	r4, r3
 80015e8:	230f      	movs	r3, #15
 80015ea:	4023      	ands	r3, r4
 80015ec:	3b08      	subs	r3, #8
 80015ee:	089b      	lsrs	r3, r3, #2
 80015f0:	430a      	orrs	r2, r1
 80015f2:	3306      	adds	r3, #6
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	18c3      	adds	r3, r0, r3
 80015f8:	3304      	adds	r3, #4
 80015fa:	601a      	str	r2, [r3, #0]
}
 80015fc:	46c0      	nop			; (mov r8, r8)
 80015fe:	46bd      	mov	sp, r7
 8001600:	b003      	add	sp, #12
 8001602:	bd90      	pop	{r4, r7, pc}
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	1e5a      	subs	r2, r3, #1
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	045b      	lsls	r3, r3, #17
 800161c:	429a      	cmp	r2, r3
 800161e:	d301      	bcc.n	8001624 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001620:	2301      	movs	r3, #1
 8001622:	e010      	b.n	8001646 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <SysTick_Config+0x44>)
 8001626:	687a      	ldr	r2, [r7, #4]
 8001628:	3a01      	subs	r2, #1
 800162a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800162c:	2301      	movs	r3, #1
 800162e:	425b      	negs	r3, r3
 8001630:	2103      	movs	r1, #3
 8001632:	0018      	movs	r0, r3
 8001634:	f7ff ff7c 	bl	8001530 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001638:	4b05      	ldr	r3, [pc, #20]	; (8001650 <SysTick_Config+0x44>)
 800163a:	2200      	movs	r2, #0
 800163c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800163e:	4b04      	ldr	r3, [pc, #16]	; (8001650 <SysTick_Config+0x44>)
 8001640:	2207      	movs	r2, #7
 8001642:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001644:	2300      	movs	r3, #0
}
 8001646:	0018      	movs	r0, r3
 8001648:	46bd      	mov	sp, r7
 800164a:	b002      	add	sp, #8
 800164c:	bd80      	pop	{r7, pc}
 800164e:	46c0      	nop			; (mov r8, r8)
 8001650:	e000e010 	.word	0xe000e010

08001654 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
 800165e:	210f      	movs	r1, #15
 8001660:	187b      	adds	r3, r7, r1
 8001662:	1c02      	adds	r2, r0, #0
 8001664:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	187b      	adds	r3, r7, r1
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	b25b      	sxtb	r3, r3
 800166e:	0011      	movs	r1, r2
 8001670:	0018      	movs	r0, r3
 8001672:	f7ff ff5d 	bl	8001530 <__NVIC_SetPriority>
}
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	46bd      	mov	sp, r7
 800167a:	b004      	add	sp, #16
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b082      	sub	sp, #8
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff ffbf 	bl	800160c <SysTick_Config>
 800168e:	0003      	movs	r3, r0
}
 8001690:	0018      	movs	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016a6:	e14f      	b.n	8001948 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2101      	movs	r1, #1
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	4091      	lsls	r1, r2
 80016b2:	000a      	movs	r2, r1
 80016b4:	4013      	ands	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d100      	bne.n	80016c0 <HAL_GPIO_Init+0x28>
 80016be:	e140      	b.n	8001942 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2203      	movs	r2, #3
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d005      	beq.n	80016d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	2203      	movs	r2, #3
 80016d2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d130      	bne.n	800173a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	409a      	lsls	r2, r3
 80016e6:	0013      	movs	r3, r2
 80016e8:	43da      	mvns	r2, r3
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68da      	ldr	r2, [r3, #12]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	409a      	lsls	r2, r3
 80016fa:	0013      	movs	r3, r2
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800170e:	2201      	movs	r2, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
 8001714:	0013      	movs	r3, r2
 8001716:	43da      	mvns	r2, r3
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	4013      	ands	r3, r2
 800171c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	2201      	movs	r2, #1
 8001726:	401a      	ands	r2, r3
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	409a      	lsls	r2, r3
 800172c:	0013      	movs	r3, r2
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	4313      	orrs	r3, r2
 8001732:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	693a      	ldr	r2, [r7, #16]
 8001738:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2203      	movs	r2, #3
 8001740:	4013      	ands	r3, r2
 8001742:	2b03      	cmp	r3, #3
 8001744:	d017      	beq.n	8001776 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	2203      	movs	r2, #3
 8001752:	409a      	lsls	r2, r3
 8001754:	0013      	movs	r3, r2
 8001756:	43da      	mvns	r2, r3
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	4013      	ands	r3, r2
 800175c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	689a      	ldr	r2, [r3, #8]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	409a      	lsls	r2, r3
 8001768:	0013      	movs	r3, r2
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	4313      	orrs	r3, r2
 800176e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	693a      	ldr	r2, [r7, #16]
 8001774:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	2203      	movs	r2, #3
 800177c:	4013      	ands	r3, r2
 800177e:	2b02      	cmp	r3, #2
 8001780:	d123      	bne.n	80017ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	08da      	lsrs	r2, r3, #3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	3208      	adds	r2, #8
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	58d3      	ldr	r3, [r2, r3]
 800178e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2207      	movs	r2, #7
 8001794:	4013      	ands	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	220f      	movs	r2, #15
 800179a:	409a      	lsls	r2, r3
 800179c:	0013      	movs	r3, r2
 800179e:	43da      	mvns	r2, r3
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	691a      	ldr	r2, [r3, #16]
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2107      	movs	r1, #7
 80017ae:	400b      	ands	r3, r1
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	409a      	lsls	r2, r3
 80017b4:	0013      	movs	r3, r2
 80017b6:	693a      	ldr	r2, [r7, #16]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	08da      	lsrs	r2, r3, #3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3208      	adds	r2, #8
 80017c4:	0092      	lsls	r2, r2, #2
 80017c6:	6939      	ldr	r1, [r7, #16]
 80017c8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	2203      	movs	r2, #3
 80017d6:	409a      	lsls	r2, r3
 80017d8:	0013      	movs	r3, r2
 80017da:	43da      	mvns	r2, r3
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	4013      	ands	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	2203      	movs	r2, #3
 80017e8:	401a      	ands	r2, r3
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	409a      	lsls	r2, r3
 80017f0:	0013      	movs	r3, r2
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	693a      	ldr	r2, [r7, #16]
 80017fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	23c0      	movs	r3, #192	; 0xc0
 8001804:	029b      	lsls	r3, r3, #10
 8001806:	4013      	ands	r3, r2
 8001808:	d100      	bne.n	800180c <HAL_GPIO_Init+0x174>
 800180a:	e09a      	b.n	8001942 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180c:	4b54      	ldr	r3, [pc, #336]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 800180e:	699a      	ldr	r2, [r3, #24]
 8001810:	4b53      	ldr	r3, [pc, #332]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 8001812:	2101      	movs	r1, #1
 8001814:	430a      	orrs	r2, r1
 8001816:	619a      	str	r2, [r3, #24]
 8001818:	4b51      	ldr	r3, [pc, #324]	; (8001960 <HAL_GPIO_Init+0x2c8>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	2201      	movs	r2, #1
 800181e:	4013      	ands	r3, r2
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001824:	4a4f      	ldr	r2, [pc, #316]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	3302      	adds	r3, #2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	589b      	ldr	r3, [r3, r2]
 8001830:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	2203      	movs	r2, #3
 8001836:	4013      	ands	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	220f      	movs	r2, #15
 800183c:	409a      	lsls	r2, r3
 800183e:	0013      	movs	r3, r2
 8001840:	43da      	mvns	r2, r3
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4013      	ands	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001848:	687a      	ldr	r2, [r7, #4]
 800184a:	2390      	movs	r3, #144	; 0x90
 800184c:	05db      	lsls	r3, r3, #23
 800184e:	429a      	cmp	r2, r3
 8001850:	d013      	beq.n	800187a <HAL_GPIO_Init+0x1e2>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a44      	ldr	r2, [pc, #272]	; (8001968 <HAL_GPIO_Init+0x2d0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d00d      	beq.n	8001876 <HAL_GPIO_Init+0x1de>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a43      	ldr	r2, [pc, #268]	; (800196c <HAL_GPIO_Init+0x2d4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d007      	beq.n	8001872 <HAL_GPIO_Init+0x1da>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a42      	ldr	r2, [pc, #264]	; (8001970 <HAL_GPIO_Init+0x2d8>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d101      	bne.n	800186e <HAL_GPIO_Init+0x1d6>
 800186a:	2303      	movs	r3, #3
 800186c:	e006      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 800186e:	2305      	movs	r3, #5
 8001870:	e004      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 8001872:	2302      	movs	r3, #2
 8001874:	e002      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 8001876:	2301      	movs	r3, #1
 8001878:	e000      	b.n	800187c <HAL_GPIO_Init+0x1e4>
 800187a:	2300      	movs	r3, #0
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	2103      	movs	r1, #3
 8001880:	400a      	ands	r2, r1
 8001882:	0092      	lsls	r2, r2, #2
 8001884:	4093      	lsls	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800188c:	4935      	ldr	r1, [pc, #212]	; (8001964 <HAL_GPIO_Init+0x2cc>)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	089b      	lsrs	r3, r3, #2
 8001892:	3302      	adds	r3, #2
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800189a:	4b36      	ldr	r3, [pc, #216]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	43da      	mvns	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685a      	ldr	r2, [r3, #4]
 80018ae:	2380      	movs	r3, #128	; 0x80
 80018b0:	035b      	lsls	r3, r3, #13
 80018b2:	4013      	ands	r3, r2
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018be:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80018c4:	4b2b      	ldr	r3, [pc, #172]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	43da      	mvns	r2, r3
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685a      	ldr	r2, [r3, #4]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	039b      	lsls	r3, r3, #14
 80018dc:	4013      	ands	r3, r2
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018e8:	4b22      	ldr	r3, [pc, #136]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80018ee:	4b21      	ldr	r3, [pc, #132]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	43da      	mvns	r2, r3
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4013      	ands	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685a      	ldr	r2, [r3, #4]
 8001902:	2380      	movs	r3, #128	; 0x80
 8001904:	029b      	lsls	r3, r3, #10
 8001906:	4013      	ands	r3, r2
 8001908:	d003      	beq.n	8001912 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4313      	orrs	r3, r2
 8001910:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001912:	4b18      	ldr	r3, [pc, #96]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001918:	4b16      	ldr	r3, [pc, #88]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	43da      	mvns	r2, r3
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	4013      	ands	r3, r2
 8001926:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	025b      	lsls	r3, r3, #9
 8001930:	4013      	ands	r3, r2
 8001932:	d003      	beq.n	800193c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	4313      	orrs	r3, r2
 800193a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800193c:	4b0d      	ldr	r3, [pc, #52]	; (8001974 <HAL_GPIO_Init+0x2dc>)
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	3301      	adds	r3, #1
 8001946:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	40da      	lsrs	r2, r3
 8001950:	1e13      	subs	r3, r2, #0
 8001952:	d000      	beq.n	8001956 <HAL_GPIO_Init+0x2be>
 8001954:	e6a8      	b.n	80016a8 <HAL_GPIO_Init+0x10>
  } 
}
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	46c0      	nop			; (mov r8, r8)
 800195a:	46bd      	mov	sp, r7
 800195c:	b006      	add	sp, #24
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40021000 	.word	0x40021000
 8001964:	40010000 	.word	0x40010000
 8001968:	48000400 	.word	0x48000400
 800196c:	48000800 	.word	0x48000800
 8001970:	48000c00 	.word	0x48000c00
 8001974:	40010400 	.word	0x40010400

08001978 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	000a      	movs	r2, r1
 8001982:	1cbb      	adds	r3, r7, #2
 8001984:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	1cba      	adds	r2, r7, #2
 800198c:	8812      	ldrh	r2, [r2, #0]
 800198e:	4013      	ands	r3, r2
 8001990:	d004      	beq.n	800199c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001992:	230f      	movs	r3, #15
 8001994:	18fb      	adds	r3, r7, r3
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
 800199a:	e003      	b.n	80019a4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800199c:	230f      	movs	r3, #15
 800199e:	18fb      	adds	r3, r7, r3
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80019a4:	230f      	movs	r3, #15
 80019a6:	18fb      	adds	r3, r7, r3
 80019a8:	781b      	ldrb	r3, [r3, #0]
  }
 80019aa:	0018      	movs	r0, r3
 80019ac:	46bd      	mov	sp, r7
 80019ae:	b004      	add	sp, #16
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b082      	sub	sp, #8
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	0008      	movs	r0, r1
 80019bc:	0011      	movs	r1, r2
 80019be:	1cbb      	adds	r3, r7, #2
 80019c0:	1c02      	adds	r2, r0, #0
 80019c2:	801a      	strh	r2, [r3, #0]
 80019c4:	1c7b      	adds	r3, r7, #1
 80019c6:	1c0a      	adds	r2, r1, #0
 80019c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ca:	1c7b      	adds	r3, r7, #1
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d004      	beq.n	80019dc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019d2:	1cbb      	adds	r3, r7, #2
 80019d4:	881a      	ldrh	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019da:	e003      	b.n	80019e4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019dc:	1cbb      	adds	r3, r7, #2
 80019de:	881a      	ldrh	r2, [r3, #0]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019e4:	46c0      	nop			; (mov r8, r8)
 80019e6:	46bd      	mov	sp, r7
 80019e8:	b002      	add	sp, #8
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b088      	sub	sp, #32
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d101      	bne.n	80019fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e301      	b.n	8002002 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	2201      	movs	r2, #1
 8001a04:	4013      	ands	r3, r2
 8001a06:	d100      	bne.n	8001a0a <HAL_RCC_OscConfig+0x1e>
 8001a08:	e08d      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a0a:	4bc3      	ldr	r3, [pc, #780]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	220c      	movs	r2, #12
 8001a10:	4013      	ands	r3, r2
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	d00e      	beq.n	8001a34 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a16:	4bc0      	ldr	r3, [pc, #768]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	220c      	movs	r2, #12
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	2b08      	cmp	r3, #8
 8001a20:	d116      	bne.n	8001a50 <HAL_RCC_OscConfig+0x64>
 8001a22:	4bbd      	ldr	r3, [pc, #756]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	2380      	movs	r3, #128	; 0x80
 8001a28:	025b      	lsls	r3, r3, #9
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	025b      	lsls	r3, r3, #9
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d10d      	bne.n	8001a50 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a34:	4bb8      	ldr	r3, [pc, #736]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	029b      	lsls	r3, r3, #10
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d100      	bne.n	8001a42 <HAL_RCC_OscConfig+0x56>
 8001a40:	e070      	b.n	8001b24 <HAL_RCC_OscConfig+0x138>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d000      	beq.n	8001a4c <HAL_RCC_OscConfig+0x60>
 8001a4a:	e06b      	b.n	8001b24 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e2d8      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d107      	bne.n	8001a68 <HAL_RCC_OscConfig+0x7c>
 8001a58:	4baf      	ldr	r3, [pc, #700]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4bae      	ldr	r3, [pc, #696]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a5e:	2180      	movs	r1, #128	; 0x80
 8001a60:	0249      	lsls	r1, r1, #9
 8001a62:	430a      	orrs	r2, r1
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	e02f      	b.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10c      	bne.n	8001a8a <HAL_RCC_OscConfig+0x9e>
 8001a70:	4ba9      	ldr	r3, [pc, #676]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4ba8      	ldr	r3, [pc, #672]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a76:	49a9      	ldr	r1, [pc, #676]	; (8001d1c <HAL_RCC_OscConfig+0x330>)
 8001a78:	400a      	ands	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]
 8001a7c:	4ba6      	ldr	r3, [pc, #664]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	4ba5      	ldr	r3, [pc, #660]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a82:	49a7      	ldr	r1, [pc, #668]	; (8001d20 <HAL_RCC_OscConfig+0x334>)
 8001a84:	400a      	ands	r2, r1
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e01e      	b.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b05      	cmp	r3, #5
 8001a90:	d10e      	bne.n	8001ab0 <HAL_RCC_OscConfig+0xc4>
 8001a92:	4ba1      	ldr	r3, [pc, #644]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	4ba0      	ldr	r3, [pc, #640]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001a98:	2180      	movs	r1, #128	; 0x80
 8001a9a:	02c9      	lsls	r1, r1, #11
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	4b9d      	ldr	r3, [pc, #628]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b9c      	ldr	r3, [pc, #624]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001aa6:	2180      	movs	r1, #128	; 0x80
 8001aa8:	0249      	lsls	r1, r1, #9
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	e00b      	b.n	8001ac8 <HAL_RCC_OscConfig+0xdc>
 8001ab0:	4b99      	ldr	r3, [pc, #612]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b98      	ldr	r3, [pc, #608]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001ab6:	4999      	ldr	r1, [pc, #612]	; (8001d1c <HAL_RCC_OscConfig+0x330>)
 8001ab8:	400a      	ands	r2, r1
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	4b96      	ldr	r3, [pc, #600]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b95      	ldr	r3, [pc, #596]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001ac2:	4997      	ldr	r1, [pc, #604]	; (8001d20 <HAL_RCC_OscConfig+0x334>)
 8001ac4:	400a      	ands	r2, r1
 8001ac6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d014      	beq.n	8001afa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad0:	f7ff fd00 	bl	80014d4 <HAL_GetTick>
 8001ad4:	0003      	movs	r3, r0
 8001ad6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ada:	f7ff fcfb 	bl	80014d4 <HAL_GetTick>
 8001ade:	0002      	movs	r2, r0
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b64      	cmp	r3, #100	; 0x64
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e28a      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aec:	4b8a      	ldr	r3, [pc, #552]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	029b      	lsls	r3, r3, #10
 8001af4:	4013      	ands	r3, r2
 8001af6:	d0f0      	beq.n	8001ada <HAL_RCC_OscConfig+0xee>
 8001af8:	e015      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afa:	f7ff fceb 	bl	80014d4 <HAL_GetTick>
 8001afe:	0003      	movs	r3, r0
 8001b00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b04:	f7ff fce6 	bl	80014d4 <HAL_GetTick>
 8001b08:	0002      	movs	r2, r0
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b64      	cmp	r3, #100	; 0x64
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e275      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b16:	4b80      	ldr	r3, [pc, #512]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	2380      	movs	r3, #128	; 0x80
 8001b1c:	029b      	lsls	r3, r3, #10
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d1f0      	bne.n	8001b04 <HAL_RCC_OscConfig+0x118>
 8001b22:	e000      	b.n	8001b26 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b24:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	d100      	bne.n	8001b32 <HAL_RCC_OscConfig+0x146>
 8001b30:	e069      	b.n	8001c06 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b32:	4b79      	ldr	r3, [pc, #484]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	220c      	movs	r2, #12
 8001b38:	4013      	ands	r3, r2
 8001b3a:	d00b      	beq.n	8001b54 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b3c:	4b76      	ldr	r3, [pc, #472]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	220c      	movs	r2, #12
 8001b42:	4013      	ands	r3, r2
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d11c      	bne.n	8001b82 <HAL_RCC_OscConfig+0x196>
 8001b48:	4b73      	ldr	r3, [pc, #460]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b4a:	685a      	ldr	r2, [r3, #4]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	4013      	ands	r3, r2
 8001b52:	d116      	bne.n	8001b82 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b54:	4b70      	ldr	r3, [pc, #448]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d005      	beq.n	8001b6a <HAL_RCC_OscConfig+0x17e>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d001      	beq.n	8001b6a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e24b      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6a:	4b6b      	ldr	r3, [pc, #428]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	22f8      	movs	r2, #248	; 0xf8
 8001b70:	4393      	bics	r3, r2
 8001b72:	0019      	movs	r1, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	00da      	lsls	r2, r3, #3
 8001b7a:	4b67      	ldr	r3, [pc, #412]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b80:	e041      	b.n	8001c06 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d024      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b8a:	4b63      	ldr	r3, [pc, #396]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4b62      	ldr	r3, [pc, #392]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001b90:	2101      	movs	r1, #1
 8001b92:	430a      	orrs	r2, r1
 8001b94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b96:	f7ff fc9d 	bl	80014d4 <HAL_GetTick>
 8001b9a:	0003      	movs	r3, r0
 8001b9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9e:	e008      	b.n	8001bb2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ba0:	f7ff fc98 	bl	80014d4 <HAL_GetTick>
 8001ba4:	0002      	movs	r2, r0
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e227      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb2:	4b59      	ldr	r3, [pc, #356]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2202      	movs	r2, #2
 8001bb8:	4013      	ands	r3, r2
 8001bba:	d0f1      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bbc:	4b56      	ldr	r3, [pc, #344]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	22f8      	movs	r2, #248	; 0xf8
 8001bc2:	4393      	bics	r3, r2
 8001bc4:	0019      	movs	r1, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	691b      	ldr	r3, [r3, #16]
 8001bca:	00da      	lsls	r2, r3, #3
 8001bcc:	4b52      	ldr	r3, [pc, #328]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	e018      	b.n	8001c06 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd4:	4b50      	ldr	r3, [pc, #320]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	4b4f      	ldr	r3, [pc, #316]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bda:	2101      	movs	r1, #1
 8001bdc:	438a      	bics	r2, r1
 8001bde:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be0:	f7ff fc78 	bl	80014d4 <HAL_GetTick>
 8001be4:	0003      	movs	r3, r0
 8001be6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be8:	e008      	b.n	8001bfc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bea:	f7ff fc73 	bl	80014d4 <HAL_GetTick>
 8001bee:	0002      	movs	r2, r0
 8001bf0:	69bb      	ldr	r3, [r7, #24]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d901      	bls.n	8001bfc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001bf8:	2303      	movs	r3, #3
 8001bfa:	e202      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bfc:	4b46      	ldr	r3, [pc, #280]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2202      	movs	r2, #2
 8001c02:	4013      	ands	r3, r2
 8001c04:	d1f1      	bne.n	8001bea <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2208      	movs	r2, #8
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d036      	beq.n	8001c7e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	69db      	ldr	r3, [r3, #28]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d019      	beq.n	8001c4c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c18:	4b3f      	ldr	r3, [pc, #252]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c1c:	4b3e      	ldr	r3, [pc, #248]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c1e:	2101      	movs	r1, #1
 8001c20:	430a      	orrs	r2, r1
 8001c22:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c24:	f7ff fc56 	bl	80014d4 <HAL_GetTick>
 8001c28:	0003      	movs	r3, r0
 8001c2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2c:	e008      	b.n	8001c40 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c2e:	f7ff fc51 	bl	80014d4 <HAL_GetTick>
 8001c32:	0002      	movs	r2, r0
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d901      	bls.n	8001c40 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e1e0      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c40:	4b35      	ldr	r3, [pc, #212]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c44:	2202      	movs	r2, #2
 8001c46:	4013      	ands	r3, r2
 8001c48:	d0f1      	beq.n	8001c2e <HAL_RCC_OscConfig+0x242>
 8001c4a:	e018      	b.n	8001c7e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c4c:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c50:	4b31      	ldr	r3, [pc, #196]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c52:	2101      	movs	r1, #1
 8001c54:	438a      	bics	r2, r1
 8001c56:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c58:	f7ff fc3c 	bl	80014d4 <HAL_GetTick>
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c62:	f7ff fc37 	bl	80014d4 <HAL_GetTick>
 8001c66:	0002      	movs	r2, r0
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e1c6      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c74:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c78:	2202      	movs	r2, #2
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d1f1      	bne.n	8001c62 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2204      	movs	r2, #4
 8001c84:	4013      	ands	r3, r2
 8001c86:	d100      	bne.n	8001c8a <HAL_RCC_OscConfig+0x29e>
 8001c88:	e0b4      	b.n	8001df4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c8a:	201f      	movs	r0, #31
 8001c8c:	183b      	adds	r3, r7, r0
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001c94:	69da      	ldr	r2, [r3, #28]
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	055b      	lsls	r3, r3, #21
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d110      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001ca0:	69da      	ldr	r2, [r3, #28]
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001ca4:	2180      	movs	r1, #128	; 0x80
 8001ca6:	0549      	lsls	r1, r1, #21
 8001ca8:	430a      	orrs	r2, r1
 8001caa:	61da      	str	r2, [r3, #28]
 8001cac:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001cae:	69da      	ldr	r2, [r3, #28]
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	055b      	lsls	r3, r3, #21
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001cba:	183b      	adds	r3, r7, r0
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc0:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <HAL_RCC_OscConfig+0x338>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d11a      	bne.n	8001d02 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <HAL_RCC_OscConfig+0x338>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <HAL_RCC_OscConfig+0x338>)
 8001cd2:	2180      	movs	r1, #128	; 0x80
 8001cd4:	0049      	lsls	r1, r1, #1
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cda:	f7ff fbfb 	bl	80014d4 <HAL_GetTick>
 8001cde:	0003      	movs	r3, r0
 8001ce0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce4:	f7ff fbf6 	bl	80014d4 <HAL_GetTick>
 8001ce8:	0002      	movs	r2, r0
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b64      	cmp	r3, #100	; 0x64
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e185      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <HAL_RCC_OscConfig+0x338>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d0f0      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d10e      	bne.n	8001d28 <HAL_RCC_OscConfig+0x33c>
 8001d0a:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001d0c:	6a1a      	ldr	r2, [r3, #32]
 8001d0e:	4b02      	ldr	r3, [pc, #8]	; (8001d18 <HAL_RCC_OscConfig+0x32c>)
 8001d10:	2101      	movs	r1, #1
 8001d12:	430a      	orrs	r2, r1
 8001d14:	621a      	str	r2, [r3, #32]
 8001d16:	e035      	b.n	8001d84 <HAL_RCC_OscConfig+0x398>
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	fffeffff 	.word	0xfffeffff
 8001d20:	fffbffff 	.word	0xfffbffff
 8001d24:	40007000 	.word	0x40007000
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10c      	bne.n	8001d4a <HAL_RCC_OscConfig+0x35e>
 8001d30:	4bb6      	ldr	r3, [pc, #728]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d32:	6a1a      	ldr	r2, [r3, #32]
 8001d34:	4bb5      	ldr	r3, [pc, #724]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d36:	2101      	movs	r1, #1
 8001d38:	438a      	bics	r2, r1
 8001d3a:	621a      	str	r2, [r3, #32]
 8001d3c:	4bb3      	ldr	r3, [pc, #716]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d3e:	6a1a      	ldr	r2, [r3, #32]
 8001d40:	4bb2      	ldr	r3, [pc, #712]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d42:	2104      	movs	r1, #4
 8001d44:	438a      	bics	r2, r1
 8001d46:	621a      	str	r2, [r3, #32]
 8001d48:	e01c      	b.n	8001d84 <HAL_RCC_OscConfig+0x398>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b05      	cmp	r3, #5
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x380>
 8001d52:	4bae      	ldr	r3, [pc, #696]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d54:	6a1a      	ldr	r2, [r3, #32]
 8001d56:	4bad      	ldr	r3, [pc, #692]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d58:	2104      	movs	r1, #4
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	621a      	str	r2, [r3, #32]
 8001d5e:	4bab      	ldr	r3, [pc, #684]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d60:	6a1a      	ldr	r2, [r3, #32]
 8001d62:	4baa      	ldr	r3, [pc, #680]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d64:	2101      	movs	r1, #1
 8001d66:	430a      	orrs	r2, r1
 8001d68:	621a      	str	r2, [r3, #32]
 8001d6a:	e00b      	b.n	8001d84 <HAL_RCC_OscConfig+0x398>
 8001d6c:	4ba7      	ldr	r3, [pc, #668]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d6e:	6a1a      	ldr	r2, [r3, #32]
 8001d70:	4ba6      	ldr	r3, [pc, #664]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d72:	2101      	movs	r1, #1
 8001d74:	438a      	bics	r2, r1
 8001d76:	621a      	str	r2, [r3, #32]
 8001d78:	4ba4      	ldr	r3, [pc, #656]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d7a:	6a1a      	ldr	r2, [r3, #32]
 8001d7c:	4ba3      	ldr	r3, [pc, #652]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001d7e:	2104      	movs	r1, #4
 8001d80:	438a      	bics	r2, r1
 8001d82:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d014      	beq.n	8001db6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d8c:	f7ff fba2 	bl	80014d4 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d94:	e009      	b.n	8001daa <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d96:	f7ff fb9d 	bl	80014d4 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	4a9b      	ldr	r2, [pc, #620]	; (8002010 <HAL_RCC_OscConfig+0x624>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e12b      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001daa:	4b98      	ldr	r3, [pc, #608]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	2202      	movs	r2, #2
 8001db0:	4013      	ands	r3, r2
 8001db2:	d0f0      	beq.n	8001d96 <HAL_RCC_OscConfig+0x3aa>
 8001db4:	e013      	b.n	8001dde <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db6:	f7ff fb8d 	bl	80014d4 <HAL_GetTick>
 8001dba:	0003      	movs	r3, r0
 8001dbc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dbe:	e009      	b.n	8001dd4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dc0:	f7ff fb88 	bl	80014d4 <HAL_GetTick>
 8001dc4:	0002      	movs	r2, r0
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	4a91      	ldr	r2, [pc, #580]	; (8002010 <HAL_RCC_OscConfig+0x624>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e116      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dd4:	4b8d      	ldr	r3, [pc, #564]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d1f0      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dde:	231f      	movs	r3, #31
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d105      	bne.n	8001df4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001de8:	4b88      	ldr	r3, [pc, #544]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001dea:	69da      	ldr	r2, [r3, #28]
 8001dec:	4b87      	ldr	r3, [pc, #540]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001dee:	4989      	ldr	r1, [pc, #548]	; (8002014 <HAL_RCC_OscConfig+0x628>)
 8001df0:	400a      	ands	r2, r1
 8001df2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2210      	movs	r2, #16
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d063      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d12a      	bne.n	8001e5c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e06:	4b81      	ldr	r3, [pc, #516]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e0a:	4b80      	ldr	r3, [pc, #512]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e0c:	2104      	movs	r1, #4
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e12:	4b7e      	ldr	r3, [pc, #504]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e16:	4b7d      	ldr	r3, [pc, #500]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e18:	2101      	movs	r1, #1
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fb59 	bl	80014d4 <HAL_GetTick>
 8001e22:	0003      	movs	r3, r0
 8001e24:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e28:	f7ff fb54 	bl	80014d4 <HAL_GetTick>
 8001e2c:	0002      	movs	r2, r0
 8001e2e:	69bb      	ldr	r3, [r7, #24]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e0e3      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e3a:	4b74      	ldr	r3, [pc, #464]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e3e:	2202      	movs	r2, #2
 8001e40:	4013      	ands	r3, r2
 8001e42:	d0f1      	beq.n	8001e28 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e44:	4b71      	ldr	r3, [pc, #452]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e48:	22f8      	movs	r2, #248	; 0xf8
 8001e4a:	4393      	bics	r3, r2
 8001e4c:	0019      	movs	r1, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	00da      	lsls	r2, r3, #3
 8001e54:	4b6d      	ldr	r3, [pc, #436]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e56:	430a      	orrs	r2, r1
 8001e58:	635a      	str	r2, [r3, #52]	; 0x34
 8001e5a:	e034      	b.n	8001ec6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	695b      	ldr	r3, [r3, #20]
 8001e60:	3305      	adds	r3, #5
 8001e62:	d111      	bne.n	8001e88 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e64:	4b69      	ldr	r3, [pc, #420]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e68:	4b68      	ldr	r3, [pc, #416]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e6a:	2104      	movs	r1, #4
 8001e6c:	438a      	bics	r2, r1
 8001e6e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e70:	4b66      	ldr	r3, [pc, #408]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e74:	22f8      	movs	r2, #248	; 0xf8
 8001e76:	4393      	bics	r3, r2
 8001e78:	0019      	movs	r1, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	00da      	lsls	r2, r3, #3
 8001e80:	4b62      	ldr	r3, [pc, #392]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e82:	430a      	orrs	r2, r1
 8001e84:	635a      	str	r2, [r3, #52]	; 0x34
 8001e86:	e01e      	b.n	8001ec6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e88:	4b60      	ldr	r3, [pc, #384]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e8c:	4b5f      	ldr	r3, [pc, #380]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	430a      	orrs	r2, r1
 8001e92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e94:	4b5d      	ldr	r3, [pc, #372]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e98:	4b5c      	ldr	r3, [pc, #368]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	438a      	bics	r2, r1
 8001e9e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea0:	f7ff fb18 	bl	80014d4 <HAL_GetTick>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ea8:	e008      	b.n	8001ebc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001eaa:	f7ff fb13 	bl	80014d4 <HAL_GetTick>
 8001eae:	0002      	movs	r2, r0
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e0a2      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ebc:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d1f1      	bne.n	8001eaa <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a1b      	ldr	r3, [r3, #32]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d100      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4e4>
 8001ece:	e097      	b.n	8002000 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ed0:	4b4e      	ldr	r3, [pc, #312]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	220c      	movs	r2, #12
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d100      	bne.n	8001ede <HAL_RCC_OscConfig+0x4f2>
 8001edc:	e06b      	b.n	8001fb6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d14c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee6:	4b49      	ldr	r3, [pc, #292]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4b48      	ldr	r3, [pc, #288]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001eec:	494a      	ldr	r1, [pc, #296]	; (8002018 <HAL_RCC_OscConfig+0x62c>)
 8001eee:	400a      	ands	r2, r1
 8001ef0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef2:	f7ff faef 	bl	80014d4 <HAL_GetTick>
 8001ef6:	0003      	movs	r3, r0
 8001ef8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001efc:	f7ff faea 	bl	80014d4 <HAL_GetTick>
 8001f00:	0002      	movs	r2, r0
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e079      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f0e:	4b3f      	ldr	r3, [pc, #252]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	; 0x80
 8001f14:	049b      	lsls	r3, r3, #18
 8001f16:	4013      	ands	r3, r2
 8001f18:	d1f0      	bne.n	8001efc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f1a:	4b3c      	ldr	r3, [pc, #240]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f1e:	220f      	movs	r2, #15
 8001f20:	4393      	bics	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f28:	4b38      	ldr	r3, [pc, #224]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f2e:	4b37      	ldr	r3, [pc, #220]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	4a3a      	ldr	r2, [pc, #232]	; (800201c <HAL_RCC_OscConfig+0x630>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	0019      	movs	r1, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f40:	431a      	orrs	r2, r3
 8001f42:	4b32      	ldr	r3, [pc, #200]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f44:	430a      	orrs	r2, r1
 8001f46:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b2f      	ldr	r3, [pc, #188]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f4e:	2180      	movs	r1, #128	; 0x80
 8001f50:	0449      	lsls	r1, r1, #17
 8001f52:	430a      	orrs	r2, r1
 8001f54:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f56:	f7ff fabd 	bl	80014d4 <HAL_GetTick>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f60:	f7ff fab8 	bl	80014d4 <HAL_GetTick>
 8001f64:	0002      	movs	r2, r0
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e047      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f72:	4b26      	ldr	r3, [pc, #152]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	2380      	movs	r3, #128	; 0x80
 8001f78:	049b      	lsls	r3, r3, #18
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCC_OscConfig+0x574>
 8001f7e:	e03f      	b.n	8002000 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f80:	4b22      	ldr	r3, [pc, #136]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	4b21      	ldr	r3, [pc, #132]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001f86:	4924      	ldr	r1, [pc, #144]	; (8002018 <HAL_RCC_OscConfig+0x62c>)
 8001f88:	400a      	ands	r2, r1
 8001f8a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff faa2 	bl	80014d4 <HAL_GetTick>
 8001f90:	0003      	movs	r3, r0
 8001f92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f96:	f7ff fa9d 	bl	80014d4 <HAL_GetTick>
 8001f9a:	0002      	movs	r2, r0
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e02c      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fa8:	4b18      	ldr	r3, [pc, #96]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	049b      	lsls	r3, r3, #18
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d1f0      	bne.n	8001f96 <HAL_RCC_OscConfig+0x5aa>
 8001fb4:	e024      	b.n	8002000 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d101      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e01f      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001fc2:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001fc8:	4b10      	ldr	r3, [pc, #64]	; (800200c <HAL_RCC_OscConfig+0x620>)
 8001fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fcc:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	2380      	movs	r3, #128	; 0x80
 8001fd2:	025b      	lsls	r3, r3, #9
 8001fd4:	401a      	ands	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d10e      	bne.n	8001ffc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	220f      	movs	r2, #15
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d107      	bne.n	8001ffc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	23f0      	movs	r3, #240	; 0xf0
 8001ff0:	039b      	lsls	r3, r3, #14
 8001ff2:	401a      	ands	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d001      	beq.n	8002000 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e000      	b.n	8002002 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002000:	2300      	movs	r3, #0
}
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b008      	add	sp, #32
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	40021000 	.word	0x40021000
 8002010:	00001388 	.word	0x00001388
 8002014:	efffffff 	.word	0xefffffff
 8002018:	feffffff 	.word	0xfeffffff
 800201c:	ffc2ffff 	.word	0xffc2ffff

08002020 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e0b3      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002034:	4b5b      	ldr	r3, [pc, #364]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2201      	movs	r2, #1
 800203a:	4013      	ands	r3, r2
 800203c:	683a      	ldr	r2, [r7, #0]
 800203e:	429a      	cmp	r2, r3
 8002040:	d911      	bls.n	8002066 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002042:	4b58      	ldr	r3, [pc, #352]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2201      	movs	r2, #1
 8002048:	4393      	bics	r3, r2
 800204a:	0019      	movs	r1, r3
 800204c:	4b55      	ldr	r3, [pc, #340]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 800204e:	683a      	ldr	r2, [r7, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002054:	4b53      	ldr	r3, [pc, #332]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2201      	movs	r2, #1
 800205a:	4013      	ands	r3, r2
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	429a      	cmp	r2, r3
 8002060:	d001      	beq.n	8002066 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e09a      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2202      	movs	r2, #2
 800206c:	4013      	ands	r3, r2
 800206e:	d015      	beq.n	800209c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2204      	movs	r2, #4
 8002076:	4013      	ands	r3, r2
 8002078:	d006      	beq.n	8002088 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800207a:	4b4b      	ldr	r3, [pc, #300]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	4b4a      	ldr	r3, [pc, #296]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002080:	21e0      	movs	r1, #224	; 0xe0
 8002082:	00c9      	lsls	r1, r1, #3
 8002084:	430a      	orrs	r2, r1
 8002086:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002088:	4b47      	ldr	r3, [pc, #284]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	22f0      	movs	r2, #240	; 0xf0
 800208e:	4393      	bics	r3, r2
 8002090:	0019      	movs	r1, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	4b44      	ldr	r3, [pc, #272]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002098:	430a      	orrs	r2, r1
 800209a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	2201      	movs	r2, #1
 80020a2:	4013      	ands	r3, r2
 80020a4:	d040      	beq.n	8002128 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d107      	bne.n	80020be <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ae:	4b3e      	ldr	r3, [pc, #248]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	2380      	movs	r3, #128	; 0x80
 80020b4:	029b      	lsls	r3, r3, #10
 80020b6:	4013      	ands	r3, r2
 80020b8:	d114      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e06e      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c6:	4b38      	ldr	r3, [pc, #224]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	2380      	movs	r3, #128	; 0x80
 80020cc:	049b      	lsls	r3, r3, #18
 80020ce:	4013      	ands	r3, r2
 80020d0:	d108      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e062      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d6:	4b34      	ldr	r3, [pc, #208]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2202      	movs	r2, #2
 80020dc:	4013      	ands	r3, r2
 80020de:	d101      	bne.n	80020e4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e05b      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e4:	4b30      	ldr	r3, [pc, #192]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	2203      	movs	r2, #3
 80020ea:	4393      	bics	r3, r2
 80020ec:	0019      	movs	r1, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4b2d      	ldr	r3, [pc, #180]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 80020f4:	430a      	orrs	r2, r1
 80020f6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020f8:	f7ff f9ec 	bl	80014d4 <HAL_GetTick>
 80020fc:	0003      	movs	r3, r0
 80020fe:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002100:	e009      	b.n	8002116 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002102:	f7ff f9e7 	bl	80014d4 <HAL_GetTick>
 8002106:	0002      	movs	r2, r0
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	4a27      	ldr	r2, [pc, #156]	; (80021ac <HAL_RCC_ClockConfig+0x18c>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e042      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002116:	4b24      	ldr	r3, [pc, #144]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	220c      	movs	r2, #12
 800211c:	401a      	ands	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	429a      	cmp	r2, r3
 8002126:	d1ec      	bne.n	8002102 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002128:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2201      	movs	r2, #1
 800212e:	4013      	ands	r3, r2
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	429a      	cmp	r2, r3
 8002134:	d211      	bcs.n	800215a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002136:	4b1b      	ldr	r3, [pc, #108]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2201      	movs	r2, #1
 800213c:	4393      	bics	r3, r2
 800213e:	0019      	movs	r1, r3
 8002140:	4b18      	ldr	r3, [pc, #96]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002148:	4b16      	ldr	r3, [pc, #88]	; (80021a4 <HAL_RCC_ClockConfig+0x184>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2201      	movs	r2, #1
 800214e:	4013      	ands	r3, r2
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	429a      	cmp	r2, r3
 8002154:	d001      	beq.n	800215a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e020      	b.n	800219c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2204      	movs	r2, #4
 8002160:	4013      	ands	r3, r2
 8002162:	d009      	beq.n	8002178 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002164:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	4a11      	ldr	r2, [pc, #68]	; (80021b0 <HAL_RCC_ClockConfig+0x190>)
 800216a:	4013      	ands	r3, r2
 800216c:	0019      	movs	r1, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002174:	430a      	orrs	r2, r1
 8002176:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002178:	f000 f820 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 800217c:	0001      	movs	r1, r0
 800217e:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <HAL_RCC_ClockConfig+0x188>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	091b      	lsrs	r3, r3, #4
 8002184:	220f      	movs	r2, #15
 8002186:	4013      	ands	r3, r2
 8002188:	4a0a      	ldr	r2, [pc, #40]	; (80021b4 <HAL_RCC_ClockConfig+0x194>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	000a      	movs	r2, r1
 800218e:	40da      	lsrs	r2, r3
 8002190:	4b09      	ldr	r3, [pc, #36]	; (80021b8 <HAL_RCC_ClockConfig+0x198>)
 8002192:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002194:	2003      	movs	r0, #3
 8002196:	f7ff f957 	bl	8001448 <HAL_InitTick>
  
  return HAL_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	0018      	movs	r0, r3
 800219e:	46bd      	mov	sp, r7
 80021a0:	b004      	add	sp, #16
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40022000 	.word	0x40022000
 80021a8:	40021000 	.word	0x40021000
 80021ac:	00001388 	.word	0x00001388
 80021b0:	fffff8ff 	.word	0xfffff8ff
 80021b4:	08003a40 	.word	0x08003a40
 80021b8:	20000000 	.word	0x20000000

080021bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
 80021ce:	2300      	movs	r3, #0
 80021d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80021d6:	4b20      	ldr	r3, [pc, #128]	; (8002258 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	220c      	movs	r2, #12
 80021e0:	4013      	ands	r3, r2
 80021e2:	2b04      	cmp	r3, #4
 80021e4:	d002      	beq.n	80021ec <HAL_RCC_GetSysClockFreq+0x30>
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d003      	beq.n	80021f2 <HAL_RCC_GetSysClockFreq+0x36>
 80021ea:	e02c      	b.n	8002246 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021ec:	4b1b      	ldr	r3, [pc, #108]	; (800225c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021ee:	613b      	str	r3, [r7, #16]
      break;
 80021f0:	e02c      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	0c9b      	lsrs	r3, r3, #18
 80021f6:	220f      	movs	r2, #15
 80021f8:	4013      	ands	r3, r2
 80021fa:	4a19      	ldr	r2, [pc, #100]	; (8002260 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
 80021fe:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002200:	4b15      	ldr	r3, [pc, #84]	; (8002258 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002204:	220f      	movs	r2, #15
 8002206:	4013      	ands	r3, r2
 8002208:	4a16      	ldr	r2, [pc, #88]	; (8002264 <HAL_RCC_GetSysClockFreq+0xa8>)
 800220a:	5cd3      	ldrb	r3, [r2, r3]
 800220c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800220e:	68fa      	ldr	r2, [r7, #12]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	025b      	lsls	r3, r3, #9
 8002214:	4013      	ands	r3, r2
 8002216:	d009      	beq.n	800222c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002218:	68b9      	ldr	r1, [r7, #8]
 800221a:	4810      	ldr	r0, [pc, #64]	; (800225c <HAL_RCC_GetSysClockFreq+0xa0>)
 800221c:	f7fd ff7e 	bl	800011c <__udivsi3>
 8002220:	0003      	movs	r3, r0
 8002222:	001a      	movs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4353      	muls	r3, r2
 8002228:	617b      	str	r3, [r7, #20]
 800222a:	e009      	b.n	8002240 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	000a      	movs	r2, r1
 8002230:	0152      	lsls	r2, r2, #5
 8002232:	1a52      	subs	r2, r2, r1
 8002234:	0193      	lsls	r3, r2, #6
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	185b      	adds	r3, r3, r1
 800223c:	021b      	lsls	r3, r3, #8
 800223e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	613b      	str	r3, [r7, #16]
      break;
 8002244:	e002      	b.n	800224c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002246:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002248:	613b      	str	r3, [r7, #16]
      break;
 800224a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800224c:	693b      	ldr	r3, [r7, #16]
}
 800224e:	0018      	movs	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	b006      	add	sp, #24
 8002254:	bd80      	pop	{r7, pc}
 8002256:	46c0      	nop			; (mov r8, r8)
 8002258:	40021000 	.word	0x40021000
 800225c:	007a1200 	.word	0x007a1200
 8002260:	08003a58 	.word	0x08003a58
 8002264:	08003a68 	.word	0x08003a68

08002268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800226c:	4b02      	ldr	r3, [pc, #8]	; (8002278 <HAL_RCC_GetHCLKFreq+0x10>)
 800226e:	681b      	ldr	r3, [r3, #0]
}
 8002270:	0018      	movs	r0, r3
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	20000000 	.word	0x20000000

0800227c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002280:	f7ff fff2 	bl	8002268 <HAL_RCC_GetHCLKFreq>
 8002284:	0001      	movs	r1, r0
 8002286:	4b06      	ldr	r3, [pc, #24]	; (80022a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	2207      	movs	r2, #7
 800228e:	4013      	ands	r3, r2
 8002290:	4a04      	ldr	r2, [pc, #16]	; (80022a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002292:	5cd3      	ldrb	r3, [r2, r3]
 8002294:	40d9      	lsrs	r1, r3
 8002296:	000b      	movs	r3, r1
}    
 8002298:	0018      	movs	r0, r3
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	40021000 	.word	0x40021000
 80022a4:	08003a50 	.word	0x08003a50

080022a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e042      	b.n	8002340 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	223d      	movs	r2, #61	; 0x3d
 80022be:	5c9b      	ldrb	r3, [r3, r2]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d107      	bne.n	80022d6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	223c      	movs	r2, #60	; 0x3c
 80022ca:	2100      	movs	r1, #0
 80022cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0018      	movs	r0, r3
 80022d2:	f7fe ffbd 	bl	8001250 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	223d      	movs	r2, #61	; 0x3d
 80022da:	2102      	movs	r1, #2
 80022dc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3304      	adds	r3, #4
 80022e6:	0019      	movs	r1, r3
 80022e8:	0010      	movs	r0, r2
 80022ea:	f000 f901 	bl	80024f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2246      	movs	r2, #70	; 0x46
 80022f2:	2101      	movs	r1, #1
 80022f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	223e      	movs	r2, #62	; 0x3e
 80022fa:	2101      	movs	r1, #1
 80022fc:	5499      	strb	r1, [r3, r2]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	223f      	movs	r2, #63	; 0x3f
 8002302:	2101      	movs	r1, #1
 8002304:	5499      	strb	r1, [r3, r2]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2240      	movs	r2, #64	; 0x40
 800230a:	2101      	movs	r1, #1
 800230c:	5499      	strb	r1, [r3, r2]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2241      	movs	r2, #65	; 0x41
 8002312:	2101      	movs	r1, #1
 8002314:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2242      	movs	r2, #66	; 0x42
 800231a:	2101      	movs	r1, #1
 800231c:	5499      	strb	r1, [r3, r2]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2243      	movs	r2, #67	; 0x43
 8002322:	2101      	movs	r1, #1
 8002324:	5499      	strb	r1, [r3, r2]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2244      	movs	r2, #68	; 0x44
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2245      	movs	r2, #69	; 0x45
 8002332:	2101      	movs	r1, #1
 8002334:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	223d      	movs	r2, #61	; 0x3d
 800233a:	2101      	movs	r1, #1
 800233c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	0018      	movs	r0, r3
 8002342:	46bd      	mov	sp, r7
 8002344:	b002      	add	sp, #8
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002352:	230f      	movs	r3, #15
 8002354:	18fb      	adds	r3, r7, r3
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	223c      	movs	r2, #60	; 0x3c
 800235e:	5c9b      	ldrb	r3, [r3, r2]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d101      	bne.n	8002368 <HAL_TIM_ConfigClockSource+0x20>
 8002364:	2302      	movs	r3, #2
 8002366:	e0bc      	b.n	80024e2 <HAL_TIM_ConfigClockSource+0x19a>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	223c      	movs	r2, #60	; 0x3c
 800236c:	2101      	movs	r1, #1
 800236e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	223d      	movs	r2, #61	; 0x3d
 8002374:	2102      	movs	r1, #2
 8002376:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2277      	movs	r2, #119	; 0x77
 8002384:	4393      	bics	r3, r2
 8002386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	4a58      	ldr	r2, [pc, #352]	; (80024ec <HAL_TIM_ConfigClockSource+0x1a4>)
 800238c:	4013      	ands	r3, r2
 800238e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	68ba      	ldr	r2, [r7, #8]
 8002396:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2280      	movs	r2, #128	; 0x80
 800239e:	0192      	lsls	r2, r2, #6
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d040      	beq.n	8002426 <HAL_TIM_ConfigClockSource+0xde>
 80023a4:	2280      	movs	r2, #128	; 0x80
 80023a6:	0192      	lsls	r2, r2, #6
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d900      	bls.n	80023ae <HAL_TIM_ConfigClockSource+0x66>
 80023ac:	e088      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023ae:	2280      	movs	r2, #128	; 0x80
 80023b0:	0152      	lsls	r2, r2, #5
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d100      	bne.n	80023b8 <HAL_TIM_ConfigClockSource+0x70>
 80023b6:	e088      	b.n	80024ca <HAL_TIM_ConfigClockSource+0x182>
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	0152      	lsls	r2, r2, #5
 80023bc:	4293      	cmp	r3, r2
 80023be:	d900      	bls.n	80023c2 <HAL_TIM_ConfigClockSource+0x7a>
 80023c0:	e07e      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023c2:	2b70      	cmp	r3, #112	; 0x70
 80023c4:	d018      	beq.n	80023f8 <HAL_TIM_ConfigClockSource+0xb0>
 80023c6:	d900      	bls.n	80023ca <HAL_TIM_ConfigClockSource+0x82>
 80023c8:	e07a      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023ca:	2b60      	cmp	r3, #96	; 0x60
 80023cc:	d04f      	beq.n	800246e <HAL_TIM_ConfigClockSource+0x126>
 80023ce:	d900      	bls.n	80023d2 <HAL_TIM_ConfigClockSource+0x8a>
 80023d0:	e076      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023d2:	2b50      	cmp	r3, #80	; 0x50
 80023d4:	d03b      	beq.n	800244e <HAL_TIM_ConfigClockSource+0x106>
 80023d6:	d900      	bls.n	80023da <HAL_TIM_ConfigClockSource+0x92>
 80023d8:	e072      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023da:	2b40      	cmp	r3, #64	; 0x40
 80023dc:	d057      	beq.n	800248e <HAL_TIM_ConfigClockSource+0x146>
 80023de:	d900      	bls.n	80023e2 <HAL_TIM_ConfigClockSource+0x9a>
 80023e0:	e06e      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023e2:	2b30      	cmp	r3, #48	; 0x30
 80023e4:	d063      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x166>
 80023e6:	d86b      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d060      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x166>
 80023ec:	d868      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d05d      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x166>
 80023f2:	2b10      	cmp	r3, #16
 80023f4:	d05b      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x166>
 80023f6:	e063      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6818      	ldr	r0, [r3, #0]
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	6899      	ldr	r1, [r3, #8]
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f000 f962 	bl	80026d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	2277      	movs	r2, #119	; 0x77
 8002418:	4313      	orrs	r3, r2
 800241a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	609a      	str	r2, [r3, #8]
      break;
 8002424:	e052      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	6899      	ldr	r1, [r3, #8]
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f000 f94b 	bl	80026d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2180      	movs	r1, #128	; 0x80
 8002446:	01c9      	lsls	r1, r1, #7
 8002448:	430a      	orrs	r2, r1
 800244a:	609a      	str	r2, [r3, #8]
      break;
 800244c:	e03e      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6818      	ldr	r0, [r3, #0]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	6859      	ldr	r1, [r3, #4]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	001a      	movs	r2, r3
 800245c:	f000 f8be 	bl	80025dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2150      	movs	r1, #80	; 0x50
 8002466:	0018      	movs	r0, r3
 8002468:	f000 f918 	bl	800269c <TIM_ITRx_SetConfig>
      break;
 800246c:	e02e      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6859      	ldr	r1, [r3, #4]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	001a      	movs	r2, r3
 800247c:	f000 f8dc 	bl	8002638 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2160      	movs	r1, #96	; 0x60
 8002486:	0018      	movs	r0, r3
 8002488:	f000 f908 	bl	800269c <TIM_ITRx_SetConfig>
      break;
 800248c:	e01e      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6818      	ldr	r0, [r3, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	001a      	movs	r2, r3
 800249c:	f000 f89e 	bl	80025dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2140      	movs	r1, #64	; 0x40
 80024a6:	0018      	movs	r0, r3
 80024a8:	f000 f8f8 	bl	800269c <TIM_ITRx_SetConfig>
      break;
 80024ac:	e00e      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	0019      	movs	r1, r3
 80024b8:	0010      	movs	r0, r2
 80024ba:	f000 f8ef 	bl	800269c <TIM_ITRx_SetConfig>
      break;
 80024be:	e005      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80024c0:	230f      	movs	r3, #15
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	2201      	movs	r2, #1
 80024c6:	701a      	strb	r2, [r3, #0]
      break;
 80024c8:	e000      	b.n	80024cc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80024ca:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	223d      	movs	r2, #61	; 0x3d
 80024d0:	2101      	movs	r1, #1
 80024d2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	223c      	movs	r2, #60	; 0x3c
 80024d8:	2100      	movs	r1, #0
 80024da:	5499      	strb	r1, [r3, r2]

  return status;
 80024dc:	230f      	movs	r3, #15
 80024de:	18fb      	adds	r3, r7, r3
 80024e0:	781b      	ldrb	r3, [r3, #0]
}
 80024e2:	0018      	movs	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	b004      	add	sp, #16
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	46c0      	nop			; (mov r8, r8)
 80024ec:	ffff00ff 	.word	0xffff00ff

080024f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	4a2f      	ldr	r2, [pc, #188]	; (80025c0 <TIM_Base_SetConfig+0xd0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d003      	beq.n	8002510 <TIM_Base_SetConfig+0x20>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	4a2e      	ldr	r2, [pc, #184]	; (80025c4 <TIM_Base_SetConfig+0xd4>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d108      	bne.n	8002522 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2270      	movs	r2, #112	; 0x70
 8002514:	4393      	bics	r3, r2
 8002516:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	4313      	orrs	r3, r2
 8002520:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a26      	ldr	r2, [pc, #152]	; (80025c0 <TIM_Base_SetConfig+0xd0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d013      	beq.n	8002552 <TIM_Base_SetConfig+0x62>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a25      	ldr	r2, [pc, #148]	; (80025c4 <TIM_Base_SetConfig+0xd4>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00f      	beq.n	8002552 <TIM_Base_SetConfig+0x62>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a24      	ldr	r2, [pc, #144]	; (80025c8 <TIM_Base_SetConfig+0xd8>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d00b      	beq.n	8002552 <TIM_Base_SetConfig+0x62>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a23      	ldr	r2, [pc, #140]	; (80025cc <TIM_Base_SetConfig+0xdc>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d007      	beq.n	8002552 <TIM_Base_SetConfig+0x62>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a22      	ldr	r2, [pc, #136]	; (80025d0 <TIM_Base_SetConfig+0xe0>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d003      	beq.n	8002552 <TIM_Base_SetConfig+0x62>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a21      	ldr	r2, [pc, #132]	; (80025d4 <TIM_Base_SetConfig+0xe4>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d108      	bne.n	8002564 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4a20      	ldr	r2, [pc, #128]	; (80025d8 <TIM_Base_SetConfig+0xe8>)
 8002556:	4013      	ands	r3, r2
 8002558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2280      	movs	r2, #128	; 0x80
 8002568:	4393      	bics	r3, r2
 800256a:	001a      	movs	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	4313      	orrs	r3, r2
 8002572:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a0c      	ldr	r2, [pc, #48]	; (80025c0 <TIM_Base_SetConfig+0xd0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d00b      	beq.n	80025aa <TIM_Base_SetConfig+0xba>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a0d      	ldr	r2, [pc, #52]	; (80025cc <TIM_Base_SetConfig+0xdc>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d007      	beq.n	80025aa <TIM_Base_SetConfig+0xba>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a0c      	ldr	r2, [pc, #48]	; (80025d0 <TIM_Base_SetConfig+0xe0>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d003      	beq.n	80025aa <TIM_Base_SetConfig+0xba>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a0b      	ldr	r2, [pc, #44]	; (80025d4 <TIM_Base_SetConfig+0xe4>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d103      	bne.n	80025b2 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691a      	ldr	r2, [r3, #16]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	615a      	str	r2, [r3, #20]
}
 80025b8:	46c0      	nop			; (mov r8, r8)
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b004      	add	sp, #16
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40012c00 	.word	0x40012c00
 80025c4:	40000400 	.word	0x40000400
 80025c8:	40002000 	.word	0x40002000
 80025cc:	40014000 	.word	0x40014000
 80025d0:	40014400 	.word	0x40014400
 80025d4:	40014800 	.word	0x40014800
 80025d8:	fffffcff 	.word	0xfffffcff

080025dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a1b      	ldr	r3, [r3, #32]
 80025ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	2201      	movs	r2, #1
 80025f4:	4393      	bics	r3, r2
 80025f6:	001a      	movs	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	22f0      	movs	r2, #240	; 0xf0
 8002606:	4393      	bics	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	011b      	lsls	r3, r3, #4
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	220a      	movs	r2, #10
 8002618:	4393      	bics	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	4313      	orrs	r3, r2
 8002622:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	697a      	ldr	r2, [r7, #20]
 800262e:	621a      	str	r2, [r3, #32]
}
 8002630:	46c0      	nop			; (mov r8, r8)
 8002632:	46bd      	mov	sp, r7
 8002634:	b006      	add	sp, #24
 8002636:	bd80      	pop	{r7, pc}

08002638 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b086      	sub	sp, #24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	2210      	movs	r2, #16
 800264a:	4393      	bics	r3, r2
 800264c:	001a      	movs	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	4a0d      	ldr	r2, [pc, #52]	; (8002698 <TIM_TI2_ConfigInputStage+0x60>)
 8002662:	4013      	ands	r3, r2
 8002664:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	031b      	lsls	r3, r3, #12
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	4313      	orrs	r3, r2
 800266e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	22a0      	movs	r2, #160	; 0xa0
 8002674:	4393      	bics	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	621a      	str	r2, [r3, #32]
}
 800268e:	46c0      	nop			; (mov r8, r8)
 8002690:	46bd      	mov	sp, r7
 8002692:	b006      	add	sp, #24
 8002694:	bd80      	pop	{r7, pc}
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	ffff0fff 	.word	0xffff0fff

0800269c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2270      	movs	r2, #112	; 0x70
 80026b0:	4393      	bics	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	2207      	movs	r2, #7
 80026bc:	4313      	orrs	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	609a      	str	r2, [r3, #8]
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b004      	add	sp, #16
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]
 80026dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	4a09      	ldr	r2, [pc, #36]	; (800270c <TIM_ETR_SetConfig+0x3c>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	021a      	lsls	r2, r3, #8
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	609a      	str	r2, [r3, #8]
}
 8002704:	46c0      	nop			; (mov r8, r8)
 8002706:	46bd      	mov	sp, r7
 8002708:	b006      	add	sp, #24
 800270a:	bd80      	pop	{r7, pc}
 800270c:	ffff00ff 	.word	0xffff00ff

08002710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	223c      	movs	r2, #60	; 0x3c
 800271e:	5c9b      	ldrb	r3, [r3, r2]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d101      	bne.n	8002728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002724:	2302      	movs	r3, #2
 8002726:	e041      	b.n	80027ac <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	223c      	movs	r2, #60	; 0x3c
 800272c:	2101      	movs	r1, #1
 800272e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	223d      	movs	r2, #61	; 0x3d
 8002734:	2102      	movs	r1, #2
 8002736:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2270      	movs	r2, #112	; 0x70
 800274c:	4393      	bics	r3, r2
 800274e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68fa      	ldr	r2, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a13      	ldr	r2, [pc, #76]	; (80027b4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d009      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a11      	ldr	r2, [pc, #68]	; (80027b8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d004      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a10      	ldr	r2, [pc, #64]	; (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d10c      	bne.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2280      	movs	r2, #128	; 0x80
 8002784:	4393      	bics	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	4313      	orrs	r3, r2
 8002790:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	223d      	movs	r2, #61	; 0x3d
 800279e:	2101      	movs	r1, #1
 80027a0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	223c      	movs	r2, #60	; 0x3c
 80027a6:	2100      	movs	r1, #0
 80027a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	0018      	movs	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	b004      	add	sp, #16
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40012c00 	.word	0x40012c00
 80027b8:	40000400 	.word	0x40000400
 80027bc:	40014000 	.word	0x40014000

080027c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e044      	b.n	800285c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d107      	bne.n	80027ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2278      	movs	r2, #120	; 0x78
 80027de:	2100      	movs	r1, #0
 80027e0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	0018      	movs	r0, r3
 80027e6:	f7fe fd51 	bl	800128c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2224      	movs	r2, #36	; 0x24
 80027ee:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2101      	movs	r1, #1
 80027fc:	438a      	bics	r2, r1
 80027fe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	0018      	movs	r0, r3
 8002804:	f000 f830 	bl	8002868 <UART_SetConfig>
 8002808:	0003      	movs	r3, r0
 800280a:	2b01      	cmp	r3, #1
 800280c:	d101      	bne.n	8002812 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	e024      	b.n	800285c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002816:	2b00      	cmp	r3, #0
 8002818:	d003      	beq.n	8002822 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	0018      	movs	r0, r3
 800281e:	f000 f963 	bl	8002ae8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	490d      	ldr	r1, [pc, #52]	; (8002864 <HAL_UART_Init+0xa4>)
 800282e:	400a      	ands	r2, r1
 8002830:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2108      	movs	r1, #8
 800283e:	438a      	bics	r2, r1
 8002840:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2101      	movs	r1, #1
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	0018      	movs	r0, r3
 8002856:	f000 f9fb 	bl	8002c50 <UART_CheckIdleState>
 800285a:	0003      	movs	r3, r0
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	b002      	add	sp, #8
 8002862:	bd80      	pop	{r7, pc}
 8002864:	fffff7ff 	.word	0xfffff7ff

08002868 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b088      	sub	sp, #32
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002870:	231e      	movs	r3, #30
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	431a      	orrs	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a8d      	ldr	r2, [pc, #564]	; (8002acc <UART_SetConfig+0x264>)
 8002898:	4013      	ands	r3, r2
 800289a:	0019      	movs	r1, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a88      	ldr	r2, [pc, #544]	; (8002ad0 <UART_SetConfig+0x268>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68da      	ldr	r2, [r3, #12]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	4a7f      	ldr	r2, [pc, #508]	; (8002ad4 <UART_SetConfig+0x26c>)
 80028d6:	4013      	ands	r3, r2
 80028d8:	0019      	movs	r1, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a7b      	ldr	r2, [pc, #492]	; (8002ad8 <UART_SetConfig+0x270>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d127      	bne.n	800293e <UART_SetConfig+0xd6>
 80028ee:	4b7b      	ldr	r3, [pc, #492]	; (8002adc <UART_SetConfig+0x274>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	2203      	movs	r2, #3
 80028f4:	4013      	ands	r3, r2
 80028f6:	2b03      	cmp	r3, #3
 80028f8:	d00d      	beq.n	8002916 <UART_SetConfig+0xae>
 80028fa:	d81b      	bhi.n	8002934 <UART_SetConfig+0xcc>
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d014      	beq.n	800292a <UART_SetConfig+0xc2>
 8002900:	d818      	bhi.n	8002934 <UART_SetConfig+0xcc>
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <UART_SetConfig+0xa4>
 8002906:	2b01      	cmp	r3, #1
 8002908:	d00a      	beq.n	8002920 <UART_SetConfig+0xb8>
 800290a:	e013      	b.n	8002934 <UART_SetConfig+0xcc>
 800290c:	231f      	movs	r3, #31
 800290e:	18fb      	adds	r3, r7, r3
 8002910:	2200      	movs	r2, #0
 8002912:	701a      	strb	r2, [r3, #0]
 8002914:	e021      	b.n	800295a <UART_SetConfig+0xf2>
 8002916:	231f      	movs	r3, #31
 8002918:	18fb      	adds	r3, r7, r3
 800291a:	2202      	movs	r2, #2
 800291c:	701a      	strb	r2, [r3, #0]
 800291e:	e01c      	b.n	800295a <UART_SetConfig+0xf2>
 8002920:	231f      	movs	r3, #31
 8002922:	18fb      	adds	r3, r7, r3
 8002924:	2204      	movs	r2, #4
 8002926:	701a      	strb	r2, [r3, #0]
 8002928:	e017      	b.n	800295a <UART_SetConfig+0xf2>
 800292a:	231f      	movs	r3, #31
 800292c:	18fb      	adds	r3, r7, r3
 800292e:	2208      	movs	r2, #8
 8002930:	701a      	strb	r2, [r3, #0]
 8002932:	e012      	b.n	800295a <UART_SetConfig+0xf2>
 8002934:	231f      	movs	r3, #31
 8002936:	18fb      	adds	r3, r7, r3
 8002938:	2210      	movs	r2, #16
 800293a:	701a      	strb	r2, [r3, #0]
 800293c:	e00d      	b.n	800295a <UART_SetConfig+0xf2>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a67      	ldr	r2, [pc, #412]	; (8002ae0 <UART_SetConfig+0x278>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d104      	bne.n	8002952 <UART_SetConfig+0xea>
 8002948:	231f      	movs	r3, #31
 800294a:	18fb      	adds	r3, r7, r3
 800294c:	2200      	movs	r2, #0
 800294e:	701a      	strb	r2, [r3, #0]
 8002950:	e003      	b.n	800295a <UART_SetConfig+0xf2>
 8002952:	231f      	movs	r3, #31
 8002954:	18fb      	adds	r3, r7, r3
 8002956:	2210      	movs	r2, #16
 8002958:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69da      	ldr	r2, [r3, #28]
 800295e:	2380      	movs	r3, #128	; 0x80
 8002960:	021b      	lsls	r3, r3, #8
 8002962:	429a      	cmp	r2, r3
 8002964:	d15c      	bne.n	8002a20 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002966:	231f      	movs	r3, #31
 8002968:	18fb      	adds	r3, r7, r3
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b08      	cmp	r3, #8
 800296e:	d015      	beq.n	800299c <UART_SetConfig+0x134>
 8002970:	dc18      	bgt.n	80029a4 <UART_SetConfig+0x13c>
 8002972:	2b04      	cmp	r3, #4
 8002974:	d00d      	beq.n	8002992 <UART_SetConfig+0x12a>
 8002976:	dc15      	bgt.n	80029a4 <UART_SetConfig+0x13c>
 8002978:	2b00      	cmp	r3, #0
 800297a:	d002      	beq.n	8002982 <UART_SetConfig+0x11a>
 800297c:	2b02      	cmp	r3, #2
 800297e:	d005      	beq.n	800298c <UART_SetConfig+0x124>
 8002980:	e010      	b.n	80029a4 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002982:	f7ff fc7b 	bl	800227c <HAL_RCC_GetPCLK1Freq>
 8002986:	0003      	movs	r3, r0
 8002988:	61bb      	str	r3, [r7, #24]
        break;
 800298a:	e012      	b.n	80029b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800298c:	4b55      	ldr	r3, [pc, #340]	; (8002ae4 <UART_SetConfig+0x27c>)
 800298e:	61bb      	str	r3, [r7, #24]
        break;
 8002990:	e00f      	b.n	80029b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002992:	f7ff fc13 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 8002996:	0003      	movs	r3, r0
 8002998:	61bb      	str	r3, [r7, #24]
        break;
 800299a:	e00a      	b.n	80029b2 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	61bb      	str	r3, [r7, #24]
        break;
 80029a2:	e006      	b.n	80029b2 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80029a8:	231e      	movs	r3, #30
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	2201      	movs	r2, #1
 80029ae:	701a      	strb	r2, [r3, #0]
        break;
 80029b0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d100      	bne.n	80029ba <UART_SetConfig+0x152>
 80029b8:	e07a      	b.n	8002ab0 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	005a      	lsls	r2, r3, #1
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	085b      	lsrs	r3, r3, #1
 80029c4:	18d2      	adds	r2, r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	0019      	movs	r1, r3
 80029cc:	0010      	movs	r0, r2
 80029ce:	f7fd fba5 	bl	800011c <__udivsi3>
 80029d2:	0003      	movs	r3, r0
 80029d4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	2b0f      	cmp	r3, #15
 80029da:	d91c      	bls.n	8002a16 <UART_SetConfig+0x1ae>
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	2380      	movs	r3, #128	; 0x80
 80029e0:	025b      	lsls	r3, r3, #9
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d217      	bcs.n	8002a16 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	200e      	movs	r0, #14
 80029ec:	183b      	adds	r3, r7, r0
 80029ee:	210f      	movs	r1, #15
 80029f0:	438a      	bics	r2, r1
 80029f2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	085b      	lsrs	r3, r3, #1
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	2207      	movs	r2, #7
 80029fc:	4013      	ands	r3, r2
 80029fe:	b299      	uxth	r1, r3
 8002a00:	183b      	adds	r3, r7, r0
 8002a02:	183a      	adds	r2, r7, r0
 8002a04:	8812      	ldrh	r2, [r2, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	183a      	adds	r2, r7, r0
 8002a10:	8812      	ldrh	r2, [r2, #0]
 8002a12:	60da      	str	r2, [r3, #12]
 8002a14:	e04c      	b.n	8002ab0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002a16:	231e      	movs	r3, #30
 8002a18:	18fb      	adds	r3, r7, r3
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	701a      	strb	r2, [r3, #0]
 8002a1e:	e047      	b.n	8002ab0 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a20:	231f      	movs	r3, #31
 8002a22:	18fb      	adds	r3, r7, r3
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	2b08      	cmp	r3, #8
 8002a28:	d015      	beq.n	8002a56 <UART_SetConfig+0x1ee>
 8002a2a:	dc18      	bgt.n	8002a5e <UART_SetConfig+0x1f6>
 8002a2c:	2b04      	cmp	r3, #4
 8002a2e:	d00d      	beq.n	8002a4c <UART_SetConfig+0x1e4>
 8002a30:	dc15      	bgt.n	8002a5e <UART_SetConfig+0x1f6>
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d002      	beq.n	8002a3c <UART_SetConfig+0x1d4>
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d005      	beq.n	8002a46 <UART_SetConfig+0x1de>
 8002a3a:	e010      	b.n	8002a5e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a3c:	f7ff fc1e 	bl	800227c <HAL_RCC_GetPCLK1Freq>
 8002a40:	0003      	movs	r3, r0
 8002a42:	61bb      	str	r3, [r7, #24]
        break;
 8002a44:	e012      	b.n	8002a6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002a46:	4b27      	ldr	r3, [pc, #156]	; (8002ae4 <UART_SetConfig+0x27c>)
 8002a48:	61bb      	str	r3, [r7, #24]
        break;
 8002a4a:	e00f      	b.n	8002a6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002a4c:	f7ff fbb6 	bl	80021bc <HAL_RCC_GetSysClockFreq>
 8002a50:	0003      	movs	r3, r0
 8002a52:	61bb      	str	r3, [r7, #24]
        break;
 8002a54:	e00a      	b.n	8002a6c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a56:	2380      	movs	r3, #128	; 0x80
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	61bb      	str	r3, [r7, #24]
        break;
 8002a5c:	e006      	b.n	8002a6c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002a62:	231e      	movs	r3, #30
 8002a64:	18fb      	adds	r3, r7, r3
 8002a66:	2201      	movs	r2, #1
 8002a68:	701a      	strb	r2, [r3, #0]
        break;
 8002a6a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d01e      	beq.n	8002ab0 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	085a      	lsrs	r2, r3, #1
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	18d2      	adds	r2, r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	0019      	movs	r1, r3
 8002a82:	0010      	movs	r0, r2
 8002a84:	f7fd fb4a 	bl	800011c <__udivsi3>
 8002a88:	0003      	movs	r3, r0
 8002a8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	2b0f      	cmp	r3, #15
 8002a90:	d90a      	bls.n	8002aa8 <UART_SetConfig+0x240>
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	025b      	lsls	r3, r3, #9
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d205      	bcs.n	8002aa8 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	60da      	str	r2, [r3, #12]
 8002aa6:	e003      	b.n	8002ab0 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002aa8:	231e      	movs	r3, #30
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	2201      	movs	r2, #1
 8002aae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002abc:	231e      	movs	r3, #30
 8002abe:	18fb      	adds	r3, r7, r3
 8002ac0:	781b      	ldrb	r3, [r3, #0]
}
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b008      	add	sp, #32
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	46c0      	nop			; (mov r8, r8)
 8002acc:	ffff69f3 	.word	0xffff69f3
 8002ad0:	ffffcfff 	.word	0xffffcfff
 8002ad4:	fffff4ff 	.word	0xfffff4ff
 8002ad8:	40013800 	.word	0x40013800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40004400 	.word	0x40004400
 8002ae4:	007a1200 	.word	0x007a1200

08002ae8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b082      	sub	sp, #8
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af4:	2201      	movs	r2, #1
 8002af6:	4013      	ands	r3, r2
 8002af8:	d00b      	beq.n	8002b12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	4a4a      	ldr	r2, [pc, #296]	; (8002c2c <UART_AdvFeatureConfig+0x144>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	0019      	movs	r1, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	2202      	movs	r2, #2
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d00b      	beq.n	8002b34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	4a43      	ldr	r2, [pc, #268]	; (8002c30 <UART_AdvFeatureConfig+0x148>)
 8002b24:	4013      	ands	r3, r2
 8002b26:	0019      	movs	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d00b      	beq.n	8002b56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	4a3b      	ldr	r2, [pc, #236]	; (8002c34 <UART_AdvFeatureConfig+0x14c>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	0019      	movs	r1, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	2208      	movs	r2, #8
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d00b      	beq.n	8002b78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	4a34      	ldr	r2, [pc, #208]	; (8002c38 <UART_AdvFeatureConfig+0x150>)
 8002b68:	4013      	ands	r3, r2
 8002b6a:	0019      	movs	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	430a      	orrs	r2, r1
 8002b76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	2210      	movs	r2, #16
 8002b7e:	4013      	ands	r3, r2
 8002b80:	d00b      	beq.n	8002b9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	4a2c      	ldr	r2, [pc, #176]	; (8002c3c <UART_AdvFeatureConfig+0x154>)
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	0019      	movs	r1, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d00b      	beq.n	8002bbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	4a25      	ldr	r2, [pc, #148]	; (8002c40 <UART_AdvFeatureConfig+0x158>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	0019      	movs	r1, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc0:	2240      	movs	r2, #64	; 0x40
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d01d      	beq.n	8002c02 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	4a1d      	ldr	r2, [pc, #116]	; (8002c44 <UART_AdvFeatureConfig+0x15c>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	0019      	movs	r1, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002be2:	2380      	movs	r3, #128	; 0x80
 8002be4:	035b      	lsls	r3, r3, #13
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d10b      	bne.n	8002c02 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4a15      	ldr	r2, [pc, #84]	; (8002c48 <UART_AdvFeatureConfig+0x160>)
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	0019      	movs	r1, r3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c06:	2280      	movs	r2, #128	; 0x80
 8002c08:	4013      	ands	r3, r2
 8002c0a:	d00b      	beq.n	8002c24 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	4a0e      	ldr	r2, [pc, #56]	; (8002c4c <UART_AdvFeatureConfig+0x164>)
 8002c14:	4013      	ands	r3, r2
 8002c16:	0019      	movs	r1, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	430a      	orrs	r2, r1
 8002c22:	605a      	str	r2, [r3, #4]
  }
}
 8002c24:	46c0      	nop			; (mov r8, r8)
 8002c26:	46bd      	mov	sp, r7
 8002c28:	b002      	add	sp, #8
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	fffdffff 	.word	0xfffdffff
 8002c30:	fffeffff 	.word	0xfffeffff
 8002c34:	fffbffff 	.word	0xfffbffff
 8002c38:	ffff7fff 	.word	0xffff7fff
 8002c3c:	ffffefff 	.word	0xffffefff
 8002c40:	ffffdfff 	.word	0xffffdfff
 8002c44:	ffefffff 	.word	0xffefffff
 8002c48:	ff9fffff 	.word	0xff9fffff
 8002c4c:	fff7ffff 	.word	0xfff7ffff

08002c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b092      	sub	sp, #72	; 0x48
 8002c54:	af02      	add	r7, sp, #8
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2284      	movs	r2, #132	; 0x84
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c60:	f7fe fc38 	bl	80014d4 <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2208      	movs	r2, #8
 8002c70:	4013      	ands	r3, r2
 8002c72:	2b08      	cmp	r3, #8
 8002c74:	d12c      	bne.n	8002cd0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c78:	2280      	movs	r2, #128	; 0x80
 8002c7a:	0391      	lsls	r1, r2, #14
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	4a46      	ldr	r2, [pc, #280]	; (8002d98 <UART_CheckIdleState+0x148>)
 8002c80:	9200      	str	r2, [sp, #0]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f000 f88c 	bl	8002da0 <UART_WaitOnFlagUntilTimeout>
 8002c88:	1e03      	subs	r3, r0, #0
 8002c8a:	d021      	beq.n	8002cd0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c8c:	f3ef 8310 	mrs	r3, PRIMASK
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002c94:	63bb      	str	r3, [r7, #56]	; 0x38
 8002c96:	2301      	movs	r3, #1
 8002c98:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9c:	f383 8810 	msr	PRIMASK, r3
}
 8002ca0:	46c0      	nop			; (mov r8, r8)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2180      	movs	r1, #128	; 0x80
 8002cae:	438a      	bics	r2, r1
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb8:	f383 8810 	msr	PRIMASK, r3
}
 8002cbc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2278      	movs	r2, #120	; 0x78
 8002cc8:	2100      	movs	r1, #0
 8002cca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e05f      	b.n	8002d90 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2204      	movs	r2, #4
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d146      	bne.n	8002d6c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ce0:	2280      	movs	r2, #128	; 0x80
 8002ce2:	03d1      	lsls	r1, r2, #15
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	4a2c      	ldr	r2, [pc, #176]	; (8002d98 <UART_CheckIdleState+0x148>)
 8002ce8:	9200      	str	r2, [sp, #0]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f000 f858 	bl	8002da0 <UART_WaitOnFlagUntilTimeout>
 8002cf0:	1e03      	subs	r3, r0, #0
 8002cf2:	d03b      	beq.n	8002d6c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8002cf8:	60fb      	str	r3, [r7, #12]
  return(result);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cfc:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfe:	2301      	movs	r3, #1
 8002d00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f383 8810 	msr	PRIMASK, r3
}
 8002d08:	46c0      	nop			; (mov r8, r8)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681a      	ldr	r2, [r3, #0]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4921      	ldr	r1, [pc, #132]	; (8002d9c <UART_CheckIdleState+0x14c>)
 8002d16:	400a      	ands	r2, r1
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	f383 8810 	msr	PRIMASK, r3
}
 8002d24:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d26:	f3ef 8310 	mrs	r3, PRIMASK
 8002d2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d2c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d2e:	633b      	str	r3, [r7, #48]	; 0x30
 8002d30:	2301      	movs	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	f383 8810 	msr	PRIMASK, r3
}
 8002d3a:	46c0      	nop			; (mov r8, r8)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2101      	movs	r1, #1
 8002d48:	438a      	bics	r2, r1
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	f383 8810 	msr	PRIMASK, r3
}
 8002d56:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2280      	movs	r2, #128	; 0x80
 8002d5c:	2120      	movs	r1, #32
 8002d5e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2278      	movs	r2, #120	; 0x78
 8002d64:	2100      	movs	r1, #0
 8002d66:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e011      	b.n	8002d90 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2280      	movs	r2, #128	; 0x80
 8002d76:	2120      	movs	r1, #32
 8002d78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2278      	movs	r2, #120	; 0x78
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b010      	add	sp, #64	; 0x40
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	01ffffff 	.word	0x01ffffff
 8002d9c:	fffffedf 	.word	0xfffffedf

08002da0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002db0:	e04b      	b.n	8002e4a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	3301      	adds	r3, #1
 8002db6:	d048      	beq.n	8002e4a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db8:	f7fe fb8c 	bl	80014d4 <HAL_GetTick>
 8002dbc:	0002      	movs	r2, r0
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d302      	bcc.n	8002dce <UART_WaitOnFlagUntilTimeout+0x2e>
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e04b      	b.n	8002e6a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2204      	movs	r2, #4
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d035      	beq.n	8002e4a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	2208      	movs	r2, #8
 8002de6:	4013      	ands	r3, r2
 8002de8:	2b08      	cmp	r3, #8
 8002dea:	d111      	bne.n	8002e10 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2208      	movs	r2, #8
 8002df2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 f83c 	bl	8002e74 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2284      	movs	r2, #132	; 0x84
 8002e00:	2108      	movs	r1, #8
 8002e02:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2278      	movs	r2, #120	; 0x78
 8002e08:	2100      	movs	r1, #0
 8002e0a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e02c      	b.n	8002e6a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	69da      	ldr	r2, [r3, #28]
 8002e16:	2380      	movs	r3, #128	; 0x80
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	2380      	movs	r3, #128	; 0x80
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d112      	bne.n	8002e4a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2280      	movs	r2, #128	; 0x80
 8002e2a:	0112      	lsls	r2, r2, #4
 8002e2c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	0018      	movs	r0, r3
 8002e32:	f000 f81f 	bl	8002e74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2284      	movs	r2, #132	; 0x84
 8002e3a:	2120      	movs	r1, #32
 8002e3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2278      	movs	r2, #120	; 0x78
 8002e42:	2100      	movs	r1, #0
 8002e44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e00f      	b.n	8002e6a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	4013      	ands	r3, r2
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	425a      	negs	r2, r3
 8002e5a:	4153      	adcs	r3, r2
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	001a      	movs	r2, r3
 8002e60:	1dfb      	adds	r3, r7, #7
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d0a4      	beq.n	8002db2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b004      	add	sp, #16
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b08e      	sub	sp, #56	; 0x38
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002e80:	617b      	str	r3, [r7, #20]
  return(result);
 8002e82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e84:	637b      	str	r3, [r7, #52]	; 0x34
 8002e86:	2301      	movs	r3, #1
 8002e88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	f383 8810 	msr	PRIMASK, r3
}
 8002e90:	46c0      	nop			; (mov r8, r8)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4926      	ldr	r1, [pc, #152]	; (8002f38 <UART_EndRxTransfer+0xc4>)
 8002e9e:	400a      	ands	r2, r1
 8002ea0:	601a      	str	r2, [r3, #0]
 8002ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	f383 8810 	msr	PRIMASK, r3
}
 8002eac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eae:	f3ef 8310 	mrs	r3, PRIMASK
 8002eb2:	623b      	str	r3, [r7, #32]
  return(result);
 8002eb4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb6:	633b      	str	r3, [r7, #48]	; 0x30
 8002eb8:	2301      	movs	r3, #1
 8002eba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebe:	f383 8810 	msr	PRIMASK, r3
}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2101      	movs	r1, #1
 8002ed0:	438a      	bics	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eda:	f383 8810 	msr	PRIMASK, r3
}
 8002ede:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d118      	bne.n	8002f1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ee8:	f3ef 8310 	mrs	r3, PRIMASK
 8002eec:	60bb      	str	r3, [r7, #8]
  return(result);
 8002eee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f383 8810 	msr	PRIMASK, r3
}
 8002efc:	46c0      	nop			; (mov r8, r8)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2110      	movs	r1, #16
 8002f0a:	438a      	bics	r2, r1
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f383 8810 	msr	PRIMASK, r3
}
 8002f18:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2280      	movs	r2, #128	; 0x80
 8002f1e:	2120      	movs	r1, #32
 8002f20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002f2e:	46c0      	nop			; (mov r8, r8)
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b00e      	add	sp, #56	; 0x38
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	fffffedf 	.word	0xfffffedf

08002f3c <__errno>:
 8002f3c:	4b01      	ldr	r3, [pc, #4]	; (8002f44 <__errno+0x8>)
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	4770      	bx	lr
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	2000000c 	.word	0x2000000c

08002f48 <__libc_init_array>:
 8002f48:	b570      	push	{r4, r5, r6, lr}
 8002f4a:	2600      	movs	r6, #0
 8002f4c:	4d0c      	ldr	r5, [pc, #48]	; (8002f80 <__libc_init_array+0x38>)
 8002f4e:	4c0d      	ldr	r4, [pc, #52]	; (8002f84 <__libc_init_array+0x3c>)
 8002f50:	1b64      	subs	r4, r4, r5
 8002f52:	10a4      	asrs	r4, r4, #2
 8002f54:	42a6      	cmp	r6, r4
 8002f56:	d109      	bne.n	8002f6c <__libc_init_array+0x24>
 8002f58:	2600      	movs	r6, #0
 8002f5a:	f000 fc8b 	bl	8003874 <_init>
 8002f5e:	4d0a      	ldr	r5, [pc, #40]	; (8002f88 <__libc_init_array+0x40>)
 8002f60:	4c0a      	ldr	r4, [pc, #40]	; (8002f8c <__libc_init_array+0x44>)
 8002f62:	1b64      	subs	r4, r4, r5
 8002f64:	10a4      	asrs	r4, r4, #2
 8002f66:	42a6      	cmp	r6, r4
 8002f68:	d105      	bne.n	8002f76 <__libc_init_array+0x2e>
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}
 8002f6c:	00b3      	lsls	r3, r6, #2
 8002f6e:	58eb      	ldr	r3, [r5, r3]
 8002f70:	4798      	blx	r3
 8002f72:	3601      	adds	r6, #1
 8002f74:	e7ee      	b.n	8002f54 <__libc_init_array+0xc>
 8002f76:	00b3      	lsls	r3, r6, #2
 8002f78:	58eb      	ldr	r3, [r5, r3]
 8002f7a:	4798      	blx	r3
 8002f7c:	3601      	adds	r6, #1
 8002f7e:	e7f2      	b.n	8002f66 <__libc_init_array+0x1e>
 8002f80:	08003aac 	.word	0x08003aac
 8002f84:	08003aac 	.word	0x08003aac
 8002f88:	08003aac 	.word	0x08003aac
 8002f8c:	08003ab0 	.word	0x08003ab0

08002f90 <memset>:
 8002f90:	0003      	movs	r3, r0
 8002f92:	1882      	adds	r2, r0, r2
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d100      	bne.n	8002f9a <memset+0xa>
 8002f98:	4770      	bx	lr
 8002f9a:	7019      	strb	r1, [r3, #0]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	e7f9      	b.n	8002f94 <memset+0x4>

08002fa0 <siprintf>:
 8002fa0:	b40e      	push	{r1, r2, r3}
 8002fa2:	b500      	push	{lr}
 8002fa4:	490b      	ldr	r1, [pc, #44]	; (8002fd4 <siprintf+0x34>)
 8002fa6:	b09c      	sub	sp, #112	; 0x70
 8002fa8:	ab1d      	add	r3, sp, #116	; 0x74
 8002faa:	9002      	str	r0, [sp, #8]
 8002fac:	9006      	str	r0, [sp, #24]
 8002fae:	9107      	str	r1, [sp, #28]
 8002fb0:	9104      	str	r1, [sp, #16]
 8002fb2:	4809      	ldr	r0, [pc, #36]	; (8002fd8 <siprintf+0x38>)
 8002fb4:	4909      	ldr	r1, [pc, #36]	; (8002fdc <siprintf+0x3c>)
 8002fb6:	cb04      	ldmia	r3!, {r2}
 8002fb8:	9105      	str	r1, [sp, #20]
 8002fba:	6800      	ldr	r0, [r0, #0]
 8002fbc:	a902      	add	r1, sp, #8
 8002fbe:	9301      	str	r3, [sp, #4]
 8002fc0:	f000 f870 	bl	80030a4 <_svfiprintf_r>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	9a02      	ldr	r2, [sp, #8]
 8002fc8:	7013      	strb	r3, [r2, #0]
 8002fca:	b01c      	add	sp, #112	; 0x70
 8002fcc:	bc08      	pop	{r3}
 8002fce:	b003      	add	sp, #12
 8002fd0:	4718      	bx	r3
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	7fffffff 	.word	0x7fffffff
 8002fd8:	2000000c 	.word	0x2000000c
 8002fdc:	ffff0208 	.word	0xffff0208

08002fe0 <__ssputs_r>:
 8002fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fe2:	688e      	ldr	r6, [r1, #8]
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	0007      	movs	r7, r0
 8002fe8:	000c      	movs	r4, r1
 8002fea:	9203      	str	r2, [sp, #12]
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	429e      	cmp	r6, r3
 8002ff0:	d83c      	bhi.n	800306c <__ssputs_r+0x8c>
 8002ff2:	2390      	movs	r3, #144	; 0x90
 8002ff4:	898a      	ldrh	r2, [r1, #12]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	421a      	tst	r2, r3
 8002ffa:	d034      	beq.n	8003066 <__ssputs_r+0x86>
 8002ffc:	6909      	ldr	r1, [r1, #16]
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	6960      	ldr	r0, [r4, #20]
 8003002:	1a5b      	subs	r3, r3, r1
 8003004:	9302      	str	r3, [sp, #8]
 8003006:	2303      	movs	r3, #3
 8003008:	4343      	muls	r3, r0
 800300a:	0fdd      	lsrs	r5, r3, #31
 800300c:	18ed      	adds	r5, r5, r3
 800300e:	9b01      	ldr	r3, [sp, #4]
 8003010:	9802      	ldr	r0, [sp, #8]
 8003012:	3301      	adds	r3, #1
 8003014:	181b      	adds	r3, r3, r0
 8003016:	106d      	asrs	r5, r5, #1
 8003018:	42ab      	cmp	r3, r5
 800301a:	d900      	bls.n	800301e <__ssputs_r+0x3e>
 800301c:	001d      	movs	r5, r3
 800301e:	0553      	lsls	r3, r2, #21
 8003020:	d532      	bpl.n	8003088 <__ssputs_r+0xa8>
 8003022:	0029      	movs	r1, r5
 8003024:	0038      	movs	r0, r7
 8003026:	f000 fb53 	bl	80036d0 <_malloc_r>
 800302a:	1e06      	subs	r6, r0, #0
 800302c:	d109      	bne.n	8003042 <__ssputs_r+0x62>
 800302e:	230c      	movs	r3, #12
 8003030:	603b      	str	r3, [r7, #0]
 8003032:	2340      	movs	r3, #64	; 0x40
 8003034:	2001      	movs	r0, #1
 8003036:	89a2      	ldrh	r2, [r4, #12]
 8003038:	4240      	negs	r0, r0
 800303a:	4313      	orrs	r3, r2
 800303c:	81a3      	strh	r3, [r4, #12]
 800303e:	b005      	add	sp, #20
 8003040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003042:	9a02      	ldr	r2, [sp, #8]
 8003044:	6921      	ldr	r1, [r4, #16]
 8003046:	f000 faba 	bl	80035be <memcpy>
 800304a:	89a3      	ldrh	r3, [r4, #12]
 800304c:	4a14      	ldr	r2, [pc, #80]	; (80030a0 <__ssputs_r+0xc0>)
 800304e:	401a      	ands	r2, r3
 8003050:	2380      	movs	r3, #128	; 0x80
 8003052:	4313      	orrs	r3, r2
 8003054:	81a3      	strh	r3, [r4, #12]
 8003056:	9b02      	ldr	r3, [sp, #8]
 8003058:	6126      	str	r6, [r4, #16]
 800305a:	18f6      	adds	r6, r6, r3
 800305c:	6026      	str	r6, [r4, #0]
 800305e:	6165      	str	r5, [r4, #20]
 8003060:	9e01      	ldr	r6, [sp, #4]
 8003062:	1aed      	subs	r5, r5, r3
 8003064:	60a5      	str	r5, [r4, #8]
 8003066:	9b01      	ldr	r3, [sp, #4]
 8003068:	429e      	cmp	r6, r3
 800306a:	d900      	bls.n	800306e <__ssputs_r+0x8e>
 800306c:	9e01      	ldr	r6, [sp, #4]
 800306e:	0032      	movs	r2, r6
 8003070:	9903      	ldr	r1, [sp, #12]
 8003072:	6820      	ldr	r0, [r4, #0]
 8003074:	f000 faac 	bl	80035d0 <memmove>
 8003078:	68a3      	ldr	r3, [r4, #8]
 800307a:	2000      	movs	r0, #0
 800307c:	1b9b      	subs	r3, r3, r6
 800307e:	60a3      	str	r3, [r4, #8]
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	199e      	adds	r6, r3, r6
 8003084:	6026      	str	r6, [r4, #0]
 8003086:	e7da      	b.n	800303e <__ssputs_r+0x5e>
 8003088:	002a      	movs	r2, r5
 800308a:	0038      	movs	r0, r7
 800308c:	f000 fb96 	bl	80037bc <_realloc_r>
 8003090:	1e06      	subs	r6, r0, #0
 8003092:	d1e0      	bne.n	8003056 <__ssputs_r+0x76>
 8003094:	0038      	movs	r0, r7
 8003096:	6921      	ldr	r1, [r4, #16]
 8003098:	f000 faae 	bl	80035f8 <_free_r>
 800309c:	e7c7      	b.n	800302e <__ssputs_r+0x4e>
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	fffffb7f 	.word	0xfffffb7f

080030a4 <_svfiprintf_r>:
 80030a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030a6:	b0a1      	sub	sp, #132	; 0x84
 80030a8:	9003      	str	r0, [sp, #12]
 80030aa:	001d      	movs	r5, r3
 80030ac:	898b      	ldrh	r3, [r1, #12]
 80030ae:	000f      	movs	r7, r1
 80030b0:	0016      	movs	r6, r2
 80030b2:	061b      	lsls	r3, r3, #24
 80030b4:	d511      	bpl.n	80030da <_svfiprintf_r+0x36>
 80030b6:	690b      	ldr	r3, [r1, #16]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10e      	bne.n	80030da <_svfiprintf_r+0x36>
 80030bc:	2140      	movs	r1, #64	; 0x40
 80030be:	f000 fb07 	bl	80036d0 <_malloc_r>
 80030c2:	6038      	str	r0, [r7, #0]
 80030c4:	6138      	str	r0, [r7, #16]
 80030c6:	2800      	cmp	r0, #0
 80030c8:	d105      	bne.n	80030d6 <_svfiprintf_r+0x32>
 80030ca:	230c      	movs	r3, #12
 80030cc:	9a03      	ldr	r2, [sp, #12]
 80030ce:	3801      	subs	r0, #1
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	b021      	add	sp, #132	; 0x84
 80030d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030d6:	2340      	movs	r3, #64	; 0x40
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	2300      	movs	r3, #0
 80030dc:	ac08      	add	r4, sp, #32
 80030de:	6163      	str	r3, [r4, #20]
 80030e0:	3320      	adds	r3, #32
 80030e2:	7663      	strb	r3, [r4, #25]
 80030e4:	3310      	adds	r3, #16
 80030e6:	76a3      	strb	r3, [r4, #26]
 80030e8:	9507      	str	r5, [sp, #28]
 80030ea:	0035      	movs	r5, r6
 80030ec:	782b      	ldrb	r3, [r5, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <_svfiprintf_r+0x52>
 80030f2:	2b25      	cmp	r3, #37	; 0x25
 80030f4:	d147      	bne.n	8003186 <_svfiprintf_r+0xe2>
 80030f6:	1bab      	subs	r3, r5, r6
 80030f8:	9305      	str	r3, [sp, #20]
 80030fa:	42b5      	cmp	r5, r6
 80030fc:	d00c      	beq.n	8003118 <_svfiprintf_r+0x74>
 80030fe:	0032      	movs	r2, r6
 8003100:	0039      	movs	r1, r7
 8003102:	9803      	ldr	r0, [sp, #12]
 8003104:	f7ff ff6c 	bl	8002fe0 <__ssputs_r>
 8003108:	1c43      	adds	r3, r0, #1
 800310a:	d100      	bne.n	800310e <_svfiprintf_r+0x6a>
 800310c:	e0ae      	b.n	800326c <_svfiprintf_r+0x1c8>
 800310e:	6962      	ldr	r2, [r4, #20]
 8003110:	9b05      	ldr	r3, [sp, #20]
 8003112:	4694      	mov	ip, r2
 8003114:	4463      	add	r3, ip
 8003116:	6163      	str	r3, [r4, #20]
 8003118:	782b      	ldrb	r3, [r5, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d100      	bne.n	8003120 <_svfiprintf_r+0x7c>
 800311e:	e0a5      	b.n	800326c <_svfiprintf_r+0x1c8>
 8003120:	2201      	movs	r2, #1
 8003122:	2300      	movs	r3, #0
 8003124:	4252      	negs	r2, r2
 8003126:	6062      	str	r2, [r4, #4]
 8003128:	a904      	add	r1, sp, #16
 800312a:	3254      	adds	r2, #84	; 0x54
 800312c:	1852      	adds	r2, r2, r1
 800312e:	1c6e      	adds	r6, r5, #1
 8003130:	6023      	str	r3, [r4, #0]
 8003132:	60e3      	str	r3, [r4, #12]
 8003134:	60a3      	str	r3, [r4, #8]
 8003136:	7013      	strb	r3, [r2, #0]
 8003138:	65a3      	str	r3, [r4, #88]	; 0x58
 800313a:	2205      	movs	r2, #5
 800313c:	7831      	ldrb	r1, [r6, #0]
 800313e:	4854      	ldr	r0, [pc, #336]	; (8003290 <_svfiprintf_r+0x1ec>)
 8003140:	f000 fa32 	bl	80035a8 <memchr>
 8003144:	1c75      	adds	r5, r6, #1
 8003146:	2800      	cmp	r0, #0
 8003148:	d11f      	bne.n	800318a <_svfiprintf_r+0xe6>
 800314a:	6822      	ldr	r2, [r4, #0]
 800314c:	06d3      	lsls	r3, r2, #27
 800314e:	d504      	bpl.n	800315a <_svfiprintf_r+0xb6>
 8003150:	2353      	movs	r3, #83	; 0x53
 8003152:	a904      	add	r1, sp, #16
 8003154:	185b      	adds	r3, r3, r1
 8003156:	2120      	movs	r1, #32
 8003158:	7019      	strb	r1, [r3, #0]
 800315a:	0713      	lsls	r3, r2, #28
 800315c:	d504      	bpl.n	8003168 <_svfiprintf_r+0xc4>
 800315e:	2353      	movs	r3, #83	; 0x53
 8003160:	a904      	add	r1, sp, #16
 8003162:	185b      	adds	r3, r3, r1
 8003164:	212b      	movs	r1, #43	; 0x2b
 8003166:	7019      	strb	r1, [r3, #0]
 8003168:	7833      	ldrb	r3, [r6, #0]
 800316a:	2b2a      	cmp	r3, #42	; 0x2a
 800316c:	d016      	beq.n	800319c <_svfiprintf_r+0xf8>
 800316e:	0035      	movs	r5, r6
 8003170:	2100      	movs	r1, #0
 8003172:	200a      	movs	r0, #10
 8003174:	68e3      	ldr	r3, [r4, #12]
 8003176:	782a      	ldrb	r2, [r5, #0]
 8003178:	1c6e      	adds	r6, r5, #1
 800317a:	3a30      	subs	r2, #48	; 0x30
 800317c:	2a09      	cmp	r2, #9
 800317e:	d94e      	bls.n	800321e <_svfiprintf_r+0x17a>
 8003180:	2900      	cmp	r1, #0
 8003182:	d111      	bne.n	80031a8 <_svfiprintf_r+0x104>
 8003184:	e017      	b.n	80031b6 <_svfiprintf_r+0x112>
 8003186:	3501      	adds	r5, #1
 8003188:	e7b0      	b.n	80030ec <_svfiprintf_r+0x48>
 800318a:	4b41      	ldr	r3, [pc, #260]	; (8003290 <_svfiprintf_r+0x1ec>)
 800318c:	6822      	ldr	r2, [r4, #0]
 800318e:	1ac0      	subs	r0, r0, r3
 8003190:	2301      	movs	r3, #1
 8003192:	4083      	lsls	r3, r0
 8003194:	4313      	orrs	r3, r2
 8003196:	002e      	movs	r6, r5
 8003198:	6023      	str	r3, [r4, #0]
 800319a:	e7ce      	b.n	800313a <_svfiprintf_r+0x96>
 800319c:	9b07      	ldr	r3, [sp, #28]
 800319e:	1d19      	adds	r1, r3, #4
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	9107      	str	r1, [sp, #28]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	db01      	blt.n	80031ac <_svfiprintf_r+0x108>
 80031a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80031aa:	e004      	b.n	80031b6 <_svfiprintf_r+0x112>
 80031ac:	425b      	negs	r3, r3
 80031ae:	60e3      	str	r3, [r4, #12]
 80031b0:	2302      	movs	r3, #2
 80031b2:	4313      	orrs	r3, r2
 80031b4:	6023      	str	r3, [r4, #0]
 80031b6:	782b      	ldrb	r3, [r5, #0]
 80031b8:	2b2e      	cmp	r3, #46	; 0x2e
 80031ba:	d10a      	bne.n	80031d2 <_svfiprintf_r+0x12e>
 80031bc:	786b      	ldrb	r3, [r5, #1]
 80031be:	2b2a      	cmp	r3, #42	; 0x2a
 80031c0:	d135      	bne.n	800322e <_svfiprintf_r+0x18a>
 80031c2:	9b07      	ldr	r3, [sp, #28]
 80031c4:	3502      	adds	r5, #2
 80031c6:	1d1a      	adds	r2, r3, #4
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	9207      	str	r2, [sp, #28]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	db2b      	blt.n	8003228 <_svfiprintf_r+0x184>
 80031d0:	9309      	str	r3, [sp, #36]	; 0x24
 80031d2:	4e30      	ldr	r6, [pc, #192]	; (8003294 <_svfiprintf_r+0x1f0>)
 80031d4:	2203      	movs	r2, #3
 80031d6:	0030      	movs	r0, r6
 80031d8:	7829      	ldrb	r1, [r5, #0]
 80031da:	f000 f9e5 	bl	80035a8 <memchr>
 80031de:	2800      	cmp	r0, #0
 80031e0:	d006      	beq.n	80031f0 <_svfiprintf_r+0x14c>
 80031e2:	2340      	movs	r3, #64	; 0x40
 80031e4:	1b80      	subs	r0, r0, r6
 80031e6:	4083      	lsls	r3, r0
 80031e8:	6822      	ldr	r2, [r4, #0]
 80031ea:	3501      	adds	r5, #1
 80031ec:	4313      	orrs	r3, r2
 80031ee:	6023      	str	r3, [r4, #0]
 80031f0:	7829      	ldrb	r1, [r5, #0]
 80031f2:	2206      	movs	r2, #6
 80031f4:	4828      	ldr	r0, [pc, #160]	; (8003298 <_svfiprintf_r+0x1f4>)
 80031f6:	1c6e      	adds	r6, r5, #1
 80031f8:	7621      	strb	r1, [r4, #24]
 80031fa:	f000 f9d5 	bl	80035a8 <memchr>
 80031fe:	2800      	cmp	r0, #0
 8003200:	d03c      	beq.n	800327c <_svfiprintf_r+0x1d8>
 8003202:	4b26      	ldr	r3, [pc, #152]	; (800329c <_svfiprintf_r+0x1f8>)
 8003204:	2b00      	cmp	r3, #0
 8003206:	d125      	bne.n	8003254 <_svfiprintf_r+0x1b0>
 8003208:	2207      	movs	r2, #7
 800320a:	9b07      	ldr	r3, [sp, #28]
 800320c:	3307      	adds	r3, #7
 800320e:	4393      	bics	r3, r2
 8003210:	3308      	adds	r3, #8
 8003212:	9307      	str	r3, [sp, #28]
 8003214:	6963      	ldr	r3, [r4, #20]
 8003216:	9a04      	ldr	r2, [sp, #16]
 8003218:	189b      	adds	r3, r3, r2
 800321a:	6163      	str	r3, [r4, #20]
 800321c:	e765      	b.n	80030ea <_svfiprintf_r+0x46>
 800321e:	4343      	muls	r3, r0
 8003220:	0035      	movs	r5, r6
 8003222:	2101      	movs	r1, #1
 8003224:	189b      	adds	r3, r3, r2
 8003226:	e7a6      	b.n	8003176 <_svfiprintf_r+0xd2>
 8003228:	2301      	movs	r3, #1
 800322a:	425b      	negs	r3, r3
 800322c:	e7d0      	b.n	80031d0 <_svfiprintf_r+0x12c>
 800322e:	2300      	movs	r3, #0
 8003230:	200a      	movs	r0, #10
 8003232:	001a      	movs	r2, r3
 8003234:	3501      	adds	r5, #1
 8003236:	6063      	str	r3, [r4, #4]
 8003238:	7829      	ldrb	r1, [r5, #0]
 800323a:	1c6e      	adds	r6, r5, #1
 800323c:	3930      	subs	r1, #48	; 0x30
 800323e:	2909      	cmp	r1, #9
 8003240:	d903      	bls.n	800324a <_svfiprintf_r+0x1a6>
 8003242:	2b00      	cmp	r3, #0
 8003244:	d0c5      	beq.n	80031d2 <_svfiprintf_r+0x12e>
 8003246:	9209      	str	r2, [sp, #36]	; 0x24
 8003248:	e7c3      	b.n	80031d2 <_svfiprintf_r+0x12e>
 800324a:	4342      	muls	r2, r0
 800324c:	0035      	movs	r5, r6
 800324e:	2301      	movs	r3, #1
 8003250:	1852      	adds	r2, r2, r1
 8003252:	e7f1      	b.n	8003238 <_svfiprintf_r+0x194>
 8003254:	ab07      	add	r3, sp, #28
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	003a      	movs	r2, r7
 800325a:	0021      	movs	r1, r4
 800325c:	4b10      	ldr	r3, [pc, #64]	; (80032a0 <_svfiprintf_r+0x1fc>)
 800325e:	9803      	ldr	r0, [sp, #12]
 8003260:	e000      	b.n	8003264 <_svfiprintf_r+0x1c0>
 8003262:	bf00      	nop
 8003264:	9004      	str	r0, [sp, #16]
 8003266:	9b04      	ldr	r3, [sp, #16]
 8003268:	3301      	adds	r3, #1
 800326a:	d1d3      	bne.n	8003214 <_svfiprintf_r+0x170>
 800326c:	89bb      	ldrh	r3, [r7, #12]
 800326e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003270:	065b      	lsls	r3, r3, #25
 8003272:	d400      	bmi.n	8003276 <_svfiprintf_r+0x1d2>
 8003274:	e72d      	b.n	80030d2 <_svfiprintf_r+0x2e>
 8003276:	2001      	movs	r0, #1
 8003278:	4240      	negs	r0, r0
 800327a:	e72a      	b.n	80030d2 <_svfiprintf_r+0x2e>
 800327c:	ab07      	add	r3, sp, #28
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	003a      	movs	r2, r7
 8003282:	0021      	movs	r1, r4
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <_svfiprintf_r+0x1fc>)
 8003286:	9803      	ldr	r0, [sp, #12]
 8003288:	f000 f87c 	bl	8003384 <_printf_i>
 800328c:	e7ea      	b.n	8003264 <_svfiprintf_r+0x1c0>
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	08003a78 	.word	0x08003a78
 8003294:	08003a7e 	.word	0x08003a7e
 8003298:	08003a82 	.word	0x08003a82
 800329c:	00000000 	.word	0x00000000
 80032a0:	08002fe1 	.word	0x08002fe1

080032a4 <_printf_common>:
 80032a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032a6:	0015      	movs	r5, r2
 80032a8:	9301      	str	r3, [sp, #4]
 80032aa:	688a      	ldr	r2, [r1, #8]
 80032ac:	690b      	ldr	r3, [r1, #16]
 80032ae:	000c      	movs	r4, r1
 80032b0:	9000      	str	r0, [sp, #0]
 80032b2:	4293      	cmp	r3, r2
 80032b4:	da00      	bge.n	80032b8 <_printf_common+0x14>
 80032b6:	0013      	movs	r3, r2
 80032b8:	0022      	movs	r2, r4
 80032ba:	602b      	str	r3, [r5, #0]
 80032bc:	3243      	adds	r2, #67	; 0x43
 80032be:	7812      	ldrb	r2, [r2, #0]
 80032c0:	2a00      	cmp	r2, #0
 80032c2:	d001      	beq.n	80032c8 <_printf_common+0x24>
 80032c4:	3301      	adds	r3, #1
 80032c6:	602b      	str	r3, [r5, #0]
 80032c8:	6823      	ldr	r3, [r4, #0]
 80032ca:	069b      	lsls	r3, r3, #26
 80032cc:	d502      	bpl.n	80032d4 <_printf_common+0x30>
 80032ce:	682b      	ldr	r3, [r5, #0]
 80032d0:	3302      	adds	r3, #2
 80032d2:	602b      	str	r3, [r5, #0]
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	2306      	movs	r3, #6
 80032d8:	0017      	movs	r7, r2
 80032da:	401f      	ands	r7, r3
 80032dc:	421a      	tst	r2, r3
 80032de:	d027      	beq.n	8003330 <_printf_common+0x8c>
 80032e0:	0023      	movs	r3, r4
 80032e2:	3343      	adds	r3, #67	; 0x43
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	1e5a      	subs	r2, r3, #1
 80032e8:	4193      	sbcs	r3, r2
 80032ea:	6822      	ldr	r2, [r4, #0]
 80032ec:	0692      	lsls	r2, r2, #26
 80032ee:	d430      	bmi.n	8003352 <_printf_common+0xae>
 80032f0:	0022      	movs	r2, r4
 80032f2:	9901      	ldr	r1, [sp, #4]
 80032f4:	9800      	ldr	r0, [sp, #0]
 80032f6:	9e08      	ldr	r6, [sp, #32]
 80032f8:	3243      	adds	r2, #67	; 0x43
 80032fa:	47b0      	blx	r6
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d025      	beq.n	800334c <_printf_common+0xa8>
 8003300:	2306      	movs	r3, #6
 8003302:	6820      	ldr	r0, [r4, #0]
 8003304:	682a      	ldr	r2, [r5, #0]
 8003306:	68e1      	ldr	r1, [r4, #12]
 8003308:	2500      	movs	r5, #0
 800330a:	4003      	ands	r3, r0
 800330c:	2b04      	cmp	r3, #4
 800330e:	d103      	bne.n	8003318 <_printf_common+0x74>
 8003310:	1a8d      	subs	r5, r1, r2
 8003312:	43eb      	mvns	r3, r5
 8003314:	17db      	asrs	r3, r3, #31
 8003316:	401d      	ands	r5, r3
 8003318:	68a3      	ldr	r3, [r4, #8]
 800331a:	6922      	ldr	r2, [r4, #16]
 800331c:	4293      	cmp	r3, r2
 800331e:	dd01      	ble.n	8003324 <_printf_common+0x80>
 8003320:	1a9b      	subs	r3, r3, r2
 8003322:	18ed      	adds	r5, r5, r3
 8003324:	2700      	movs	r7, #0
 8003326:	42bd      	cmp	r5, r7
 8003328:	d120      	bne.n	800336c <_printf_common+0xc8>
 800332a:	2000      	movs	r0, #0
 800332c:	e010      	b.n	8003350 <_printf_common+0xac>
 800332e:	3701      	adds	r7, #1
 8003330:	68e3      	ldr	r3, [r4, #12]
 8003332:	682a      	ldr	r2, [r5, #0]
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	42bb      	cmp	r3, r7
 8003338:	ddd2      	ble.n	80032e0 <_printf_common+0x3c>
 800333a:	0022      	movs	r2, r4
 800333c:	2301      	movs	r3, #1
 800333e:	9901      	ldr	r1, [sp, #4]
 8003340:	9800      	ldr	r0, [sp, #0]
 8003342:	9e08      	ldr	r6, [sp, #32]
 8003344:	3219      	adds	r2, #25
 8003346:	47b0      	blx	r6
 8003348:	1c43      	adds	r3, r0, #1
 800334a:	d1f0      	bne.n	800332e <_printf_common+0x8a>
 800334c:	2001      	movs	r0, #1
 800334e:	4240      	negs	r0, r0
 8003350:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003352:	2030      	movs	r0, #48	; 0x30
 8003354:	18e1      	adds	r1, r4, r3
 8003356:	3143      	adds	r1, #67	; 0x43
 8003358:	7008      	strb	r0, [r1, #0]
 800335a:	0021      	movs	r1, r4
 800335c:	1c5a      	adds	r2, r3, #1
 800335e:	3145      	adds	r1, #69	; 0x45
 8003360:	7809      	ldrb	r1, [r1, #0]
 8003362:	18a2      	adds	r2, r4, r2
 8003364:	3243      	adds	r2, #67	; 0x43
 8003366:	3302      	adds	r3, #2
 8003368:	7011      	strb	r1, [r2, #0]
 800336a:	e7c1      	b.n	80032f0 <_printf_common+0x4c>
 800336c:	0022      	movs	r2, r4
 800336e:	2301      	movs	r3, #1
 8003370:	9901      	ldr	r1, [sp, #4]
 8003372:	9800      	ldr	r0, [sp, #0]
 8003374:	9e08      	ldr	r6, [sp, #32]
 8003376:	321a      	adds	r2, #26
 8003378:	47b0      	blx	r6
 800337a:	1c43      	adds	r3, r0, #1
 800337c:	d0e6      	beq.n	800334c <_printf_common+0xa8>
 800337e:	3701      	adds	r7, #1
 8003380:	e7d1      	b.n	8003326 <_printf_common+0x82>
	...

08003384 <_printf_i>:
 8003384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003386:	b08b      	sub	sp, #44	; 0x2c
 8003388:	9206      	str	r2, [sp, #24]
 800338a:	000a      	movs	r2, r1
 800338c:	3243      	adds	r2, #67	; 0x43
 800338e:	9307      	str	r3, [sp, #28]
 8003390:	9005      	str	r0, [sp, #20]
 8003392:	9204      	str	r2, [sp, #16]
 8003394:	7e0a      	ldrb	r2, [r1, #24]
 8003396:	000c      	movs	r4, r1
 8003398:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800339a:	2a78      	cmp	r2, #120	; 0x78
 800339c:	d807      	bhi.n	80033ae <_printf_i+0x2a>
 800339e:	2a62      	cmp	r2, #98	; 0x62
 80033a0:	d809      	bhi.n	80033b6 <_printf_i+0x32>
 80033a2:	2a00      	cmp	r2, #0
 80033a4:	d100      	bne.n	80033a8 <_printf_i+0x24>
 80033a6:	e0c1      	b.n	800352c <_printf_i+0x1a8>
 80033a8:	2a58      	cmp	r2, #88	; 0x58
 80033aa:	d100      	bne.n	80033ae <_printf_i+0x2a>
 80033ac:	e08c      	b.n	80034c8 <_printf_i+0x144>
 80033ae:	0026      	movs	r6, r4
 80033b0:	3642      	adds	r6, #66	; 0x42
 80033b2:	7032      	strb	r2, [r6, #0]
 80033b4:	e022      	b.n	80033fc <_printf_i+0x78>
 80033b6:	0010      	movs	r0, r2
 80033b8:	3863      	subs	r0, #99	; 0x63
 80033ba:	2815      	cmp	r0, #21
 80033bc:	d8f7      	bhi.n	80033ae <_printf_i+0x2a>
 80033be:	f7fc fea3 	bl	8000108 <__gnu_thumb1_case_shi>
 80033c2:	0016      	.short	0x0016
 80033c4:	fff6001f 	.word	0xfff6001f
 80033c8:	fff6fff6 	.word	0xfff6fff6
 80033cc:	001ffff6 	.word	0x001ffff6
 80033d0:	fff6fff6 	.word	0xfff6fff6
 80033d4:	fff6fff6 	.word	0xfff6fff6
 80033d8:	003600a8 	.word	0x003600a8
 80033dc:	fff6009a 	.word	0xfff6009a
 80033e0:	00b9fff6 	.word	0x00b9fff6
 80033e4:	0036fff6 	.word	0x0036fff6
 80033e8:	fff6fff6 	.word	0xfff6fff6
 80033ec:	009e      	.short	0x009e
 80033ee:	0026      	movs	r6, r4
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	3642      	adds	r6, #66	; 0x42
 80033f4:	1d11      	adds	r1, r2, #4
 80033f6:	6019      	str	r1, [r3, #0]
 80033f8:	6813      	ldr	r3, [r2, #0]
 80033fa:	7033      	strb	r3, [r6, #0]
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0a7      	b.n	8003550 <_printf_i+0x1cc>
 8003400:	6808      	ldr	r0, [r1, #0]
 8003402:	6819      	ldr	r1, [r3, #0]
 8003404:	1d0a      	adds	r2, r1, #4
 8003406:	0605      	lsls	r5, r0, #24
 8003408:	d50b      	bpl.n	8003422 <_printf_i+0x9e>
 800340a:	680d      	ldr	r5, [r1, #0]
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	2d00      	cmp	r5, #0
 8003410:	da03      	bge.n	800341a <_printf_i+0x96>
 8003412:	232d      	movs	r3, #45	; 0x2d
 8003414:	9a04      	ldr	r2, [sp, #16]
 8003416:	426d      	negs	r5, r5
 8003418:	7013      	strb	r3, [r2, #0]
 800341a:	4b61      	ldr	r3, [pc, #388]	; (80035a0 <_printf_i+0x21c>)
 800341c:	270a      	movs	r7, #10
 800341e:	9303      	str	r3, [sp, #12]
 8003420:	e01b      	b.n	800345a <_printf_i+0xd6>
 8003422:	680d      	ldr	r5, [r1, #0]
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	0641      	lsls	r1, r0, #25
 8003428:	d5f1      	bpl.n	800340e <_printf_i+0x8a>
 800342a:	b22d      	sxth	r5, r5
 800342c:	e7ef      	b.n	800340e <_printf_i+0x8a>
 800342e:	680d      	ldr	r5, [r1, #0]
 8003430:	6819      	ldr	r1, [r3, #0]
 8003432:	1d08      	adds	r0, r1, #4
 8003434:	6018      	str	r0, [r3, #0]
 8003436:	062e      	lsls	r6, r5, #24
 8003438:	d501      	bpl.n	800343e <_printf_i+0xba>
 800343a:	680d      	ldr	r5, [r1, #0]
 800343c:	e003      	b.n	8003446 <_printf_i+0xc2>
 800343e:	066d      	lsls	r5, r5, #25
 8003440:	d5fb      	bpl.n	800343a <_printf_i+0xb6>
 8003442:	680d      	ldr	r5, [r1, #0]
 8003444:	b2ad      	uxth	r5, r5
 8003446:	4b56      	ldr	r3, [pc, #344]	; (80035a0 <_printf_i+0x21c>)
 8003448:	2708      	movs	r7, #8
 800344a:	9303      	str	r3, [sp, #12]
 800344c:	2a6f      	cmp	r2, #111	; 0x6f
 800344e:	d000      	beq.n	8003452 <_printf_i+0xce>
 8003450:	3702      	adds	r7, #2
 8003452:	0023      	movs	r3, r4
 8003454:	2200      	movs	r2, #0
 8003456:	3343      	adds	r3, #67	; 0x43
 8003458:	701a      	strb	r2, [r3, #0]
 800345a:	6863      	ldr	r3, [r4, #4]
 800345c:	60a3      	str	r3, [r4, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	db03      	blt.n	800346a <_printf_i+0xe6>
 8003462:	2204      	movs	r2, #4
 8003464:	6821      	ldr	r1, [r4, #0]
 8003466:	4391      	bics	r1, r2
 8003468:	6021      	str	r1, [r4, #0]
 800346a:	2d00      	cmp	r5, #0
 800346c:	d102      	bne.n	8003474 <_printf_i+0xf0>
 800346e:	9e04      	ldr	r6, [sp, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00c      	beq.n	800348e <_printf_i+0x10a>
 8003474:	9e04      	ldr	r6, [sp, #16]
 8003476:	0028      	movs	r0, r5
 8003478:	0039      	movs	r1, r7
 800347a:	f7fc fed5 	bl	8000228 <__aeabi_uidivmod>
 800347e:	9b03      	ldr	r3, [sp, #12]
 8003480:	3e01      	subs	r6, #1
 8003482:	5c5b      	ldrb	r3, [r3, r1]
 8003484:	7033      	strb	r3, [r6, #0]
 8003486:	002b      	movs	r3, r5
 8003488:	0005      	movs	r5, r0
 800348a:	429f      	cmp	r7, r3
 800348c:	d9f3      	bls.n	8003476 <_printf_i+0xf2>
 800348e:	2f08      	cmp	r7, #8
 8003490:	d109      	bne.n	80034a6 <_printf_i+0x122>
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	07db      	lsls	r3, r3, #31
 8003496:	d506      	bpl.n	80034a6 <_printf_i+0x122>
 8003498:	6863      	ldr	r3, [r4, #4]
 800349a:	6922      	ldr	r2, [r4, #16]
 800349c:	4293      	cmp	r3, r2
 800349e:	dc02      	bgt.n	80034a6 <_printf_i+0x122>
 80034a0:	2330      	movs	r3, #48	; 0x30
 80034a2:	3e01      	subs	r6, #1
 80034a4:	7033      	strb	r3, [r6, #0]
 80034a6:	9b04      	ldr	r3, [sp, #16]
 80034a8:	1b9b      	subs	r3, r3, r6
 80034aa:	6123      	str	r3, [r4, #16]
 80034ac:	9b07      	ldr	r3, [sp, #28]
 80034ae:	0021      	movs	r1, r4
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	9805      	ldr	r0, [sp, #20]
 80034b4:	9b06      	ldr	r3, [sp, #24]
 80034b6:	aa09      	add	r2, sp, #36	; 0x24
 80034b8:	f7ff fef4 	bl	80032a4 <_printf_common>
 80034bc:	1c43      	adds	r3, r0, #1
 80034be:	d14c      	bne.n	800355a <_printf_i+0x1d6>
 80034c0:	2001      	movs	r0, #1
 80034c2:	4240      	negs	r0, r0
 80034c4:	b00b      	add	sp, #44	; 0x2c
 80034c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034c8:	3145      	adds	r1, #69	; 0x45
 80034ca:	700a      	strb	r2, [r1, #0]
 80034cc:	4a34      	ldr	r2, [pc, #208]	; (80035a0 <_printf_i+0x21c>)
 80034ce:	9203      	str	r2, [sp, #12]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	6821      	ldr	r1, [r4, #0]
 80034d4:	ca20      	ldmia	r2!, {r5}
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	0608      	lsls	r0, r1, #24
 80034da:	d516      	bpl.n	800350a <_printf_i+0x186>
 80034dc:	07cb      	lsls	r3, r1, #31
 80034de:	d502      	bpl.n	80034e6 <_printf_i+0x162>
 80034e0:	2320      	movs	r3, #32
 80034e2:	4319      	orrs	r1, r3
 80034e4:	6021      	str	r1, [r4, #0]
 80034e6:	2710      	movs	r7, #16
 80034e8:	2d00      	cmp	r5, #0
 80034ea:	d1b2      	bne.n	8003452 <_printf_i+0xce>
 80034ec:	2320      	movs	r3, #32
 80034ee:	6822      	ldr	r2, [r4, #0]
 80034f0:	439a      	bics	r2, r3
 80034f2:	6022      	str	r2, [r4, #0]
 80034f4:	e7ad      	b.n	8003452 <_printf_i+0xce>
 80034f6:	2220      	movs	r2, #32
 80034f8:	6809      	ldr	r1, [r1, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	6022      	str	r2, [r4, #0]
 80034fe:	0022      	movs	r2, r4
 8003500:	2178      	movs	r1, #120	; 0x78
 8003502:	3245      	adds	r2, #69	; 0x45
 8003504:	7011      	strb	r1, [r2, #0]
 8003506:	4a27      	ldr	r2, [pc, #156]	; (80035a4 <_printf_i+0x220>)
 8003508:	e7e1      	b.n	80034ce <_printf_i+0x14a>
 800350a:	0648      	lsls	r0, r1, #25
 800350c:	d5e6      	bpl.n	80034dc <_printf_i+0x158>
 800350e:	b2ad      	uxth	r5, r5
 8003510:	e7e4      	b.n	80034dc <_printf_i+0x158>
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	680d      	ldr	r5, [r1, #0]
 8003516:	1d10      	adds	r0, r2, #4
 8003518:	6949      	ldr	r1, [r1, #20]
 800351a:	6018      	str	r0, [r3, #0]
 800351c:	6813      	ldr	r3, [r2, #0]
 800351e:	062e      	lsls	r6, r5, #24
 8003520:	d501      	bpl.n	8003526 <_printf_i+0x1a2>
 8003522:	6019      	str	r1, [r3, #0]
 8003524:	e002      	b.n	800352c <_printf_i+0x1a8>
 8003526:	066d      	lsls	r5, r5, #25
 8003528:	d5fb      	bpl.n	8003522 <_printf_i+0x19e>
 800352a:	8019      	strh	r1, [r3, #0]
 800352c:	2300      	movs	r3, #0
 800352e:	9e04      	ldr	r6, [sp, #16]
 8003530:	6123      	str	r3, [r4, #16]
 8003532:	e7bb      	b.n	80034ac <_printf_i+0x128>
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	1d11      	adds	r1, r2, #4
 8003538:	6019      	str	r1, [r3, #0]
 800353a:	6816      	ldr	r6, [r2, #0]
 800353c:	2100      	movs	r1, #0
 800353e:	0030      	movs	r0, r6
 8003540:	6862      	ldr	r2, [r4, #4]
 8003542:	f000 f831 	bl	80035a8 <memchr>
 8003546:	2800      	cmp	r0, #0
 8003548:	d001      	beq.n	800354e <_printf_i+0x1ca>
 800354a:	1b80      	subs	r0, r0, r6
 800354c:	6060      	str	r0, [r4, #4]
 800354e:	6863      	ldr	r3, [r4, #4]
 8003550:	6123      	str	r3, [r4, #16]
 8003552:	2300      	movs	r3, #0
 8003554:	9a04      	ldr	r2, [sp, #16]
 8003556:	7013      	strb	r3, [r2, #0]
 8003558:	e7a8      	b.n	80034ac <_printf_i+0x128>
 800355a:	6923      	ldr	r3, [r4, #16]
 800355c:	0032      	movs	r2, r6
 800355e:	9906      	ldr	r1, [sp, #24]
 8003560:	9805      	ldr	r0, [sp, #20]
 8003562:	9d07      	ldr	r5, [sp, #28]
 8003564:	47a8      	blx	r5
 8003566:	1c43      	adds	r3, r0, #1
 8003568:	d0aa      	beq.n	80034c0 <_printf_i+0x13c>
 800356a:	6823      	ldr	r3, [r4, #0]
 800356c:	079b      	lsls	r3, r3, #30
 800356e:	d415      	bmi.n	800359c <_printf_i+0x218>
 8003570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003572:	68e0      	ldr	r0, [r4, #12]
 8003574:	4298      	cmp	r0, r3
 8003576:	daa5      	bge.n	80034c4 <_printf_i+0x140>
 8003578:	0018      	movs	r0, r3
 800357a:	e7a3      	b.n	80034c4 <_printf_i+0x140>
 800357c:	0022      	movs	r2, r4
 800357e:	2301      	movs	r3, #1
 8003580:	9906      	ldr	r1, [sp, #24]
 8003582:	9805      	ldr	r0, [sp, #20]
 8003584:	9e07      	ldr	r6, [sp, #28]
 8003586:	3219      	adds	r2, #25
 8003588:	47b0      	blx	r6
 800358a:	1c43      	adds	r3, r0, #1
 800358c:	d098      	beq.n	80034c0 <_printf_i+0x13c>
 800358e:	3501      	adds	r5, #1
 8003590:	68e3      	ldr	r3, [r4, #12]
 8003592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003594:	1a9b      	subs	r3, r3, r2
 8003596:	42ab      	cmp	r3, r5
 8003598:	dcf0      	bgt.n	800357c <_printf_i+0x1f8>
 800359a:	e7e9      	b.n	8003570 <_printf_i+0x1ec>
 800359c:	2500      	movs	r5, #0
 800359e:	e7f7      	b.n	8003590 <_printf_i+0x20c>
 80035a0:	08003a89 	.word	0x08003a89
 80035a4:	08003a9a 	.word	0x08003a9a

080035a8 <memchr>:
 80035a8:	b2c9      	uxtb	r1, r1
 80035aa:	1882      	adds	r2, r0, r2
 80035ac:	4290      	cmp	r0, r2
 80035ae:	d101      	bne.n	80035b4 <memchr+0xc>
 80035b0:	2000      	movs	r0, #0
 80035b2:	4770      	bx	lr
 80035b4:	7803      	ldrb	r3, [r0, #0]
 80035b6:	428b      	cmp	r3, r1
 80035b8:	d0fb      	beq.n	80035b2 <memchr+0xa>
 80035ba:	3001      	adds	r0, #1
 80035bc:	e7f6      	b.n	80035ac <memchr+0x4>

080035be <memcpy>:
 80035be:	2300      	movs	r3, #0
 80035c0:	b510      	push	{r4, lr}
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d100      	bne.n	80035c8 <memcpy+0xa>
 80035c6:	bd10      	pop	{r4, pc}
 80035c8:	5ccc      	ldrb	r4, [r1, r3]
 80035ca:	54c4      	strb	r4, [r0, r3]
 80035cc:	3301      	adds	r3, #1
 80035ce:	e7f8      	b.n	80035c2 <memcpy+0x4>

080035d0 <memmove>:
 80035d0:	b510      	push	{r4, lr}
 80035d2:	4288      	cmp	r0, r1
 80035d4:	d902      	bls.n	80035dc <memmove+0xc>
 80035d6:	188b      	adds	r3, r1, r2
 80035d8:	4298      	cmp	r0, r3
 80035da:	d303      	bcc.n	80035e4 <memmove+0x14>
 80035dc:	2300      	movs	r3, #0
 80035de:	e007      	b.n	80035f0 <memmove+0x20>
 80035e0:	5c8b      	ldrb	r3, [r1, r2]
 80035e2:	5483      	strb	r3, [r0, r2]
 80035e4:	3a01      	subs	r2, #1
 80035e6:	d2fb      	bcs.n	80035e0 <memmove+0x10>
 80035e8:	bd10      	pop	{r4, pc}
 80035ea:	5ccc      	ldrb	r4, [r1, r3]
 80035ec:	54c4      	strb	r4, [r0, r3]
 80035ee:	3301      	adds	r3, #1
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d1fa      	bne.n	80035ea <memmove+0x1a>
 80035f4:	e7f8      	b.n	80035e8 <memmove+0x18>
	...

080035f8 <_free_r>:
 80035f8:	b570      	push	{r4, r5, r6, lr}
 80035fa:	0005      	movs	r5, r0
 80035fc:	2900      	cmp	r1, #0
 80035fe:	d010      	beq.n	8003622 <_free_r+0x2a>
 8003600:	1f0c      	subs	r4, r1, #4
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	2b00      	cmp	r3, #0
 8003606:	da00      	bge.n	800360a <_free_r+0x12>
 8003608:	18e4      	adds	r4, r4, r3
 800360a:	0028      	movs	r0, r5
 800360c:	f000 f918 	bl	8003840 <__malloc_lock>
 8003610:	4a1d      	ldr	r2, [pc, #116]	; (8003688 <_free_r+0x90>)
 8003612:	6813      	ldr	r3, [r2, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d105      	bne.n	8003624 <_free_r+0x2c>
 8003618:	6063      	str	r3, [r4, #4]
 800361a:	6014      	str	r4, [r2, #0]
 800361c:	0028      	movs	r0, r5
 800361e:	f000 f917 	bl	8003850 <__malloc_unlock>
 8003622:	bd70      	pop	{r4, r5, r6, pc}
 8003624:	42a3      	cmp	r3, r4
 8003626:	d908      	bls.n	800363a <_free_r+0x42>
 8003628:	6821      	ldr	r1, [r4, #0]
 800362a:	1860      	adds	r0, r4, r1
 800362c:	4283      	cmp	r3, r0
 800362e:	d1f3      	bne.n	8003618 <_free_r+0x20>
 8003630:	6818      	ldr	r0, [r3, #0]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	1841      	adds	r1, r0, r1
 8003636:	6021      	str	r1, [r4, #0]
 8003638:	e7ee      	b.n	8003618 <_free_r+0x20>
 800363a:	001a      	movs	r2, r3
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <_free_r+0x4e>
 8003642:	42a3      	cmp	r3, r4
 8003644:	d9f9      	bls.n	800363a <_free_r+0x42>
 8003646:	6811      	ldr	r1, [r2, #0]
 8003648:	1850      	adds	r0, r2, r1
 800364a:	42a0      	cmp	r0, r4
 800364c:	d10b      	bne.n	8003666 <_free_r+0x6e>
 800364e:	6820      	ldr	r0, [r4, #0]
 8003650:	1809      	adds	r1, r1, r0
 8003652:	1850      	adds	r0, r2, r1
 8003654:	6011      	str	r1, [r2, #0]
 8003656:	4283      	cmp	r3, r0
 8003658:	d1e0      	bne.n	800361c <_free_r+0x24>
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	1841      	adds	r1, r0, r1
 8003660:	6011      	str	r1, [r2, #0]
 8003662:	6053      	str	r3, [r2, #4]
 8003664:	e7da      	b.n	800361c <_free_r+0x24>
 8003666:	42a0      	cmp	r0, r4
 8003668:	d902      	bls.n	8003670 <_free_r+0x78>
 800366a:	230c      	movs	r3, #12
 800366c:	602b      	str	r3, [r5, #0]
 800366e:	e7d5      	b.n	800361c <_free_r+0x24>
 8003670:	6821      	ldr	r1, [r4, #0]
 8003672:	1860      	adds	r0, r4, r1
 8003674:	4283      	cmp	r3, r0
 8003676:	d103      	bne.n	8003680 <_free_r+0x88>
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	1841      	adds	r1, r0, r1
 800367e:	6021      	str	r1, [r4, #0]
 8003680:	6063      	str	r3, [r4, #4]
 8003682:	6054      	str	r4, [r2, #4]
 8003684:	e7ca      	b.n	800361c <_free_r+0x24>
 8003686:	46c0      	nop			; (mov r8, r8)
 8003688:	2000016c 	.word	0x2000016c

0800368c <sbrk_aligned>:
 800368c:	b570      	push	{r4, r5, r6, lr}
 800368e:	4e0f      	ldr	r6, [pc, #60]	; (80036cc <sbrk_aligned+0x40>)
 8003690:	000d      	movs	r5, r1
 8003692:	6831      	ldr	r1, [r6, #0]
 8003694:	0004      	movs	r4, r0
 8003696:	2900      	cmp	r1, #0
 8003698:	d102      	bne.n	80036a0 <sbrk_aligned+0x14>
 800369a:	f000 f8bf 	bl	800381c <_sbrk_r>
 800369e:	6030      	str	r0, [r6, #0]
 80036a0:	0029      	movs	r1, r5
 80036a2:	0020      	movs	r0, r4
 80036a4:	f000 f8ba 	bl	800381c <_sbrk_r>
 80036a8:	1c43      	adds	r3, r0, #1
 80036aa:	d00a      	beq.n	80036c2 <sbrk_aligned+0x36>
 80036ac:	2303      	movs	r3, #3
 80036ae:	1cc5      	adds	r5, r0, #3
 80036b0:	439d      	bics	r5, r3
 80036b2:	42a8      	cmp	r0, r5
 80036b4:	d007      	beq.n	80036c6 <sbrk_aligned+0x3a>
 80036b6:	1a29      	subs	r1, r5, r0
 80036b8:	0020      	movs	r0, r4
 80036ba:	f000 f8af 	bl	800381c <_sbrk_r>
 80036be:	1c43      	adds	r3, r0, #1
 80036c0:	d101      	bne.n	80036c6 <sbrk_aligned+0x3a>
 80036c2:	2501      	movs	r5, #1
 80036c4:	426d      	negs	r5, r5
 80036c6:	0028      	movs	r0, r5
 80036c8:	bd70      	pop	{r4, r5, r6, pc}
 80036ca:	46c0      	nop			; (mov r8, r8)
 80036cc:	20000170 	.word	0x20000170

080036d0 <_malloc_r>:
 80036d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036d2:	2203      	movs	r2, #3
 80036d4:	1ccb      	adds	r3, r1, #3
 80036d6:	4393      	bics	r3, r2
 80036d8:	3308      	adds	r3, #8
 80036da:	0006      	movs	r6, r0
 80036dc:	001f      	movs	r7, r3
 80036de:	2b0c      	cmp	r3, #12
 80036e0:	d232      	bcs.n	8003748 <_malloc_r+0x78>
 80036e2:	270c      	movs	r7, #12
 80036e4:	42b9      	cmp	r1, r7
 80036e6:	d831      	bhi.n	800374c <_malloc_r+0x7c>
 80036e8:	0030      	movs	r0, r6
 80036ea:	f000 f8a9 	bl	8003840 <__malloc_lock>
 80036ee:	4d32      	ldr	r5, [pc, #200]	; (80037b8 <_malloc_r+0xe8>)
 80036f0:	682b      	ldr	r3, [r5, #0]
 80036f2:	001c      	movs	r4, r3
 80036f4:	2c00      	cmp	r4, #0
 80036f6:	d12e      	bne.n	8003756 <_malloc_r+0x86>
 80036f8:	0039      	movs	r1, r7
 80036fa:	0030      	movs	r0, r6
 80036fc:	f7ff ffc6 	bl	800368c <sbrk_aligned>
 8003700:	0004      	movs	r4, r0
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	d11e      	bne.n	8003744 <_malloc_r+0x74>
 8003706:	682c      	ldr	r4, [r5, #0]
 8003708:	0025      	movs	r5, r4
 800370a:	2d00      	cmp	r5, #0
 800370c:	d14a      	bne.n	80037a4 <_malloc_r+0xd4>
 800370e:	6823      	ldr	r3, [r4, #0]
 8003710:	0029      	movs	r1, r5
 8003712:	18e3      	adds	r3, r4, r3
 8003714:	0030      	movs	r0, r6
 8003716:	9301      	str	r3, [sp, #4]
 8003718:	f000 f880 	bl	800381c <_sbrk_r>
 800371c:	9b01      	ldr	r3, [sp, #4]
 800371e:	4283      	cmp	r3, r0
 8003720:	d143      	bne.n	80037aa <_malloc_r+0xda>
 8003722:	6823      	ldr	r3, [r4, #0]
 8003724:	3703      	adds	r7, #3
 8003726:	1aff      	subs	r7, r7, r3
 8003728:	2303      	movs	r3, #3
 800372a:	439f      	bics	r7, r3
 800372c:	3708      	adds	r7, #8
 800372e:	2f0c      	cmp	r7, #12
 8003730:	d200      	bcs.n	8003734 <_malloc_r+0x64>
 8003732:	270c      	movs	r7, #12
 8003734:	0039      	movs	r1, r7
 8003736:	0030      	movs	r0, r6
 8003738:	f7ff ffa8 	bl	800368c <sbrk_aligned>
 800373c:	1c43      	adds	r3, r0, #1
 800373e:	d034      	beq.n	80037aa <_malloc_r+0xda>
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	19df      	adds	r7, r3, r7
 8003744:	6027      	str	r7, [r4, #0]
 8003746:	e013      	b.n	8003770 <_malloc_r+0xa0>
 8003748:	2b00      	cmp	r3, #0
 800374a:	dacb      	bge.n	80036e4 <_malloc_r+0x14>
 800374c:	230c      	movs	r3, #12
 800374e:	2500      	movs	r5, #0
 8003750:	6033      	str	r3, [r6, #0]
 8003752:	0028      	movs	r0, r5
 8003754:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003756:	6822      	ldr	r2, [r4, #0]
 8003758:	1bd1      	subs	r1, r2, r7
 800375a:	d420      	bmi.n	800379e <_malloc_r+0xce>
 800375c:	290b      	cmp	r1, #11
 800375e:	d917      	bls.n	8003790 <_malloc_r+0xc0>
 8003760:	19e2      	adds	r2, r4, r7
 8003762:	6027      	str	r7, [r4, #0]
 8003764:	42a3      	cmp	r3, r4
 8003766:	d111      	bne.n	800378c <_malloc_r+0xbc>
 8003768:	602a      	str	r2, [r5, #0]
 800376a:	6863      	ldr	r3, [r4, #4]
 800376c:	6011      	str	r1, [r2, #0]
 800376e:	6053      	str	r3, [r2, #4]
 8003770:	0030      	movs	r0, r6
 8003772:	0025      	movs	r5, r4
 8003774:	f000 f86c 	bl	8003850 <__malloc_unlock>
 8003778:	2207      	movs	r2, #7
 800377a:	350b      	adds	r5, #11
 800377c:	1d23      	adds	r3, r4, #4
 800377e:	4395      	bics	r5, r2
 8003780:	1aea      	subs	r2, r5, r3
 8003782:	429d      	cmp	r5, r3
 8003784:	d0e5      	beq.n	8003752 <_malloc_r+0x82>
 8003786:	1b5b      	subs	r3, r3, r5
 8003788:	50a3      	str	r3, [r4, r2]
 800378a:	e7e2      	b.n	8003752 <_malloc_r+0x82>
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	e7ec      	b.n	800376a <_malloc_r+0x9a>
 8003790:	6862      	ldr	r2, [r4, #4]
 8003792:	42a3      	cmp	r3, r4
 8003794:	d101      	bne.n	800379a <_malloc_r+0xca>
 8003796:	602a      	str	r2, [r5, #0]
 8003798:	e7ea      	b.n	8003770 <_malloc_r+0xa0>
 800379a:	605a      	str	r2, [r3, #4]
 800379c:	e7e8      	b.n	8003770 <_malloc_r+0xa0>
 800379e:	0023      	movs	r3, r4
 80037a0:	6864      	ldr	r4, [r4, #4]
 80037a2:	e7a7      	b.n	80036f4 <_malloc_r+0x24>
 80037a4:	002c      	movs	r4, r5
 80037a6:	686d      	ldr	r5, [r5, #4]
 80037a8:	e7af      	b.n	800370a <_malloc_r+0x3a>
 80037aa:	230c      	movs	r3, #12
 80037ac:	0030      	movs	r0, r6
 80037ae:	6033      	str	r3, [r6, #0]
 80037b0:	f000 f84e 	bl	8003850 <__malloc_unlock>
 80037b4:	e7cd      	b.n	8003752 <_malloc_r+0x82>
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	2000016c 	.word	0x2000016c

080037bc <_realloc_r>:
 80037bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037be:	0007      	movs	r7, r0
 80037c0:	000e      	movs	r6, r1
 80037c2:	0014      	movs	r4, r2
 80037c4:	2900      	cmp	r1, #0
 80037c6:	d105      	bne.n	80037d4 <_realloc_r+0x18>
 80037c8:	0011      	movs	r1, r2
 80037ca:	f7ff ff81 	bl	80036d0 <_malloc_r>
 80037ce:	0005      	movs	r5, r0
 80037d0:	0028      	movs	r0, r5
 80037d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80037d4:	2a00      	cmp	r2, #0
 80037d6:	d103      	bne.n	80037e0 <_realloc_r+0x24>
 80037d8:	f7ff ff0e 	bl	80035f8 <_free_r>
 80037dc:	0025      	movs	r5, r4
 80037de:	e7f7      	b.n	80037d0 <_realloc_r+0x14>
 80037e0:	f000 f83e 	bl	8003860 <_malloc_usable_size_r>
 80037e4:	9001      	str	r0, [sp, #4]
 80037e6:	4284      	cmp	r4, r0
 80037e8:	d803      	bhi.n	80037f2 <_realloc_r+0x36>
 80037ea:	0035      	movs	r5, r6
 80037ec:	0843      	lsrs	r3, r0, #1
 80037ee:	42a3      	cmp	r3, r4
 80037f0:	d3ee      	bcc.n	80037d0 <_realloc_r+0x14>
 80037f2:	0021      	movs	r1, r4
 80037f4:	0038      	movs	r0, r7
 80037f6:	f7ff ff6b 	bl	80036d0 <_malloc_r>
 80037fa:	1e05      	subs	r5, r0, #0
 80037fc:	d0e8      	beq.n	80037d0 <_realloc_r+0x14>
 80037fe:	9b01      	ldr	r3, [sp, #4]
 8003800:	0022      	movs	r2, r4
 8003802:	429c      	cmp	r4, r3
 8003804:	d900      	bls.n	8003808 <_realloc_r+0x4c>
 8003806:	001a      	movs	r2, r3
 8003808:	0031      	movs	r1, r6
 800380a:	0028      	movs	r0, r5
 800380c:	f7ff fed7 	bl	80035be <memcpy>
 8003810:	0031      	movs	r1, r6
 8003812:	0038      	movs	r0, r7
 8003814:	f7ff fef0 	bl	80035f8 <_free_r>
 8003818:	e7da      	b.n	80037d0 <_realloc_r+0x14>
	...

0800381c <_sbrk_r>:
 800381c:	2300      	movs	r3, #0
 800381e:	b570      	push	{r4, r5, r6, lr}
 8003820:	4d06      	ldr	r5, [pc, #24]	; (800383c <_sbrk_r+0x20>)
 8003822:	0004      	movs	r4, r0
 8003824:	0008      	movs	r0, r1
 8003826:	602b      	str	r3, [r5, #0]
 8003828:	f7fd fd94 	bl	8001354 <_sbrk>
 800382c:	1c43      	adds	r3, r0, #1
 800382e:	d103      	bne.n	8003838 <_sbrk_r+0x1c>
 8003830:	682b      	ldr	r3, [r5, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d000      	beq.n	8003838 <_sbrk_r+0x1c>
 8003836:	6023      	str	r3, [r4, #0]
 8003838:	bd70      	pop	{r4, r5, r6, pc}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	20000174 	.word	0x20000174

08003840 <__malloc_lock>:
 8003840:	b510      	push	{r4, lr}
 8003842:	4802      	ldr	r0, [pc, #8]	; (800384c <__malloc_lock+0xc>)
 8003844:	f000 f814 	bl	8003870 <__retarget_lock_acquire_recursive>
 8003848:	bd10      	pop	{r4, pc}
 800384a:	46c0      	nop			; (mov r8, r8)
 800384c:	20000178 	.word	0x20000178

08003850 <__malloc_unlock>:
 8003850:	b510      	push	{r4, lr}
 8003852:	4802      	ldr	r0, [pc, #8]	; (800385c <__malloc_unlock+0xc>)
 8003854:	f000 f80d 	bl	8003872 <__retarget_lock_release_recursive>
 8003858:	bd10      	pop	{r4, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	20000178 	.word	0x20000178

08003860 <_malloc_usable_size_r>:
 8003860:	1f0b      	subs	r3, r1, #4
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	1f18      	subs	r0, r3, #4
 8003866:	2b00      	cmp	r3, #0
 8003868:	da01      	bge.n	800386e <_malloc_usable_size_r+0xe>
 800386a:	580b      	ldr	r3, [r1, r0]
 800386c:	18c0      	adds	r0, r0, r3
 800386e:	4770      	bx	lr

08003870 <__retarget_lock_acquire_recursive>:
 8003870:	4770      	bx	lr

08003872 <__retarget_lock_release_recursive>:
 8003872:	4770      	bx	lr

08003874 <_init>:
 8003874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003876:	46c0      	nop			; (mov r8, r8)
 8003878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800387a:	bc08      	pop	{r3}
 800387c:	469e      	mov	lr, r3
 800387e:	4770      	bx	lr

08003880 <_fini>:
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	46c0      	nop			; (mov r8, r8)
 8003884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003886:	bc08      	pop	{r3}
 8003888:	469e      	mov	lr, r3
 800388a:	4770      	bx	lr
