// Seed: 2733260426
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4
);
  reg id_6;
  ;
  always @(posedge -1 or posedge id_2) begin : LABEL_0
    if (1) begin : LABEL_1
      id_6 <= id_1;
    end else id_6 <= -1;
  end
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5
);
  reg id_7;
  ;
  always @(negedge -1) begin : LABEL_0
    id_7 = id_5;
    if (1 == 1) id_7 = id_3 * -1'b0;
  end
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = 1;
  assign id_7 = 1;
endmodule
