Loading plugins phase: Elapsed time ==> 0s.276ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.375ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.066ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  EZI2C.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 EZI2C.v -verilog
======================================================================

======================================================================
Compiling:  EZI2C.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 EZI2C.v -verilog
======================================================================

======================================================================
Compiling:  EZI2C.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 -verilog EZI2C.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 05 17:13:07 2016


======================================================================
Compiling:  EZI2C.v
Program  :   vpp
Options  :    -yv2 -q10 EZI2C.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 05 17:13:07 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'EZI2C.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  EZI2C.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 -verilog EZI2C.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 05 17:13:07 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\codegentemp\EZI2C.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\codegentemp\EZI2C.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  EZI2C.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 -verilog EZI2C.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 05 17:13:08 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\codegentemp\EZI2C.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\codegentemp\EZI2C.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_8
	Net_4
	\Counter:Net_49\
	\Counter:Net_82\
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_91\
	\Counter:Net_102\
	\Counter:CounterUDB:ctrl_cmod_2\
	\Counter:CounterUDB:ctrl_cmod_1\
	\Counter:CounterUDB:ctrl_cmod_0\
	Net_5
	\Counter:CounterUDB:reload_tc\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:PWMUDB:compare2\
	\PWM2:Net_101\
	Net_214
	Net_215
	\PWM2:PWMUDB:MODULE_1:b_31\
	\PWM2:PWMUDB:MODULE_1:b_30\
	\PWM2:PWMUDB:MODULE_1:b_29\
	\PWM2:PWMUDB:MODULE_1:b_28\
	\PWM2:PWMUDB:MODULE_1:b_27\
	\PWM2:PWMUDB:MODULE_1:b_26\
	\PWM2:PWMUDB:MODULE_1:b_25\
	\PWM2:PWMUDB:MODULE_1:b_24\
	\PWM2:PWMUDB:MODULE_1:b_23\
	\PWM2:PWMUDB:MODULE_1:b_22\
	\PWM2:PWMUDB:MODULE_1:b_21\
	\PWM2:PWMUDB:MODULE_1:b_20\
	\PWM2:PWMUDB:MODULE_1:b_19\
	\PWM2:PWMUDB:MODULE_1:b_18\
	\PWM2:PWMUDB:MODULE_1:b_17\
	\PWM2:PWMUDB:MODULE_1:b_16\
	\PWM2:PWMUDB:MODULE_1:b_15\
	\PWM2:PWMUDB:MODULE_1:b_14\
	\PWM2:PWMUDB:MODULE_1:b_13\
	\PWM2:PWMUDB:MODULE_1:b_12\
	\PWM2:PWMUDB:MODULE_1:b_11\
	\PWM2:PWMUDB:MODULE_1:b_10\
	\PWM2:PWMUDB:MODULE_1:b_9\
	\PWM2:PWMUDB:MODULE_1:b_8\
	\PWM2:PWMUDB:MODULE_1:b_7\
	\PWM2:PWMUDB:MODULE_1:b_6\
	\PWM2:PWMUDB:MODULE_1:b_5\
	\PWM2:PWMUDB:MODULE_1:b_4\
	\PWM2:PWMUDB:MODULE_1:b_3\
	\PWM2:PWMUDB:MODULE_1:b_2\
	\PWM2:PWMUDB:MODULE_1:b_1\
	\PWM2:PWMUDB:MODULE_1:b_0\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_216
	Net_213
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	\PWM1:Net_101\
	Net_225
	Net_226
	\PWM1:PWMUDB:MODULE_2:b_31\
	\PWM1:PWMUDB:MODULE_2:b_30\
	\PWM1:PWMUDB:MODULE_2:b_29\
	\PWM1:PWMUDB:MODULE_2:b_28\
	\PWM1:PWMUDB:MODULE_2:b_27\
	\PWM1:PWMUDB:MODULE_2:b_26\
	\PWM1:PWMUDB:MODULE_2:b_25\
	\PWM1:PWMUDB:MODULE_2:b_24\
	\PWM1:PWMUDB:MODULE_2:b_23\
	\PWM1:PWMUDB:MODULE_2:b_22\
	\PWM1:PWMUDB:MODULE_2:b_21\
	\PWM1:PWMUDB:MODULE_2:b_20\
	\PWM1:PWMUDB:MODULE_2:b_19\
	\PWM1:PWMUDB:MODULE_2:b_18\
	\PWM1:PWMUDB:MODULE_2:b_17\
	\PWM1:PWMUDB:MODULE_2:b_16\
	\PWM1:PWMUDB:MODULE_2:b_15\
	\PWM1:PWMUDB:MODULE_2:b_14\
	\PWM1:PWMUDB:MODULE_2:b_13\
	\PWM1:PWMUDB:MODULE_2:b_12\
	\PWM1:PWMUDB:MODULE_2:b_11\
	\PWM1:PWMUDB:MODULE_2:b_10\
	\PWM1:PWMUDB:MODULE_2:b_9\
	\PWM1:PWMUDB:MODULE_2:b_8\
	\PWM1:PWMUDB:MODULE_2:b_7\
	\PWM1:PWMUDB:MODULE_2:b_6\
	\PWM1:PWMUDB:MODULE_2:b_5\
	\PWM1:PWMUDB:MODULE_2:b_4\
	\PWM1:PWMUDB:MODULE_2:b_3\
	\PWM1:PWMUDB:MODULE_2:b_2\
	\PWM1:PWMUDB:MODULE_2:b_1\
	\PWM1:PWMUDB:MODULE_2:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_227
	Net_224
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\

    Synthesized names
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 281 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C:Net_145\ to \I2C:Net_190\
Aliasing tmpOE__Pin_1_net_1 to \I2C:Net_190\
Aliasing tmpOE__Pin_1_net_0 to \I2C:Net_190\
Aliasing zero to \I2C:Net_128\
Aliasing one to \I2C:Net_190\
Aliasing tmpOE__step_net_0 to \I2C:Net_190\
Aliasing tmpOE__Dir_step_net_0 to \I2C:Net_190\
Aliasing \Counter:CounterUDB:ctrl_capmode_1\ to \I2C:Net_128\
Aliasing \Counter:CounterUDB:ctrl_capmode_0\ to \I2C:Net_128\
Aliasing \Counter:CounterUDB:capt_rising\ to \I2C:Net_128\
Aliasing \Counter:CounterUDB:reload\ to \I2C:Net_128\
Aliasing Net_440 to \I2C:Net_128\
Aliasing \Counter:CounterUDB:underflow\ to \Counter:CounterUDB:status_1\
Aliasing \PWM2:PWMUDB:hwCapture\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:trig_out\ to \I2C:Net_190\
Aliasing Net_544 to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:final_kill\ to \I2C:Net_190\
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:status_6\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:status_4\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:cmp2\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:cs_addr_0\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:pwm1_i\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:pwm2_i\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_23\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_22\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_21\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_20\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_19\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_18\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_17\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_16\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_15\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_14\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_13\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_12\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_11\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_10\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_9\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_8\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_7\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_6\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_5\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_4\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_3\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:a_2\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C:Net_190\
Aliasing \PWM1:PWMUDB:hwCapture\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:trig_out\ to \I2C:Net_190\
Aliasing Net_663 to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:final_kill\ to \I2C:Net_190\
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:status_6\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:status_4\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:cmp2\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm1_i\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:pwm2_i\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C:Net_190\
Aliasing \Counter:CounterUDB:prevCapture\\D\ to \I2C:Net_128\
Aliasing \Counter:CounterUDB:cmp_out_reg_i\\D\ to \Counter:CounterUDB:prevCompare\\D\
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to \I2C:Net_190\
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:trig_last\\D\ to \I2C:Net_128\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to \I2C:Net_190\
Aliasing \PWM2:PWMUDB:prevCompare1\\D\ to \PWM2:PWMUDB:pwm_temp\
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to \I2C:Net_190\
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:trig_last\\D\ to \I2C:Net_128\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to \I2C:Net_190\
Aliasing \PWM1:PWMUDB:prevCompare1\\D\ to \PWM1:PWMUDB:pwm_temp\
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Removing Rhs of wire \I2C:tmpOE__cy_bufoe_1_net_0\[8] = \I2C:Net_190\[10]
Removing Lhs of wire \I2C:tmpOE__cy_bufoe_2_net_0\[12] = \I2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire \I2C:Net_145\[14] = \I2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Rhs of wire tmpOE__Pin_1_net_1[17] = \I2C:tmpOE__cy_bufoe_1_net_0\[8]
Removing Lhs of wire tmpOE__Pin_1_net_0[18] = tmpOE__Pin_1_net_1[17]
Removing Rhs of wire zero[19] = \I2C:Net_128\[1]
Removing Lhs of wire one[23] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__step_net_0[28] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire tmpOE__Dir_step_net_0[37] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_1\[56] = zero[19]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_0\[57] = zero[19]
Removing Lhs of wire \Counter:CounterUDB:ctrl_enable\[69] = \Counter:CounterUDB:control_7\[61]
Removing Lhs of wire \Counter:CounterUDB:capt_rising\[71] = zero[19]
Removing Lhs of wire \Counter:CounterUDB:capt_falling\[72] = \Counter:CounterUDB:prevCapture\[70]
Removing Lhs of wire \Counter:CounterUDB:reload\[75] = zero[19]
Removing Lhs of wire \Counter:CounterUDB:final_enable\[76] = \Counter:CounterUDB:control_7\[61]
Removing Lhs of wire \Counter:CounterUDB:counter_enable\[77] = \Counter:CounterUDB:control_7\[61]
Removing Rhs of wire \Counter:CounterUDB:status_0\[78] = \Counter:CounterUDB:cmp_out_status\[79]
Removing Rhs of wire \Counter:CounterUDB:status_1\[80] = \Counter:CounterUDB:per_zero\[81]
Removing Rhs of wire \Counter:CounterUDB:status_2\[82] = \Counter:CounterUDB:overflow_status\[83]
Removing Rhs of wire \Counter:CounterUDB:status_3\[84] = \Counter:CounterUDB:underflow_status\[85]
Removing Lhs of wire \Counter:CounterUDB:status_4\[86] = \Counter:CounterUDB:hwCapture\[74]
Removing Rhs of wire \Counter:CounterUDB:status_5\[87] = \Counter:CounterUDB:fifo_full\[88]
Removing Rhs of wire \Counter:CounterUDB:status_6\[89] = \Counter:CounterUDB:fifo_nempty\[90]
Removing Lhs of wire Net_440[92] = zero[19]
Removing Rhs of wire \Counter:CounterUDB:overflow\[93] = \Counter:CounterUDB:per_FF\[94]
Removing Lhs of wire \Counter:CounterUDB:underflow\[95] = \Counter:CounterUDB:status_1\[80]
Removing Rhs of wire \Counter:CounterUDB:cmp_out_i\[100] = \Counter:CounterUDB:cmp_equal\[101]
Removing Rhs of wire Net_276[106] = \PWM1:Net_96\[601]
Removing Rhs of wire Net_276[106] = \PWM1:PWMUDB:pwm_i_reg\[593]
Removing Rhs of wire Net_530[108] = \PWM2:Net_96\[269]
Removing Rhs of wire Net_530[108] = \PWM2:PWMUDB:pwm_i_reg\[261]
Removing Lhs of wire \Counter:CounterUDB:dp_dir\[112] = \Counter:CounterUDB:upcnt_det\[109]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_2\[114] = \Counter:CounterUDB:upcnt_det\[109]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_1\[115] = \Counter:CounterUDB:count_enable\[111]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_0\[116] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[158] = \PWM2:PWMUDB:control_7\[150]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[168] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[169] = \PWM2:PWMUDB:control_7\[150]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[173] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[175] = zero[19]
Removing Lhs of wire Net_544[176] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[177] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[178] = \PWM2:PWMUDB:runmode_enable\[174]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[182] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[183] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[184] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[185] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[188] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_1_1\[192] = \PWM2:PWMUDB:MODULE_1:g2:a0:s_1\[431]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_1_0\[194] = \PWM2:PWMUDB:MODULE_1:g2:a0:s_0\[432]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[195] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[196] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[197] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[198] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[201] = zero[19]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[202] = \PWM2:PWMUDB:final_kill_reg\[216]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[203] = zero[19]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[204] = \PWM2:PWMUDB:fifo_full\[223]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[206] = \PWM2:PWMUDB:cmp2_status_reg\[215]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[207] = \PWM2:PWMUDB:cmp1_status_reg\[214]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status\[212] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cmp2\[213] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[217] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[218] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[219] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[220] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[221] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[222] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[224] = \PWM2:PWMUDB:tc_i\[180]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[225] = \PWM2:PWMUDB:runmode_enable\[174]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[226] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[259] = \PWM2:PWMUDB:cmp1_less\[230]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i\[264] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i\[266] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[272] = \PWM2:PWMUDB:cmp1\[210]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_23\[313] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_22\[314] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_21\[315] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_20\[316] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_19\[317] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_18\[318] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_17\[319] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_16\[320] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_15\[321] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_14\[322] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_13\[323] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_12\[324] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_11\[325] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_10\[326] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_9\[327] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_8\[328] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_7\[329] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_6\[330] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_5\[331] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_4\[332] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_3\[333] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_2\[334] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_1\[335] = \PWM2:PWMUDB:MODIN1_1\[336]
Removing Lhs of wire \PWM2:PWMUDB:MODIN1_1\[336] = \PWM2:PWMUDB:dith_count_1\[191]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:a_0\[337] = \PWM2:PWMUDB:MODIN1_0\[338]
Removing Lhs of wire \PWM2:PWMUDB:MODIN1_0\[338] = \PWM2:PWMUDB:dith_count_0\[193]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[470] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[471] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[490] = \PWM1:PWMUDB:control_7\[482]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[500] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[501] = \PWM1:PWMUDB:control_7\[482]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[505] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[507] = zero[19]
Removing Lhs of wire Net_663[508] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[509] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[510] = \PWM1:PWMUDB:runmode_enable\[506]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[514] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[515] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[516] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[517] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[520] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_1\[524] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_1\[763]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_0\[526] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_0\[764]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[527] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[528] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[529] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[530] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[533] = zero[19]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[534] = \PWM1:PWMUDB:final_kill_reg\[548]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[535] = zero[19]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[536] = \PWM1:PWMUDB:fifo_full\[555]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[538] = \PWM1:PWMUDB:cmp2_status_reg\[547]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[539] = \PWM1:PWMUDB:cmp1_status_reg\[546]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status\[544] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cmp2\[545] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[549] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[550] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[551] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[552] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[553] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[554] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[556] = \PWM1:PWMUDB:tc_i\[512]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[557] = \PWM1:PWMUDB:runmode_enable\[506]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[558] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[591] = \PWM1:PWMUDB:cmp1_less\[562]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[596] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[598] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[604] = \PWM1:PWMUDB:cmp1\[542]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\[645] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\[646] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\[647] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\[648] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\[649] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\[650] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\[651] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\[652] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\[653] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\[654] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\[655] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\[656] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\[657] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\[658] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\[659] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\[660] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\[661] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\[662] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\[663] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\[664] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\[665] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\[666] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_1\[667] = \PWM1:PWMUDB:MODIN2_1\[668]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_1\[668] = \PWM1:PWMUDB:dith_count_1\[523]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_0\[669] = \PWM1:PWMUDB:MODIN2_0\[670]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_0\[670] = \PWM1:PWMUDB:dith_count_0\[525]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[802] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[803] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \Counter:CounterUDB:prevCapture\\D\[809] = zero[19]
Removing Lhs of wire \Counter:CounterUDB:overflow_reg_i\\D\[810] = \Counter:CounterUDB:overflow\[93]
Removing Lhs of wire \Counter:CounterUDB:underflow_reg_i\\D\[811] = \Counter:CounterUDB:status_1\[80]
Removing Lhs of wire \Counter:CounterUDB:tc_reg_i\\D\[812] = \Counter:CounterUDB:tc_i\[98]
Removing Lhs of wire \Counter:CounterUDB:prevCompare\\D\[813] = \Counter:CounterUDB:cmp_out_i\[100]
Removing Lhs of wire \Counter:CounterUDB:cmp_out_reg_i\\D\[814] = \Counter:CounterUDB:cmp_out_i\[100]
Removing Lhs of wire \Counter:CounterUDB:upcnt_stored\\D\[815] = Net_276[106]
Removing Lhs of wire \Counter:CounterUDB:dwncnt_stored\\D\[816] = Net_530[108]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[817] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[818] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[819] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[822] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[825] = \PWM2:PWMUDB:cmp1\[210]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[826] = \PWM2:PWMUDB:cmp1_status\[211]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[827] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[829] = \PWM2:PWMUDB:pwm_i\[262]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[830] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[831] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[832] = \PWM2:PWMUDB:status_2\[205]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[833] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[834] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[835] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[838] = tmpOE__Pin_1_net_1[17]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[841] = \PWM1:PWMUDB:cmp1\[542]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[842] = \PWM1:PWMUDB:cmp1_status\[543]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[843] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[845] = \PWM1:PWMUDB:pwm_i\[594]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[846] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[847] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[848] = \PWM1:PWMUDB:status_2\[537]

------------------------------------------------------
Aliased 0 equations, 202 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_1_net_1' (cost = 0):
tmpOE__Pin_1_net_1 <=  ('1') ;

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Counter:CounterUDB:capt_either_edge\ <= (\Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:upcnt_det\' (cost = 1):
\Counter:CounterUDB:upcnt_det\ <= ((not \Counter:CounterUDB:upcnt_stored\ and Net_276));

Note:  Expanding virtual equation for '\Counter:CounterUDB:dwncnt_det\' (cost = 1):
\Counter:CounterUDB:dwncnt_det\ <= ((not \Counter:CounterUDB:dwncnt_stored\ and Net_530));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 53 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Counter:CounterUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Counter:CounterUDB:hwCapture\[74] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[228] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[441] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[451] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[461] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[560] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[773] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[783] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[793] = zero[19]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[820] = \PWM2:PWMUDB:control_7\[150]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[828] = zero[19]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[836] = \PWM1:PWMUDB:control_7\[482]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[844] = zero[19]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -dcpsoc3 EZI2C.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.578ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 05 December 2016 17:13:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Desktop\HellYaeh\E4PRJ4-Gruppe1\Test4\EZI2C.cydsn\EZI2C.cyprj -d CY8C5868LTI-LP039 EZI2C.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_478
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_720
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => \I2C:Net_175\ ,
            input => \I2C:Net_174\ ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(1)__PA ,
            fb => \I2C:Net_181\ ,
            input => \I2C:Net_173\ ,
            pad => Pin_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => step(0)__PA ,
            input => Net_2 ,
            pad => step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_step(0)__PA ,
            pad => Dir_step(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:overflow\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:status_1\ * 
              !\Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:upcnt_det\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter:CounterUDB:upcnt_stored\ * Net_276
        );
        Output = \Counter:CounterUDB:upcnt_det\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:upcnt_stored\ * Net_276
            + \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:dwncnt_stored\ * Net_530
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_276 * !Net_530
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:overflow\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:status_1\
        );
        Output = \Counter:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:upcnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \Counter:CounterUDB:upcnt_stored\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:dwncnt_stored\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_530
        );
        Output = \Counter:CounterUDB:dwncnt_stored\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_530, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_530 (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_276, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_276 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_478 ,
            cs_addr_2 => \Counter:CounterUDB:upcnt_det\ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            z0_comb => \Counter:CounterUDB:status_1\ ,
            f0_comb => \Counter:CounterUDB:overflow\ ,
            ce1_comb => \Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_720 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_478 ,
            status_6 => \Counter:CounterUDB:status_6\ ,
            status_5 => \Counter:CounterUDB:status_5\ ,
            status_3 => \Counter:CounterUDB:status_3\ ,
            status_2 => \Counter:CounterUDB:status_2\ ,
            status_1 => \Counter:CounterUDB:status_1\ ,
            status_0 => \Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_720 ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_478 ,
            control_7 => \Counter:CounterUDB:control_7\ ,
            control_6 => \Counter:CounterUDB:control_6\ ,
            control_5 => \Counter:CounterUDB:control_5\ ,
            control_4 => \Counter:CounterUDB:control_4\ ,
            control_3 => \Counter:CounterUDB:control_3\ ,
            control_2 => \Counter:CounterUDB:control_2\ ,
            control_1 => \Counter:CounterUDB:control_1\ ,
            control_0 => \Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_720 ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:isr\
        PORT MAP (
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :  171 :  192 : 10.94 %
  Unique P-terms              :   22 :  362 :  384 :  5.73 %
  Total P-terms               :   22 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.037ms
Tech Mapping phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : Dir_step(0) (fixed)
[IOP=(12)][IoId=(4)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Pin_1(1) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Pin_1_SIOREF_0 (fixed)
IO_3@[IOP=(2)][IoId=(3)] : step(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.392ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.75
                   Pterms :            2.75
               Macrocells :            2.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       6.50 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:status_1\ * 
              !\Counter:CounterUDB:underflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:status_1\
        );
        Output = \Counter:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:overflow\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:overflow\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_720 ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:upcnt_stored\ * Net_276
            + \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:dwncnt_stored\ * Net_530
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_530, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_530 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_276, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_276 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:upcnt_det\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Counter:CounterUDB:upcnt_stored\ * Net_276
        );
        Output = \Counter:CounterUDB:upcnt_det\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_720) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_478 ,
        cs_addr_2 => \Counter:CounterUDB:upcnt_det\ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        z0_comb => \Counter:CounterUDB:status_1\ ,
        f0_comb => \Counter:CounterUDB:overflow\ ,
        ce1_comb => \Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_478 ,
        status_6 => \Counter:CounterUDB:status_6\ ,
        status_5 => \Counter:CounterUDB:status_5\ ,
        status_3 => \Counter:CounterUDB:status_3\ ,
        status_2 => \Counter:CounterUDB:status_2\ ,
        status_1 => \Counter:CounterUDB:status_1\ ,
        status_0 => \Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_478 ,
        control_7 => \Counter:CounterUDB:control_7\ ,
        control_6 => \Counter:CounterUDB:control_6\ ,
        control_5 => \Counter:CounterUDB:control_5\ ,
        control_4 => \Counter:CounterUDB:control_4\ ,
        control_3 => \Counter:CounterUDB:control_3\ ,
        control_2 => \Counter:CounterUDB:control_2\ ,
        control_1 => \Counter:CounterUDB:control_1\ ,
        control_0 => \Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:upcnt_stored\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_276
        );
        Output = \Counter:CounterUDB:upcnt_stored\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:dwncnt_stored\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_478) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_530
        );
        Output = \Counter:CounterUDB:dwncnt_stored\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_276 * !Net_530
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_720 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_720 ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:isr\
        PORT MAP (
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => step(0)__PA ,
        input => Net_2 ,
        pad => step(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Dir_step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_step(0)__PA ,
        pad => Dir_step(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => \I2C:Net_175\ ,
        input => \I2C:Net_174\ ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_1(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(1)__PA ,
        fb => \I2C:Net_181\ ,
        input => \I2C:Net_173\ ,
        pad => Pin_1(1)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_478 ,
            dclk_0 => Net_478_local ,
            dclk_glb_1 => Net_720 ,
            dclk_1 => Net_720_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_Prim\
        PORT MAP (
            scl_in => \I2C:Net_175\ ,
            sda_in => \I2C:Net_181\ ,
            scl_out => \I2C:Net_174\ ,
            sda_out => \I2C:Net_173\ ,
            interrupt => \I2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+-------------------------------------
   2 |   3 |     * |      NONE |         CMOS_OUT |     step(0) | In(Net_2)
     |   4 |     * |      NONE |         CMOS_OUT | Dir_step(0) | 
-----+-----+-------+-----------+------------------+-------------+-------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |    Pin_1(0) | FB(\I2C:Net_175\), In(\I2C:Net_174\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |    Pin_1(1) | FB(\I2C:Net_181\), In(\I2C:Net_173\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 1s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.666ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.295ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.058ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in EZI2C_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.273ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.274ms
API generation phase: Elapsed time ==> 1s.087ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.002ms
