<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>kernel3</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>33975</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>65633</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>33887</min>
                    <max>65552</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>33887</Interval-min>
            <Interval-max>65552</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>428</BRAM_18K>
            <DSP>1040</DSP>
            <FF>245312</FF>
            <LUT>165880</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_AWUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WSTRB</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_WUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARADDR</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLEN</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARSIZE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARBURST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARLOCK</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARCACHE</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARPROT</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARQOS</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARREGION</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_ARUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RDATA</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RLAST</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_RRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BVALID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BREADY</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BRESP</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BID</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_A_BUSER</name>
            <Object>gmem_A</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_AWUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WSTRB</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_WUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARADDR</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLEN</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARSIZE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARBURST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARLOCK</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARCACHE</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARPROT</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARQOS</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARREGION</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_ARUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RDATA</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RLAST</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_RRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BVALID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BREADY</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BRESP</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BID</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_B_BUSER</name>
            <Object>gmem_B</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_AWUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WSTRB</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_WUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARADDR</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLEN</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARSIZE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARBURST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARLOCK</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARCACHE</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARPROT</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARQOS</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARREGION</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_ARUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RDATA</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RLAST</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_RRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BVALID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BREADY</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BRESP</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BID</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_C_BUSER</name>
            <Object>gmem_C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>kernel3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1098</ID>
                </Instance>
                <Instance>
                    <InstName>A_IO_L3_in_U0</InstName>
                    <ModuleName>A_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1105</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L3_in_Pipeline_VITIS_LOOP_20_1_fu_55</InstName>
                            <ModuleName>A_IO_L3_in_Pipeline_VITIS_LOOP_20_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>B_IO_L3_in_U0</InstName>
                    <ModuleName>B_IO_L3_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1113</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L3_in_Pipeline_VITIS_LOOP_267_1_fu_55</InstName>
                            <ModuleName>B_IO_L3_in_Pipeline_VITIS_LOOP_267_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>55</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_U0</InstName>
                    <ModuleName>A_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1121</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_U0</InstName>
                    <ModuleName>B_IO_L2_in</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1128</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_fu_42</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln324_fu_161_p2 c3_V_4_fu_170_p2 add_ln840_fu_273_p2 add_ln333_fu_331_p2 add_ln840_82_fu_342_p2 add_ln1039_fu_210_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_52</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>52</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_25_fu_146_p2 add_ln840_fu_216_p2 add_ln840_78_fu_268_p2 empty_312_fu_286_p2 add_ln840_79_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_1_U0</InstName>
                    <ModuleName>A_IO_L2_in_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>B_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1142</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_inter_trans_boundary_fu_40</InstName>
                            <ModuleName>B_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln1039_fu_119_p2 add_ln840_fu_136_p2 add_ln361_fu_180_p2 add_ln840_80_fu_186_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_B_IO_L2_in_intra_trans_fu_48</InstName>
                            <ModuleName>B_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>48</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_fu_36</InstName>
                                    <ModuleName>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>empty_fu_207_p2 add_ln1039_25_fu_146_p2 add_ln840_fu_216_p2 add_ln840_78_fu_268_p2 empty_312_fu_286_p2 add_ln840_79_fu_308_p2 add_ln1039_fu_161_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_B_ping_V_U local_B_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_0_0_U0</InstName>
                    <ModuleName>PE_wrapper_0_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1148</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_2_U0</InstName>
                    <ModuleName>A_IO_L2_in_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1157</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_0_1_U0</InstName>
                    <ModuleName>PE_wrapper_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1164</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_1_0_U0</InstName>
                    <ModuleName>PE_wrapper_1_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1173</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_3_U0</InstName>
                    <ModuleName>A_IO_L2_in_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1182</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_1_1_U0</InstName>
                    <ModuleName>PE_wrapper_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1189</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_2_0_U0</InstName>
                    <ModuleName>PE_wrapper_2_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1198</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_U0</InstName>
                    <ModuleName>A_PE_dummy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1207</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_4_U0</InstName>
                    <ModuleName>A_IO_L2_in_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1212</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_2_1_U0</InstName>
                    <ModuleName>PE_wrapper_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1219</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_3_0_U0</InstName>
                    <ModuleName>PE_wrapper_3_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1228</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_12_U0</InstName>
                    <ModuleName>A_PE_dummy_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1237</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_5_U0</InstName>
                    <ModuleName>A_IO_L2_in_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1242</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_3_1_U0</InstName>
                    <ModuleName>PE_wrapper_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1249</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_4_0_U0</InstName>
                    <ModuleName>PE_wrapper_4_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1258</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_13_U0</InstName>
                    <ModuleName>A_PE_dummy_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1267</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_6_U0</InstName>
                    <ModuleName>A_IO_L2_in_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1272</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_4_1_U0</InstName>
                    <ModuleName>PE_wrapper_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1279</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_5_0_U0</InstName>
                    <ModuleName>PE_wrapper_5_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1288</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_14_U0</InstName>
                    <ModuleName>A_PE_dummy_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1297</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_7_U0</InstName>
                    <ModuleName>A_IO_L2_in_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1302</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_5_1_U0</InstName>
                    <ModuleName>PE_wrapper_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1309</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_6_0_U0</InstName>
                    <ModuleName>PE_wrapper_6_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1318</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_15_U0</InstName>
                    <ModuleName>A_PE_dummy_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1327</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_8_U0</InstName>
                    <ModuleName>A_IO_L2_in_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1332</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_6_1_U0</InstName>
                    <ModuleName>PE_wrapper_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1339</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_7_0_U0</InstName>
                    <ModuleName>PE_wrapper_7_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1348</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_16_U0</InstName>
                    <ModuleName>A_PE_dummy_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1357</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_9_U0</InstName>
                    <ModuleName>A_IO_L2_in_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1362</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_7_1_U0</InstName>
                    <ModuleName>PE_wrapper_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1369</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_8_0_U0</InstName>
                    <ModuleName>PE_wrapper_8_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1378</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_17_U0</InstName>
                    <ModuleName>A_PE_dummy_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1387</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_10_U0</InstName>
                    <ModuleName>A_IO_L2_in_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1392</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_8_1_U0</InstName>
                    <ModuleName>PE_wrapper_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1399</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_9_0_U0</InstName>
                    <ModuleName>PE_wrapper_9_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1408</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_18_U0</InstName>
                    <ModuleName>A_PE_dummy_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1417</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_11_U0</InstName>
                    <ModuleName>A_IO_L2_in_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1422</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_fu_44</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_fu_44</InstName>
                                    <ModuleName>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>44</ID>
                                    <BindInstances>add_ln1039_26_fu_181_p2 add_ln840_fu_190_p2 add_ln840_85_fu_293_p2 add_ln86_fu_351_p2 add_ln840_86_fu_362_p2 add_ln1039_fu_230_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln77_fu_70_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_56</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_9_1_U0</InstName>
                    <ModuleName>PE_wrapper_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1429</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_10_0_U0</InstName>
                    <ModuleName>PE_wrapper_10_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1438</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_19_U0</InstName>
                    <ModuleName>A_PE_dummy_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1447</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_IO_L2_in_boundary_U0</InstName>
                    <ModuleName>A_IO_L2_in_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1452</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_inter_trans_boundary_fu_40</InstName>
                            <ModuleName>A_IO_L2_in_inter_trans_boundary</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>40</ID>
                            <BindInstances>add_ln1039_fu_117_p2 add_ln840_fu_134_p2 add_ln114_fu_178_p2 add_ln840_84_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_A_IO_L2_in_intra_trans_fu_48</InstName>
                            <ModuleName>A_IO_L2_in_intra_trans</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>48</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3_fu_36</InstName>
                                    <ModuleName>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln1039_fu_133_p2 add_ln840_fu_148_p2 add_ln59_fu_216_p2 add_ln840_83_fu_222_p2 add_ln53_fu_228_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_A_ping_V_U local_A_pong_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_10_1_U0</InstName>
                    <ModuleName>PE_wrapper_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1458</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_11_0_U0</InstName>
                    <ModuleName>PE_wrapper_11_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1467</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_20_U0</InstName>
                    <ModuleName>A_PE_dummy_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1476</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_11_1_U0</InstName>
                    <ModuleName>PE_wrapper_11_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1481</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_12_0_U0</InstName>
                    <ModuleName>PE_wrapper_12_0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1490</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_21_U0</InstName>
                    <ModuleName>A_PE_dummy_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1499</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>PE_wrapper_12_1_U0</InstName>
                    <ModuleName>PE_wrapper_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1504</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_PE_fu_22</InstName>
                            <ModuleName>PE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2_fu_40</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>add_ln1039_fu_106_p2 add_ln840_fu_118_p2 add_ln529_fu_162_p2 add_ln840_1_fu_168_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5_fu_46</InstName>
                                    <ModuleName>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>46</ID>
                                    <BindInstances>add_ln534_fu_286_p2 c5_V_2_fu_515_p2 add_ln840_fu_609_p2 empty_230_fu_652_p2 fmul_32ns_32ns_32_5_max_dsp_1_U97 fadd_32ns_32ns_32_10_full_dsp_1_U89 fmul_32ns_32ns_32_5_max_dsp_1_U98 fadd_32ns_32ns_32_10_full_dsp_1_U90 fmul_32ns_32ns_32_5_max_dsp_1_U99 fadd_32ns_32ns_32_10_full_dsp_1_U91 fmul_32ns_32ns_32_5_max_dsp_1_U100 fadd_32ns_32ns_32_10_full_dsp_1_U92 fmul_32ns_32ns_32_5_max_dsp_1_U101 fadd_32ns_32ns_32_10_full_dsp_1_U93 fmul_32ns_32ns_32_5_max_dsp_1_U102 fadd_32ns_32ns_32_10_full_dsp_1_U94 fmul_32ns_32ns_32_5_max_dsp_1_U103 fadd_32ns_32ns_32_10_full_dsp_1_U95 fmul_32ns_32ns_32_5_max_dsp_1_U104 fadd_32ns_32ns_32_10_full_dsp_1_U96 add_ln840_1_fu_658_p2 add_ln1039_fu_555_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_C_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_22_U0</InstName>
                    <ModuleName>A_PE_dummy_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1513</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_U0</InstName>
                    <ModuleName>B_PE_dummy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1518</ID>
                    <BindInstances>add_ln966_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1523</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_2_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln1061_fu_170_p2 add_ln840_3_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>A_PE_dummy_23_U0</InstName>
                    <ModuleName>A_PE_dummy_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1529</ID>
                    <BindInstances>add_ln941_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>B_PE_dummy_24_U0</InstName>
                    <ModuleName>B_PE_dummy_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1534</ID>
                    <BindInstances>add_ln966_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1539</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_6_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_7_fu_278_p2 add_ln1035_fu_336_p2 add_ln840_8_fu_347_p2 add_ln1039_1_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_boundary_36_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_boundary_36</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1546</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_34</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>34</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_4_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3_fu_42</InstName>
                            <ModuleName>C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln1039_fu_114_p2 add_ln840_fu_126_p2 add_ln1061_fu_170_p2 add_ln840_5_fu_176_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_25_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1552</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_75_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_76_fu_278_p2 add_ln1035_fu_336_p2 add_ln840_77_fu_347_p2 add_ln1039_24_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_37_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_37</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1559</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_42_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_43_fu_278_p2 add_ln1035_fu_336_p2 add_ln840_44_fu_347_p2 add_ln1039_13_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_26_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1566</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_72_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_73_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_74_fu_351_p2 add_ln1039_23_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_38_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_38</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1573</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_39_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_166_p2 add_ln840_fu_175_p2 add_ln840_40_fu_278_p2 add_ln1035_fu_336_p2 add_ln840_41_fu_347_p2 add_ln1039_12_fu_215_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_27_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1580</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_69_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_70_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_71_fu_351_p2 add_ln1039_22_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_39_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_39</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1587</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_36_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_37_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_38_fu_351_p2 add_ln1039_11_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_28_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1594</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_66_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_67_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_68_fu_351_p2 add_ln1039_21_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_40_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_40</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1601</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_33_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_34_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_35_fu_351_p2 add_ln1039_10_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_29_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1608</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_63_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_64_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_65_fu_351_p2 add_ln1039_20_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_41_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_41</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1615</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_30_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_31_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_32_fu_351_p2 add_ln1039_9_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_30_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1622</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_60_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_61_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_62_fu_351_p2 add_ln1039_19_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_42_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_42</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1629</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_27_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_28_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_29_fu_351_p2 add_ln1039_8_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_31_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1636</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_57_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_58_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_59_fu_351_p2 add_ln1039_18_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_43_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_43</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1643</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_24_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_25_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_26_fu_351_p2 add_ln1039_7_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_32_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1650</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_54_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_55_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_56_fu_351_p2 add_ln1039_17_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_44_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_44</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1657</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_21_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_22_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_23_fu_351_p2 add_ln1039_6_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_33_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_33</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1664</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_51_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_52_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_53_fu_351_p2 add_ln1039_16_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_45_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_45</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1671</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_18_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_19_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_20_fu_351_p2 add_ln1039_5_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_34_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_34</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1678</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_48_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_49_fu_280_p2 add_ln1035_fu_338_p2 add_ln840_50_fu_349_p2 add_ln1039_15_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_46_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_46</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1685</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_15_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_170_p2 add_ln840_fu_179_p2 add_ln840_16_fu_282_p2 add_ln1035_fu_340_p2 add_ln840_17_fu_351_p2 add_ln1039_4_fu_219_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_35_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_35</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1692</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_45_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_46_fu_280_p2 add_ln1035_fu_338_p2 add_ln840_47_fu_349_p2 add_ln1039_14_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_47_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_47</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1699</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_12_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_13_fu_280_p2 add_ln1035_fu_338_p2 add_ln840_14_fu_349_p2 add_ln1039_3_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L1_out_48_U0</InstName>
                    <ModuleName>C_drain_IO_L1_out_48</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1706</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2_fu_36</InstName>
                            <ModuleName>C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln1039_fu_129_p2 add_ln840_fu_141_p2 add_ln840_9_fu_187_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103_fu_44</InstName>
                            <ModuleName>C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>44</ID>
                            <BindInstances>add_ln1039_fu_168_p2 add_ln840_fu_177_p2 add_ln840_10_fu_280_p2 add_ln1035_fu_338_p2 add_ln840_11_fu_349_p2 add_ln1039_2_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>local_C_V_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_boundary_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out_boundary</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1713</ID>
                    <BindInstances>add_ln1039_fu_72_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L2_out_U0</InstName>
                    <ModuleName>C_drain_IO_L2_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1719</ID>
                    <BindInstances>add_ln1133_fu_118_p2 c3_V_2_fu_127_p2 add_ln1039_fu_167_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>C_drain_IO_L3_out_U0</InstName>
                    <ModuleName>C_drain_IO_L3_out</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1726</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_C_drain_IO_L3_out_Pipeline_VITIS_LOOP_1190_1_fu_66</InstName>
                            <ModuleName>C_drain_IO_L3_out_Pipeline_VITIS_LOOP_1190_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>66</ID>
                            <BindInstances>add_ln840_fu_98_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>C_c_U fifo_A_A_IO_L2_in_0_U fifo_A_A_IO_L2_in_1_U fifo_A_A_IO_L2_in_2_U fifo_A_A_IO_L2_in_3_U fifo_A_A_IO_L2_in_4_U fifo_A_A_IO_L2_in_5_U fifo_A_A_IO_L2_in_6_U fifo_A_A_IO_L2_in_7_U fifo_A_A_IO_L2_in_8_U fifo_A_A_IO_L2_in_9_U fifo_A_A_IO_L2_in_10_U fifo_A_A_IO_L2_in_11_U fifo_A_A_IO_L2_in_12_U fifo_B_B_IO_L2_in_0_U fifo_B_B_IO_L2_in_1_U fifo_A_PE_0_0_U fifo_A_PE_0_1_U fifo_A_PE_0_2_U fifo_A_PE_1_0_U fifo_A_PE_1_1_U fifo_A_PE_1_2_U fifo_A_PE_2_0_U fifo_A_PE_2_1_U fifo_A_PE_2_2_U fifo_A_PE_3_0_U fifo_A_PE_3_1_U fifo_A_PE_3_2_U fifo_A_PE_4_0_U fifo_A_PE_4_1_U fifo_A_PE_4_2_U fifo_A_PE_5_0_U fifo_A_PE_5_1_U fifo_A_PE_5_2_U fifo_A_PE_6_0_U fifo_A_PE_6_1_U fifo_A_PE_6_2_U fifo_A_PE_7_0_U fifo_A_PE_7_1_U fifo_A_PE_7_2_U fifo_A_PE_8_0_U fifo_A_PE_8_1_U fifo_A_PE_8_2_U fifo_A_PE_9_0_U fifo_A_PE_9_1_U fifo_A_PE_9_2_U fifo_A_PE_10_0_U fifo_A_PE_10_1_U fifo_A_PE_10_2_U fifo_A_PE_11_0_U fifo_A_PE_11_1_U fifo_A_PE_11_2_U fifo_A_PE_12_0_U fifo_A_PE_12_1_U fifo_A_PE_12_2_U fifo_B_PE_0_0_U fifo_B_PE_1_0_U fifo_B_PE_2_0_U fifo_B_PE_3_0_U fifo_B_PE_4_0_U fifo_B_PE_5_0_U fifo_B_PE_6_0_U fifo_B_PE_7_0_U fifo_B_PE_8_0_U fifo_B_PE_9_0_U fifo_B_PE_10_0_U fifo_B_PE_11_0_U fifo_B_PE_12_0_U fifo_B_PE_13_0_U fifo_B_PE_0_1_U fifo_B_PE_1_1_U fifo_B_PE_2_1_U fifo_B_PE_3_1_U fifo_B_PE_4_1_U fifo_B_PE_5_1_U fifo_B_PE_6_1_U fifo_B_PE_7_1_U fifo_B_PE_8_1_U fifo_B_PE_9_1_U fifo_B_PE_10_1_U fifo_B_PE_11_1_U fifo_B_PE_12_1_U fifo_B_PE_13_1_U fifo_C_drain_PE_0_0_U fifo_C_drain_PE_1_0_U fifo_C_drain_PE_2_0_U fifo_C_drain_PE_3_0_U fifo_C_drain_PE_4_0_U fifo_C_drain_PE_5_0_U fifo_C_drain_PE_6_0_U fifo_C_drain_PE_7_0_U fifo_C_drain_PE_8_0_U fifo_C_drain_PE_9_0_U fifo_C_drain_PE_10_0_U fifo_C_drain_PE_11_0_U fifo_C_drain_PE_12_0_U fifo_C_drain_PE_0_1_U fifo_C_drain_PE_1_1_U fifo_C_drain_PE_2_1_U fifo_C_drain_PE_3_1_U fifo_C_drain_PE_4_1_U fifo_C_drain_PE_5_1_U fifo_C_drain_PE_6_1_U fifo_C_drain_PE_7_1_U fifo_C_drain_PE_8_1_U fifo_C_drain_PE_9_1_U fifo_C_drain_PE_10_1_U fifo_C_drain_PE_11_1_U fifo_C_drain_PE_12_1_U fifo_C_drain_C_drain_IO_L1_out_0_0_U fifo_C_drain_C_drain_IO_L1_out_0_1_U fifo_C_drain_C_drain_IO_L1_out_0_2_U fifo_C_drain_C_drain_IO_L1_out_0_3_U fifo_C_drain_C_drain_IO_L1_out_0_4_U fifo_C_drain_C_drain_IO_L1_out_0_5_U fifo_C_drain_C_drain_IO_L1_out_0_6_U fifo_C_drain_C_drain_IO_L1_out_0_7_U fifo_C_drain_C_drain_IO_L1_out_0_8_U fifo_C_drain_C_drain_IO_L1_out_0_9_U fifo_C_drain_C_drain_IO_L1_out_0_10_U fifo_C_drain_C_drain_IO_L1_out_0_11_U fifo_C_drain_C_drain_IO_L1_out_0_12_U fifo_C_drain_C_drain_IO_L1_out_1_0_U fifo_C_drain_C_drain_IO_L1_out_1_1_U fifo_C_drain_C_drain_IO_L1_out_1_2_U fifo_C_drain_C_drain_IO_L1_out_1_3_U fifo_C_drain_C_drain_IO_L1_out_1_4_U fifo_C_drain_C_drain_IO_L1_out_1_5_U fifo_C_drain_C_drain_IO_L1_out_1_6_U fifo_C_drain_C_drain_IO_L1_out_1_7_U fifo_C_drain_C_drain_IO_L1_out_1_8_U fifo_C_drain_C_drain_IO_L1_out_1_9_U fifo_C_drain_C_drain_IO_L1_out_1_10_U fifo_C_drain_C_drain_IO_L1_out_1_11_U fifo_C_drain_C_drain_IO_L1_out_1_12_U fifo_C_drain_C_drain_IO_L2_out_0_U fifo_C_drain_C_drain_IO_L2_out_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L3_in_Pipeline_VITIS_LOOP_20_1</Name>
            <Loops>
                <VITIS_LOOP_20_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6659</Best-caseLatency>
                    <Average-caseLatency>6659</Average-caseLatency>
                    <Worst-caseLatency>6659</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.977 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.977 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.977 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6659</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_20_1>
                        <Name>VITIS_LOOP_20_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3328</TripCount>
                        <Latency>6657</Latency>
                        <AbsoluteTimeLatency>19.971 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_20_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>530</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L3_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6730</Best-caseLatency>
                    <Average-caseLatency>6730</Average-caseLatency>
                    <Worst-caseLatency>6730</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6730</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>662</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>622</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</Name>
            <Loops>
                <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.582 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 8194</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3>
                        <Name>VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8191</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 8192</Latency>
                        <AbsoluteTimeLatency>3.000 ns ~ 24.576 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_26_fu_181_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_190_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_85_fu_293_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_351_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_86_fu_362_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_230_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8196</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.588 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 8196</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>325</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_70_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:77" URAM="0" VARIABLE="sub_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</Name>
            <Loops>
                <VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32772</Best-caseLatency>
                    <Average-caseLatency>32772</Average-caseLatency>
                    <Worst-caseLatency>32772</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.316 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.316 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.316 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32772</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3>
                        <Name>VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32770</Latency>
                        <AbsoluteTimeLatency>98.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>312</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_133_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_148_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_216_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_83_fu_222_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_1_VITIS_LOOP_53_2_VITIS_LOOP_55_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_228_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16387</Average-caseLatency>
                    <Worst-caseLatency>32773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.161 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>315</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_IO_L2_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>647</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>746</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:126" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:129" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_108_2_VITIS_LOOP_110_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.545 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.545 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.545 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>515</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_2_VITIS_LOOP_110_3>
                        <Name>VITIS_LOOP_108_2_VITIS_LOOP_110_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>1.539 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_2_VITIS_LOOP_110_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>291</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_2_VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_117_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_2_VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_134_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_2_VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_178_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_2_VITIS_LOOP_110_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_84_fu_184_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_IO_L2_in_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>32777</Average-caseLatency>
                    <Worst-caseLatency>65549</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.557 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.331 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>519 ~ 65549</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>613</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:197" URAM="0" VARIABLE="local_A_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_A_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:200" URAM="0" VARIABLE="local_A_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in_Pipeline_VITIS_LOOP_267_1</Name>
            <Loops>
                <VITIS_LOOP_267_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_267_1>
                        <Name>VITIS_LOOP_267_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>12.291 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_267_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>530</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L3_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4170</Best-caseLatency>
                    <Average-caseLatency>4170</Average-caseLatency>
                    <Worst-caseLatency>4170</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4170</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>662</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>622</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans</Name>
            <Loops>
                <VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.297 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.297 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.297 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3>
                        <Name>VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>12.291 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>317</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_161_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="c3_V_4_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c3_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_273_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_331_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:333" URAM="0" VARIABLE="add_ln333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_82_fu_342_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_1_VITIS_LOOP_326_2_VITIS_LOOP_328_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_210_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302</Name>
            <Loops>
                <VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32773</Best-caseLatency>
                    <Average-caseLatency>32773</Average-caseLatency>
                    <Worst-caseLatency>32773</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.319 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.319 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.319 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32773</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3>
                        <Name>VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32771</Latency>
                        <AbsoluteTimeLatency>98.313 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>324</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>311</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_207_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_25_fu_146_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_216_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_78_fu_268_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_312_fu_286_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="empty_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_79_fu_308_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_298_1_VITIS_LOOP_300_2_VITIS_LOOP_302_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_161_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_intra_trans</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16388</Average-caseLatency>
                    <Worst-caseLatency>32774</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.164 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.322 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 32774</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>327</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>336</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>B_IO_L2_in</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4103</Best-caseLatency>
                    <Average-caseLatency>32779</Average-caseLatency>
                    <Worst-caseLatency>65551</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.309 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.337 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4103 ~ 65551</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>651</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>781</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:373" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:376" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_inter_trans_boundary</Name>
            <Loops>
                <VITIS_LOOP_355_2_VITIS_LOOP_357_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.153 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.153 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.153 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2051</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_355_2_VITIS_LOOP_357_3>
                        <Name>VITIS_LOOP_355_2_VITIS_LOOP_357_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>6.147 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_355_2_VITIS_LOOP_357_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>297</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>166</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_355_2_VITIS_LOOP_357_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_119_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_355_2_VITIS_LOOP_357_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_136_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_355_2_VITIS_LOOP_357_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_180_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_355_2_VITIS_LOOP_357_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_80_fu_186_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_IO_L2_in_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.050</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2055</Best-caseLatency>
                    <Average-caseLatency>32779</Average-caseLatency>
                    <Worst-caseLatency>65551</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.165 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.337 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2055 ~ 65551</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>631</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>623</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_ping_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:444" URAM="0" VARIABLE="local_B_ping_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_B_pong_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:447" URAM="0" VARIABLE="local_B_pong_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_Pipeline_VITIS_LOOP_523_1_VITIS_LOOP_525_2</Name>
            <Loops>
                <VITIS_LOOP_523_1_VITIS_LOOP_525_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.078 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.078 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.078 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_523_1_VITIS_LOOP_525_2>
                        <Name>VITIS_LOOP_523_1_VITIS_LOOP_525_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_523_1_VITIS_LOOP_525_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>169</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_523_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_106_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_523_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_118_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_523_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_162_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:529" URAM="0" VARIABLE="add_ln529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_523_1_VITIS_LOOP_525_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_Pipeline_VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</Name>
            <Loops>
                <VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32856</Best-caseLatency>
                    <Average-caseLatency>32856</Average-caseLatency>
                    <Worst-caseLatency>32856</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.568 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.568 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.568 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32856</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5>
                        <Name>VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32854</Latency>
                        <AbsoluteTimeLatency>98.562 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>88</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5988</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2835</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln534_fu_286_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:534" URAM="0" VARIABLE="add_ln534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="c5_V_2_fu_515_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c5_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_609_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_652_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="empty_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U97" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U89" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U98" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U90" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U99" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U91" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U100" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U92" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U101" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U93" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U102" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U94" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U103" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U95" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U104" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U96" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:566" URAM="0" VARIABLE="add_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_1_fu_658_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_534_3_VITIS_LOOP_536_4_VITIS_LOOP_538_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_555_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33885</Best-caseLatency>
                    <Average-caseLatency>33885</Average-caseLatency>
                    <Worst-caseLatency>33885</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33885</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6030</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3140</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:515" URAM="0" VARIABLE="local_C"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PE_wrapper_0_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_1_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_2_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_3_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_4_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_4_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_5_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_5_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_6_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_6_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_7_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_7_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_8_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_8_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_9_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_9_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_10_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_10_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_11_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_11_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_12_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PE_wrapper_12_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33886</Best-caseLatency>
                    <Average-caseLatency>33886</Average-caseLatency>
                    <Worst-caseLatency>33886</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33886</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6034</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3210</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>A_PE_dummy</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_12</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_13</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_14</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_15</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_16</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_17</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_18</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_19</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_20</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_21</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_22</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>A_PE_dummy_23</Name>
            <Loops>
                <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                        <Name>VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_941_1_VITIS_LOOP_943_2_VITIS_LOOP_945_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln941_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:941" URAM="0" VARIABLE="add_ln941"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy</Name>
            <Loops>
                <VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3>
                        <Name>VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln966_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:966" URAM="0" VARIABLE="add_ln966"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>B_PE_dummy_24</Name>
            <Loops>
                <VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.172</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>98.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>98.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>98.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3>
                        <Name>VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>98.304 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_966_1_VITIS_LOOP_968_2_VITIS_LOOP_970_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln966_fu_60_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:966" URAM="0" VARIABLE="add_ln966"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_2_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</Name>
            <Loops>
                <VITIS_LOOP_1056_2_VITIS_LOOP_1058_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1056_2_VITIS_LOOP_1058_3>
                        <Name>VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1056_2_VITIS_LOOP_1058_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1061_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1061" URAM="0" VARIABLE="add_ln1061"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_3_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1102" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_6_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_7_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_1_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_75_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_25_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_76_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_77_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_24_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_72_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_26_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_73_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_74_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_23_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_26</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_69_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_27_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_70_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_71_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_22_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_66_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_28_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_67_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_68_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_21_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_63_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_29_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_64_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_65_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_20_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_60_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_30_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_61_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_62_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_19_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_30</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_57_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_31_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_58_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_59_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_18_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_54_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_32_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_55_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_56_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_17_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_51_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_51"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_33_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_52_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_53_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_16_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_33</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_48_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_34_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_49_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_50_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_15_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_34</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_45_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_35_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_46_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_47_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_14_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_35</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_4_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_36_Pipeline_VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</Name>
            <Loops>
                <VITIS_LOOP_1056_2_VITIS_LOOP_1058_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.548 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.548 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.548 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1056_2_VITIS_LOOP_1058_3>
                        <Name>VITIS_LOOP_1056_2_VITIS_LOOP_1058_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>1.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1056_2_VITIS_LOOP_1058_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_114_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_126_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1061_fu_170_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1061" URAM="0" VARIABLE="add_ln1061"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1056_2_VITIS_LOOP_1058_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_5_fu_176_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_boundary_36</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.644 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.644 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.644 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>232</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>508</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1102" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_42_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_42"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_37_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1029</Best-caseLatency>
                    <Average-caseLatency>1029</Average-caseLatency>
                    <Worst-caseLatency>1029</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.087 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.087 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.087 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1029</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1027</Latency>
                        <AbsoluteTimeLatency>3.081 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>381</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_43_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_44_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_13_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_37</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2061</Best-caseLatency>
                    <Average-caseLatency>2061</Average-caseLatency>
                    <Worst-caseLatency>2061</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.183 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.183 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.183 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2061</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_39_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_39"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_38_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1541</Best-caseLatency>
                    <Average-caseLatency>1541</Average-caseLatency>
                    <Worst-caseLatency>1541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.623 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.623 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.623 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1541</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1539</Latency>
                        <AbsoluteTimeLatency>4.617 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>442</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>380</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_166_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_175_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_40_fu_278_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_336_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_41_fu_347_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_12_fu_215_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_38</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2573</Best-caseLatency>
                    <Average-caseLatency>2573</Average-caseLatency>
                    <Worst-caseLatency>2573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.719 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.719 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.719 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>573</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>722</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_36_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_39_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2053</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>2053</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.159 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.159 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.159 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2053</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2051</Latency>
                        <AbsoluteTimeLatency>6.153 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_37_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_38_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_11_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_39</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3085</Best-caseLatency>
                    <Average-caseLatency>3085</Average-caseLatency>
                    <Worst-caseLatency>3085</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.255 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.255 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.255 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3085</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_33_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_40_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2565</Best-caseLatency>
                    <Average-caseLatency>2565</Average-caseLatency>
                    <Worst-caseLatency>2565</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2565</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>2560</TripCount>
                        <Latency>2563</Latency>
                        <AbsoluteTimeLatency>7.689 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_34_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_35_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_10_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_40</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3597</Best-caseLatency>
                    <Average-caseLatency>3597</Average-caseLatency>
                    <Worst-caseLatency>3597</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3597</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_30_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_41_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3077</Best-caseLatency>
                    <Average-caseLatency>3077</Average-caseLatency>
                    <Worst-caseLatency>3077</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.231 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.231 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.231 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3077</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3075</Latency>
                        <AbsoluteTimeLatency>9.225 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_31_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_32_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_9_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_41</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4109</Best-caseLatency>
                    <Average-caseLatency>4109</Average-caseLatency>
                    <Worst-caseLatency>4109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.327 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.327 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.327 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_27_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_42_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3589</Best-caseLatency>
                    <Average-caseLatency>3589</Average-caseLatency>
                    <Worst-caseLatency>3589</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.767 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.767 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.767 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3589</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>3584</TripCount>
                        <Latency>3587</Latency>
                        <AbsoluteTimeLatency>10.761 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>443</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_28_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_29_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_8_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_42</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4621</Best-caseLatency>
                    <Average-caseLatency>4621</Average-caseLatency>
                    <Worst-caseLatency>4621</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.863 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.863 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.863 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4621</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>574</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>724</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_24_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_43_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4101</Best-caseLatency>
                    <Average-caseLatency>4101</Average-caseLatency>
                    <Worst-caseLatency>4101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.303 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.303 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.303 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4099</Latency>
                        <AbsoluteTimeLatency>12.297 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_26_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_7_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_43</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5133</Best-caseLatency>
                    <Average-caseLatency>5133</Average-caseLatency>
                    <Worst-caseLatency>5133</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.399 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.399 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.399 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5133</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_21_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_44_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4613</Best-caseLatency>
                    <Average-caseLatency>4613</Average-caseLatency>
                    <Worst-caseLatency>4613</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.839 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.839 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.839 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4613</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>4608</TripCount>
                        <Latency>4611</Latency>
                        <AbsoluteTimeLatency>13.833 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_22_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_23_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_6_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_44</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5645</Best-caseLatency>
                    <Average-caseLatency>5645</Average-caseLatency>
                    <Worst-caseLatency>5645</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.935 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.935 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.935 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5645</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_18_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_45_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5125</Best-caseLatency>
                    <Average-caseLatency>5125</Average-caseLatency>
                    <Worst-caseLatency>5125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.375 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.375 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5123</Latency>
                        <AbsoluteTimeLatency>15.369 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_19_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_20_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_5_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_45</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6157</Best-caseLatency>
                    <Average-caseLatency>6157</Average-caseLatency>
                    <Worst-caseLatency>6157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.471 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.471 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.471 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6157</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_15_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_46_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5637</Best-caseLatency>
                    <Average-caseLatency>5637</Average-caseLatency>
                    <Worst-caseLatency>5637</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.911 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.911 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.911 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5637</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>5632</TripCount>
                        <Latency>5635</Latency>
                        <AbsoluteTimeLatency>16.905 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_170_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_179_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_16_fu_282_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_340_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_17_fu_351_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_4_fu_219_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_46</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6669</Best-caseLatency>
                    <Average-caseLatency>6669</Average-caseLatency>
                    <Worst-caseLatency>6669</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.007 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.007 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.007 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6669</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_12_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_47_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6149</Best-caseLatency>
                    <Average-caseLatency>6149</Average-caseLatency>
                    <Worst-caseLatency>6149</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.447 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.447 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.447 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6149</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6147</Latency>
                        <AbsoluteTimeLatency>18.441 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_13_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_14_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_3_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_47</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7181</Best-caseLatency>
                    <Average-caseLatency>7181</Average-caseLatency>
                    <Worst-caseLatency>7181</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.543 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.543 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.543 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7181</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
            <Loops>
                <VITIS_LOOP_994_1_VITIS_LOOP_996_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.010</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1028</Best-caseLatency>
                    <Average-caseLatency>1028</Average-caseLatency>
                    <Worst-caseLatency>1028</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.084 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.084 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.084 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1028</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                        <Name>VITIS_LOOP_994_1_VITIS_LOOP_996_2</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1026</Latency>
                        <AbsoluteTimeLatency>3.078 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_994_1_VITIS_LOOP_996_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>123</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>227</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_129_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_141_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_994_1_VITIS_LOOP_996_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_9_fu_187_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_48_Pipeline_VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_103</Name>
            <Loops>
                <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6661</Best-caseLatency>
                    <Average-caseLatency>6661</Average-caseLatency>
                    <Worst-caseLatency>6661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.983 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.983 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.983 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6661</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                        <Name>VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6659</Latency>
                        <AbsoluteTimeLatency>19.977 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>444</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_168_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_177_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_10_fu_280_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1035_fu_338_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1035" URAM="0" VARIABLE="add_ln1035"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_11_fu_349_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1027_1_VITIS_LOOP_1029_2_VITIS_LOOP_1031_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_2_fu_217_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L1_out_48</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7693</Best-caseLatency>
                    <Average-caseLatency>7693</Average-caseLatency>
                    <Worst-caseLatency>7693</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.079 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.079 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.079 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7693</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>575</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="yes" RTLNAME="local_C_V_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1074" URAM="0" VARIABLE="local_C_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out_boundary</Name>
            <Loops>
                <VITIS_LOOP_1167_2_VITIS_LOOP_1170_3_VITIS_LOOP_1172_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6658</Best-caseLatency>
                    <Average-caseLatency>6658</Average-caseLatency>
                    <Worst-caseLatency>6658</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.974 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.974 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.974 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6658</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1167_2_VITIS_LOOP_1170_3_VITIS_LOOP_1172_4>
                        <Name>VITIS_LOOP_1167_2_VITIS_LOOP_1170_3_VITIS_LOOP_1172_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>6656</TripCount>
                        <Latency>6656</Latency>
                        <AbsoluteTimeLatency>19.968 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1167_2_VITIS_LOOP_1170_3_VITIS_LOOP_1172_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1167_2_VITIS_LOOP_1170_3_VITIS_LOOP_1172_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_72_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L2_out</Name>
            <Loops>
                <VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>1.494</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13315</Best-caseLatency>
                    <Average-caseLatency>13315</Average-caseLatency>
                    <Worst-caseLatency>13315</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.945 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.945 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.945 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13315</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4>
                        <Name>VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4</Name>
                        <Slack>2.19</Slack>
                        <TripCount>13312</TripCount>
                        <Latency>13313</Latency>
                        <AbsoluteTimeLatency>39.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>165</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>236</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1133_fu_118_p2" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1133" URAM="0" VARIABLE="add_ln1133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4" OPTYPE="add" PRAGMA="" RTLNAME="c3_V_2_fu_127_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c3_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1133_1_VITIS_LOOP_1138_3_VITIS_LOOP_1140_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1039_fu_167_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1039" URAM="0" VARIABLE="add_ln1039"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out_Pipeline_VITIS_LOOP_1190_1</Name>
            <Loops>
                <VITIS_LOOP_1190_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13322</Best-caseLatency>
                    <Average-caseLatency>13322</Average-caseLatency>
                    <Worst-caseLatency>13322</Worst-caseLatency>
                    <Best-caseRealTimeLatency>39.966 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>39.966 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>39.966 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13322</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1190_1>
                        <Name>VITIS_LOOP_1190_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>1664</TripCount>
                        <Latency>13320</Latency>
                        <AbsoluteTimeLatency>39.960 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1190_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>537</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>162</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1190_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_98_p2" SOURCE="/opt/tools/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>C_drain_IO_L3_out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13393</Best-caseLatency>
                    <Average-caseLatency>13393</Average-caseLatency>
                    <Worst-caseLatency>13393</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.179 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.179 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.179 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13393</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>669</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>686</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33975</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65633</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.197 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>33887</min>
                            <max>65552</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>33887 ~ 65552</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>428</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>1040</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>245312</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>165880</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="C_c_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1222" URAM="0" VARIABLE="C_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1225" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1227" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1229" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_3_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1231" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_4_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1233" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_5_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1235" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_6_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1237" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_7_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1239" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_8_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1241" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_9_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1243" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_10_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1245" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_11_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1247" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_A_IO_L2_in_12_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1249" URAM="0" VARIABLE="fifo_A_A_IO_L2_in_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1253" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_B_IO_L2_in_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1255" URAM="0" VARIABLE="fifo_B_B_IO_L2_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1259" URAM="0" VARIABLE="fifo_A_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1261" URAM="0" VARIABLE="fifo_A_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_0_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1263" URAM="0" VARIABLE="fifo_A_PE_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1265" URAM="0" VARIABLE="fifo_A_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1267" URAM="0" VARIABLE="fifo_A_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_1_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1269" URAM="0" VARIABLE="fifo_A_PE_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1271" URAM="0" VARIABLE="fifo_A_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1273" URAM="0" VARIABLE="fifo_A_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_2_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1275" URAM="0" VARIABLE="fifo_A_PE_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1277" URAM="0" VARIABLE="fifo_A_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1279" URAM="0" VARIABLE="fifo_A_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_3_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1281" URAM="0" VARIABLE="fifo_A_PE_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1283" URAM="0" VARIABLE="fifo_A_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1285" URAM="0" VARIABLE="fifo_A_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_4_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1287" URAM="0" VARIABLE="fifo_A_PE_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1289" URAM="0" VARIABLE="fifo_A_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1291" URAM="0" VARIABLE="fifo_A_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_5_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1293" URAM="0" VARIABLE="fifo_A_PE_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1295" URAM="0" VARIABLE="fifo_A_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1297" URAM="0" VARIABLE="fifo_A_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_6_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1299" URAM="0" VARIABLE="fifo_A_PE_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1301" URAM="0" VARIABLE="fifo_A_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1303" URAM="0" VARIABLE="fifo_A_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_7_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1305" URAM="0" VARIABLE="fifo_A_PE_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1307" URAM="0" VARIABLE="fifo_A_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1309" URAM="0" VARIABLE="fifo_A_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_8_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1311" URAM="0" VARIABLE="fifo_A_PE_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1313" URAM="0" VARIABLE="fifo_A_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1315" URAM="0" VARIABLE="fifo_A_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_9_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1317" URAM="0" VARIABLE="fifo_A_PE_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1319" URAM="0" VARIABLE="fifo_A_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1321" URAM="0" VARIABLE="fifo_A_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_10_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1323" URAM="0" VARIABLE="fifo_A_PE_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1325" URAM="0" VARIABLE="fifo_A_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1327" URAM="0" VARIABLE="fifo_A_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_11_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1329" URAM="0" VARIABLE="fifo_A_PE_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1331" URAM="0" VARIABLE="fifo_A_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1333" URAM="0" VARIABLE="fifo_A_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_A_PE_12_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1335" URAM="0" VARIABLE="fifo_A_PE_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1337" URAM="0" VARIABLE="fifo_B_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1339" URAM="0" VARIABLE="fifo_B_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1341" URAM="0" VARIABLE="fifo_B_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1343" URAM="0" VARIABLE="fifo_B_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1345" URAM="0" VARIABLE="fifo_B_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1347" URAM="0" VARIABLE="fifo_B_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1349" URAM="0" VARIABLE="fifo_B_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1351" URAM="0" VARIABLE="fifo_B_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1353" URAM="0" VARIABLE="fifo_B_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1355" URAM="0" VARIABLE="fifo_B_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1357" URAM="0" VARIABLE="fifo_B_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1359" URAM="0" VARIABLE="fifo_B_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1361" URAM="0" VARIABLE="fifo_B_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1363" URAM="0" VARIABLE="fifo_B_PE_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1365" URAM="0" VARIABLE="fifo_B_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1367" URAM="0" VARIABLE="fifo_B_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1369" URAM="0" VARIABLE="fifo_B_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1371" URAM="0" VARIABLE="fifo_B_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1373" URAM="0" VARIABLE="fifo_B_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1375" URAM="0" VARIABLE="fifo_B_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1377" URAM="0" VARIABLE="fifo_B_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1379" URAM="0" VARIABLE="fifo_B_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1381" URAM="0" VARIABLE="fifo_B_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1383" URAM="0" VARIABLE="fifo_B_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1385" URAM="0" VARIABLE="fifo_B_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1387" URAM="0" VARIABLE="fifo_B_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1389" URAM="0" VARIABLE="fifo_B_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_B_PE_13_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1391" URAM="0" VARIABLE="fifo_B_PE_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1393" URAM="0" VARIABLE="fifo_C_drain_PE_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1395" URAM="0" VARIABLE="fifo_C_drain_PE_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1397" URAM="0" VARIABLE="fifo_C_drain_PE_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1399" URAM="0" VARIABLE="fifo_C_drain_PE_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1401" URAM="0" VARIABLE="fifo_C_drain_PE_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1403" URAM="0" VARIABLE="fifo_C_drain_PE_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1405" URAM="0" VARIABLE="fifo_C_drain_PE_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1407" URAM="0" VARIABLE="fifo_C_drain_PE_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1409" URAM="0" VARIABLE="fifo_C_drain_PE_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1411" URAM="0" VARIABLE="fifo_C_drain_PE_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1413" URAM="0" VARIABLE="fifo_C_drain_PE_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1415" URAM="0" VARIABLE="fifo_C_drain_PE_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1417" URAM="0" VARIABLE="fifo_C_drain_PE_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_0_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1419" URAM="0" VARIABLE="fifo_C_drain_PE_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_1_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1421" URAM="0" VARIABLE="fifo_C_drain_PE_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_2_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1423" URAM="0" VARIABLE="fifo_C_drain_PE_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_3_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1425" URAM="0" VARIABLE="fifo_C_drain_PE_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_4_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1427" URAM="0" VARIABLE="fifo_C_drain_PE_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_5_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1429" URAM="0" VARIABLE="fifo_C_drain_PE_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_6_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1431" URAM="0" VARIABLE="fifo_C_drain_PE_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_7_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1433" URAM="0" VARIABLE="fifo_C_drain_PE_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_8_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1435" URAM="0" VARIABLE="fifo_C_drain_PE_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_9_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1437" URAM="0" VARIABLE="fifo_C_drain_PE_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_10_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1439" URAM="0" VARIABLE="fifo_C_drain_PE_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_11_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1441" URAM="0" VARIABLE="fifo_C_drain_PE_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_PE_12_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1443" URAM="0" VARIABLE="fifo_C_drain_PE_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1445" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1447" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1449" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_3_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1451" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_4_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1453" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_5_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1455" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_6_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1457" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_7_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1459" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_8_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1461" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_9_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1463" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_10_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1465" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_11_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1467" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_0_12_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1469" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1473" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1475" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_2_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1477" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_3_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1479" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_4_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1481" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_5_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1483" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_6_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1485" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_7_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1487" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_8_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1489" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_9_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1491" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_10_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1493" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_11_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1495" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L1_out_1_12_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1497" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L1_out_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_0_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1501" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_drain_C_drain_IO_L2_out_1_U" SOURCE="/home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1503" URAM="0" VARIABLE="fifo_C_drain_C_drain_IO_L2_out_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_A_IO_L2_in_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_B_IO_L2_in_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_2_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_2_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_3_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_3_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_4_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_4_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_5_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_5_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_6_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_6_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_7_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_7_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_8_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_8_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_9_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_9_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_10_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_10_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_11_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_11_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_A_PE_12_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_B_PE_13_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_PE_12_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_0_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_12_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_11_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_10_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_9_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_8_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_7_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_6_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_5_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_4_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_3_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_2_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L1_out_1_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_1_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_C_drain_C_drain_IO_L2_out_0_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_A" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_B" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem_C" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x1c" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x20" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x28" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x2c" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem_A:m_axi_gmem_B:m_axi_gmem_C</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_A" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_A_" paramPrefix="C_M_AXI_GMEM_A_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_A_ARADDR</port>
                <port>m_axi_gmem_A_ARBURST</port>
                <port>m_axi_gmem_A_ARCACHE</port>
                <port>m_axi_gmem_A_ARID</port>
                <port>m_axi_gmem_A_ARLEN</port>
                <port>m_axi_gmem_A_ARLOCK</port>
                <port>m_axi_gmem_A_ARPROT</port>
                <port>m_axi_gmem_A_ARQOS</port>
                <port>m_axi_gmem_A_ARREADY</port>
                <port>m_axi_gmem_A_ARREGION</port>
                <port>m_axi_gmem_A_ARSIZE</port>
                <port>m_axi_gmem_A_ARUSER</port>
                <port>m_axi_gmem_A_ARVALID</port>
                <port>m_axi_gmem_A_AWADDR</port>
                <port>m_axi_gmem_A_AWBURST</port>
                <port>m_axi_gmem_A_AWCACHE</port>
                <port>m_axi_gmem_A_AWID</port>
                <port>m_axi_gmem_A_AWLEN</port>
                <port>m_axi_gmem_A_AWLOCK</port>
                <port>m_axi_gmem_A_AWPROT</port>
                <port>m_axi_gmem_A_AWQOS</port>
                <port>m_axi_gmem_A_AWREADY</port>
                <port>m_axi_gmem_A_AWREGION</port>
                <port>m_axi_gmem_A_AWSIZE</port>
                <port>m_axi_gmem_A_AWUSER</port>
                <port>m_axi_gmem_A_AWVALID</port>
                <port>m_axi_gmem_A_BID</port>
                <port>m_axi_gmem_A_BREADY</port>
                <port>m_axi_gmem_A_BRESP</port>
                <port>m_axi_gmem_A_BUSER</port>
                <port>m_axi_gmem_A_BVALID</port>
                <port>m_axi_gmem_A_RDATA</port>
                <port>m_axi_gmem_A_RID</port>
                <port>m_axi_gmem_A_RLAST</port>
                <port>m_axi_gmem_A_RREADY</port>
                <port>m_axi_gmem_A_RRESP</port>
                <port>m_axi_gmem_A_RUSER</port>
                <port>m_axi_gmem_A_RVALID</port>
                <port>m_axi_gmem_A_WDATA</port>
                <port>m_axi_gmem_A_WID</port>
                <port>m_axi_gmem_A_WLAST</port>
                <port>m_axi_gmem_A_WREADY</port>
                <port>m_axi_gmem_A_WSTRB</port>
                <port>m_axi_gmem_A_WUSER</port>
                <port>m_axi_gmem_A_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_B" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_B_" paramPrefix="C_M_AXI_GMEM_B_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_B_ARADDR</port>
                <port>m_axi_gmem_B_ARBURST</port>
                <port>m_axi_gmem_B_ARCACHE</port>
                <port>m_axi_gmem_B_ARID</port>
                <port>m_axi_gmem_B_ARLEN</port>
                <port>m_axi_gmem_B_ARLOCK</port>
                <port>m_axi_gmem_B_ARPROT</port>
                <port>m_axi_gmem_B_ARQOS</port>
                <port>m_axi_gmem_B_ARREADY</port>
                <port>m_axi_gmem_B_ARREGION</port>
                <port>m_axi_gmem_B_ARSIZE</port>
                <port>m_axi_gmem_B_ARUSER</port>
                <port>m_axi_gmem_B_ARVALID</port>
                <port>m_axi_gmem_B_AWADDR</port>
                <port>m_axi_gmem_B_AWBURST</port>
                <port>m_axi_gmem_B_AWCACHE</port>
                <port>m_axi_gmem_B_AWID</port>
                <port>m_axi_gmem_B_AWLEN</port>
                <port>m_axi_gmem_B_AWLOCK</port>
                <port>m_axi_gmem_B_AWPROT</port>
                <port>m_axi_gmem_B_AWQOS</port>
                <port>m_axi_gmem_B_AWREADY</port>
                <port>m_axi_gmem_B_AWREGION</port>
                <port>m_axi_gmem_B_AWSIZE</port>
                <port>m_axi_gmem_B_AWUSER</port>
                <port>m_axi_gmem_B_AWVALID</port>
                <port>m_axi_gmem_B_BID</port>
                <port>m_axi_gmem_B_BREADY</port>
                <port>m_axi_gmem_B_BRESP</port>
                <port>m_axi_gmem_B_BUSER</port>
                <port>m_axi_gmem_B_BVALID</port>
                <port>m_axi_gmem_B_RDATA</port>
                <port>m_axi_gmem_B_RID</port>
                <port>m_axi_gmem_B_RLAST</port>
                <port>m_axi_gmem_B_RREADY</port>
                <port>m_axi_gmem_B_RRESP</port>
                <port>m_axi_gmem_B_RUSER</port>
                <port>m_axi_gmem_B_RVALID</port>
                <port>m_axi_gmem_B_WDATA</port>
                <port>m_axi_gmem_B_WID</port>
                <port>m_axi_gmem_B_WLAST</port>
                <port>m_axi_gmem_B_WREADY</port>
                <port>m_axi_gmem_B_WSTRB</port>
                <port>m_axi_gmem_B_WUSER</port>
                <port>m_axi_gmem_B_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem_C" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_C_" paramPrefix="C_M_AXI_GMEM_C_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_C_ARADDR</port>
                <port>m_axi_gmem_C_ARBURST</port>
                <port>m_axi_gmem_C_ARCACHE</port>
                <port>m_axi_gmem_C_ARID</port>
                <port>m_axi_gmem_C_ARLEN</port>
                <port>m_axi_gmem_C_ARLOCK</port>
                <port>m_axi_gmem_C_ARPROT</port>
                <port>m_axi_gmem_C_ARQOS</port>
                <port>m_axi_gmem_C_ARREADY</port>
                <port>m_axi_gmem_C_ARREGION</port>
                <port>m_axi_gmem_C_ARSIZE</port>
                <port>m_axi_gmem_C_ARUSER</port>
                <port>m_axi_gmem_C_ARVALID</port>
                <port>m_axi_gmem_C_AWADDR</port>
                <port>m_axi_gmem_C_AWBURST</port>
                <port>m_axi_gmem_C_AWCACHE</port>
                <port>m_axi_gmem_C_AWID</port>
                <port>m_axi_gmem_C_AWLEN</port>
                <port>m_axi_gmem_C_AWLOCK</port>
                <port>m_axi_gmem_C_AWPROT</port>
                <port>m_axi_gmem_C_AWQOS</port>
                <port>m_axi_gmem_C_AWREADY</port>
                <port>m_axi_gmem_C_AWREGION</port>
                <port>m_axi_gmem_C_AWSIZE</port>
                <port>m_axi_gmem_C_AWUSER</port>
                <port>m_axi_gmem_C_AWVALID</port>
                <port>m_axi_gmem_C_BID</port>
                <port>m_axi_gmem_C_BREADY</port>
                <port>m_axi_gmem_C_BRESP</port>
                <port>m_axi_gmem_C_BUSER</port>
                <port>m_axi_gmem_C_BVALID</port>
                <port>m_axi_gmem_C_RDATA</port>
                <port>m_axi_gmem_C_RID</port>
                <port>m_axi_gmem_C_RLAST</port>
                <port>m_axi_gmem_C_RREADY</port>
                <port>m_axi_gmem_C_RRESP</port>
                <port>m_axi_gmem_C_RUSER</port>
                <port>m_axi_gmem_C_RVALID</port>
                <port>m_axi_gmem_C_WDATA</port>
                <port>m_axi_gmem_C_WID</port>
                <port>m_axi_gmem_C_WLAST</port>
                <port>m_axi_gmem_C_WREADY</port>
                <port>m_axi_gmem_C_WSTRB</port>
                <port>m_axi_gmem_C_WUSER</port>
                <port>m_axi_gmem_C_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem_A">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem_B">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem_C">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_1, 0x10, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x14, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x1c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x20, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">C_1, 0x28, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x2c, 32, W, Data signal of C, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_uint&lt;512&gt;*</column>
                    <column name="B">in, ap_uint&lt;512&gt;*</column>
                    <column name="C">out, ap_uint&lt;512&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A">m_axi_gmem_A, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x10 range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x14 range=32</column>
                    <column name="B">m_axi_gmem_B, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x1c range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x20 range=32</column>
                    <column name="C">m_axi_gmem_C, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x28 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem_A">VITIS_LOOP_20_1, read, 3328, 512, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:20:19</column>
                    <column name="m_axi_gmem_B">VITIS_LOOP_267_1, read, 2048, 512, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:267:20</column>
                    <column name="m_axi_gmem_C">VITIS_LOOP_1190_1, write, 1664, 512, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1190:21</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem_A">A, VITIS_LOOP_20_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:20:19</column>
                    <column name="m_axi_gmem_B">B, VITIS_LOOP_267_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:267:20</column>
                    <column name="m_axi_gmem_C">C, VITIS_LOOP_1190_1, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512, 214-353, /home/vagrantxiao24/ws_222/rapidstream-cookbook_20232/benchmarks/vivado_flow/CNN/cnn13x2/design/kernel3.cpp:1190:21</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../design/kernel3.cpp:16" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:21" status="valid" parentFunction="a_io_l3_in" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:41" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:56" status="valid" parentFunction="a_io_l2_in_intra_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:70" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:82" status="valid" parentFunction="a_io_l2_in_inter_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:99" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:111" status="valid" parentFunction="a_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:123" status="valid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:127" status="invalid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:128" status="warning" parentFunction="a_io_l2_in" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:130" status="invalid" parentFunction="a_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:131" status="warning" parentFunction="a_io_l2_in" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:194" status="valid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:198" status="invalid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:199" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_ping" isDirective="0" options="variable=local_A_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:201" status="invalid" parentFunction="a_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:202" status="warning" parentFunction="a_io_l2_in_boundary" variable="local_A_pong" isDirective="0" options="variable=local_A_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:263" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:268" status="valid" parentFunction="b_io_l3_in" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:288" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:303" status="valid" parentFunction="b_io_l2_in_intra_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:317" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:329" status="valid" parentFunction="b_io_l2_in_inter_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:346" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:358" status="valid" parentFunction="b_io_l2_in_inter_trans_boundary" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:370" status="valid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:374" status="invalid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:375" status="warning" parentFunction="b_io_l2_in" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:377" status="invalid" parentFunction="b_io_l2_in" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:378" status="warning" parentFunction="b_io_l2_in" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:441" status="valid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_map" location="../design/kernel3.cpp:445" status="invalid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:446" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_ping" isDirective="0" options="variable=local_B_ping core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_map" location="../design/kernel3.cpp:448" status="invalid" parentFunction="b_io_l2_in_boundary" variable="" isDirective="0" options="variable">
            <Msg msg_id="207-5506" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="resource" location="../design/kernel3.cpp:449" status="warning" parentFunction="b_io_l2_in_boundary" variable="local_B_pong" isDirective="0" options="variable=local_B_pong core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:510" status="valid" parentFunction="pe" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:516" status="warning" parentFunction="pe" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="pipeline" location="../design/kernel3.cpp:526" status="valid" parentFunction="pe" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:539" status="valid" parentFunction="pe" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="unroll" location="../design/kernel3.cpp:545" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../design/kernel3.cpp:556" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../design/kernel3.cpp:565" status="valid" parentFunction="pe" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:946" status="valid" parentFunction="a_pe_dummy" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:971" status="valid" parentFunction="b_pe_dummy" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:984" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../design/kernel3.cpp:988" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="buf_data_split" isDirective="0" options="variable=buf_data_split complete"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:997" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="unroll" location="../design/kernel3.cpp:1003" status="valid" parentFunction="c_drain_io_l1_out_intra_trans" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../design/kernel3.cpp:1022" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:1032" status="valid" parentFunction="c_drain_io_l1_out_inter_trans" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:1049" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:1059" status="valid" parentFunction="c_drain_io_l1_out_inter_trans_boundary" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:1071" status="valid" parentFunction="c_drain_io_l1_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:1075" status="warning" parentFunction="c_drain_io_l1_out" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:1099" status="valid" parentFunction="c_drain_io_l1_out_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="resource" location="../design/kernel3.cpp:1103" status="warning" parentFunction="c_drain_io_l1_out_boundary" variable="local_C" isDirective="0" options="variable=local_C core=RAM_2P_BRAM">
            <Msg msg_id="207-5527" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="../design/kernel3.cpp:1126" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:1141" status="valid" parentFunction="c_drain_io_l2_out" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:1158" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:1173" status="valid" parentFunction="c_drain_io_l2_out_boundary" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="inline" location="../design/kernel3.cpp:1186" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../design/kernel3.cpp:1191" status="valid" parentFunction="c_drain_io_l3_out" variable="" isDirective="0" options="style=stp II=1"/>
        <Pragma type="array_partition" location="../design/kernel3.cpp:1195" status="valid" parentFunction="c_drain_io_l3_out" variable="mem_data_split" isDirective="0" options="variable=mem_data_split complete"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1214" status="valid" parentFunction="kernel3" variable="A" isDirective="0" options="m_axi port=A offset=slave bundle=gmem_A depth=53248/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1215" status="valid" parentFunction="kernel3" variable="B" isDirective="0" options="m_axi port=B offset=slave bundle=gmem_B depth=32768/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1216" status="valid" parentFunction="kernel3" variable="C" isDirective="0" options="m_axi port=C offset=slave bundle=gmem_C depth=26624/16"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1217" status="valid" parentFunction="kernel3" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1218" status="valid" parentFunction="kernel3" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1219" status="valid" parentFunction="kernel3" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../design/kernel3.cpp:1220" status="valid" parentFunction="kernel3" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="../design/kernel3.cpp:1222" status="valid" parentFunction="kernel3" variable="" isDirective="0" options="disable_start_propagation"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1226" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_0" isDirective="0" options="variable=fifo_A_A_IO_L2_in_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1228" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_1" isDirective="0" options="variable=fifo_A_A_IO_L2_in_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1230" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_2" isDirective="0" options="variable=fifo_A_A_IO_L2_in_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1232" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_3" isDirective="0" options="variable=fifo_A_A_IO_L2_in_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1234" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_4" isDirective="0" options="variable=fifo_A_A_IO_L2_in_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1236" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_5" isDirective="0" options="variable=fifo_A_A_IO_L2_in_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1238" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_6" isDirective="0" options="variable=fifo_A_A_IO_L2_in_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1240" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_7" isDirective="0" options="variable=fifo_A_A_IO_L2_in_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1242" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_8" isDirective="0" options="variable=fifo_A_A_IO_L2_in_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1244" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_9" isDirective="0" options="variable=fifo_A_A_IO_L2_in_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1246" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_10" isDirective="0" options="variable=fifo_A_A_IO_L2_in_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1248" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_11" isDirective="0" options="variable=fifo_A_A_IO_L2_in_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1250" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_12" isDirective="0" options="variable=fifo_A_A_IO_L2_in_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1252" status="valid" parentFunction="kernel3" variable="fifo_A_A_IO_L2_in_13" isDirective="0" options="variable=fifo_A_A_IO_L2_in_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1254" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_0" isDirective="0" options="variable=fifo_B_B_IO_L2_in_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1256" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_1" isDirective="0" options="variable=fifo_B_B_IO_L2_in_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1258" status="valid" parentFunction="kernel3" variable="fifo_B_B_IO_L2_in_2" isDirective="0" options="variable=fifo_B_B_IO_L2_in_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1260" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_0" isDirective="0" options="variable=fifo_A_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1262" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_1" isDirective="0" options="variable=fifo_A_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1264" status="valid" parentFunction="kernel3" variable="fifo_A_PE_0_2" isDirective="0" options="variable=fifo_A_PE_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1266" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_0" isDirective="0" options="variable=fifo_A_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1268" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_1" isDirective="0" options="variable=fifo_A_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1270" status="valid" parentFunction="kernel3" variable="fifo_A_PE_1_2" isDirective="0" options="variable=fifo_A_PE_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1272" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_0" isDirective="0" options="variable=fifo_A_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1274" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_1" isDirective="0" options="variable=fifo_A_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1276" status="valid" parentFunction="kernel3" variable="fifo_A_PE_2_2" isDirective="0" options="variable=fifo_A_PE_2_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1278" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_0" isDirective="0" options="variable=fifo_A_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1280" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_1" isDirective="0" options="variable=fifo_A_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1282" status="valid" parentFunction="kernel3" variable="fifo_A_PE_3_2" isDirective="0" options="variable=fifo_A_PE_3_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1284" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_0" isDirective="0" options="variable=fifo_A_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1286" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_1" isDirective="0" options="variable=fifo_A_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1288" status="valid" parentFunction="kernel3" variable="fifo_A_PE_4_2" isDirective="0" options="variable=fifo_A_PE_4_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1290" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_0" isDirective="0" options="variable=fifo_A_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1292" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_1" isDirective="0" options="variable=fifo_A_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1294" status="valid" parentFunction="kernel3" variable="fifo_A_PE_5_2" isDirective="0" options="variable=fifo_A_PE_5_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1296" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_0" isDirective="0" options="variable=fifo_A_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1298" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_1" isDirective="0" options="variable=fifo_A_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1300" status="valid" parentFunction="kernel3" variable="fifo_A_PE_6_2" isDirective="0" options="variable=fifo_A_PE_6_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1302" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_0" isDirective="0" options="variable=fifo_A_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1304" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_1" isDirective="0" options="variable=fifo_A_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1306" status="valid" parentFunction="kernel3" variable="fifo_A_PE_7_2" isDirective="0" options="variable=fifo_A_PE_7_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1308" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_0" isDirective="0" options="variable=fifo_A_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1310" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_1" isDirective="0" options="variable=fifo_A_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1312" status="valid" parentFunction="kernel3" variable="fifo_A_PE_8_2" isDirective="0" options="variable=fifo_A_PE_8_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1314" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_0" isDirective="0" options="variable=fifo_A_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1316" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_1" isDirective="0" options="variable=fifo_A_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1318" status="valid" parentFunction="kernel3" variable="fifo_A_PE_9_2" isDirective="0" options="variable=fifo_A_PE_9_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1320" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_0" isDirective="0" options="variable=fifo_A_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1322" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_1" isDirective="0" options="variable=fifo_A_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1324" status="valid" parentFunction="kernel3" variable="fifo_A_PE_10_2" isDirective="0" options="variable=fifo_A_PE_10_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1326" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_0" isDirective="0" options="variable=fifo_A_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1328" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_1" isDirective="0" options="variable=fifo_A_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1330" status="valid" parentFunction="kernel3" variable="fifo_A_PE_11_2" isDirective="0" options="variable=fifo_A_PE_11_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1332" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_0" isDirective="0" options="variable=fifo_A_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1334" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_1" isDirective="0" options="variable=fifo_A_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1336" status="valid" parentFunction="kernel3" variable="fifo_A_PE_12_2" isDirective="0" options="variable=fifo_A_PE_12_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1338" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_0" isDirective="0" options="variable=fifo_B_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1340" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_0" isDirective="0" options="variable=fifo_B_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1342" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_0" isDirective="0" options="variable=fifo_B_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1344" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_0" isDirective="0" options="variable=fifo_B_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1346" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_0" isDirective="0" options="variable=fifo_B_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1348" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_0" isDirective="0" options="variable=fifo_B_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1350" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_0" isDirective="0" options="variable=fifo_B_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1352" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_0" isDirective="0" options="variable=fifo_B_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1354" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_0" isDirective="0" options="variable=fifo_B_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1356" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_0" isDirective="0" options="variable=fifo_B_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1358" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_0" isDirective="0" options="variable=fifo_B_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1360" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_0" isDirective="0" options="variable=fifo_B_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1362" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_0" isDirective="0" options="variable=fifo_B_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1364" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_0" isDirective="0" options="variable=fifo_B_PE_13_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1366" status="valid" parentFunction="kernel3" variable="fifo_B_PE_0_1" isDirective="0" options="variable=fifo_B_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1368" status="valid" parentFunction="kernel3" variable="fifo_B_PE_1_1" isDirective="0" options="variable=fifo_B_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1370" status="valid" parentFunction="kernel3" variable="fifo_B_PE_2_1" isDirective="0" options="variable=fifo_B_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1372" status="valid" parentFunction="kernel3" variable="fifo_B_PE_3_1" isDirective="0" options="variable=fifo_B_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1374" status="valid" parentFunction="kernel3" variable="fifo_B_PE_4_1" isDirective="0" options="variable=fifo_B_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1376" status="valid" parentFunction="kernel3" variable="fifo_B_PE_5_1" isDirective="0" options="variable=fifo_B_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1378" status="valid" parentFunction="kernel3" variable="fifo_B_PE_6_1" isDirective="0" options="variable=fifo_B_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1380" status="valid" parentFunction="kernel3" variable="fifo_B_PE_7_1" isDirective="0" options="variable=fifo_B_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1382" status="valid" parentFunction="kernel3" variable="fifo_B_PE_8_1" isDirective="0" options="variable=fifo_B_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1384" status="valid" parentFunction="kernel3" variable="fifo_B_PE_9_1" isDirective="0" options="variable=fifo_B_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1386" status="valid" parentFunction="kernel3" variable="fifo_B_PE_10_1" isDirective="0" options="variable=fifo_B_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1388" status="valid" parentFunction="kernel3" variable="fifo_B_PE_11_1" isDirective="0" options="variable=fifo_B_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1390" status="valid" parentFunction="kernel3" variable="fifo_B_PE_12_1" isDirective="0" options="variable=fifo_B_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1392" status="valid" parentFunction="kernel3" variable="fifo_B_PE_13_1" isDirective="0" options="variable=fifo_B_PE_13_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1394" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_0" isDirective="0" options="variable=fifo_C_drain_PE_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1396" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_0" isDirective="0" options="variable=fifo_C_drain_PE_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1398" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_0" isDirective="0" options="variable=fifo_C_drain_PE_2_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1400" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_0" isDirective="0" options="variable=fifo_C_drain_PE_3_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1402" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_0" isDirective="0" options="variable=fifo_C_drain_PE_4_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1404" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_0" isDirective="0" options="variable=fifo_C_drain_PE_5_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1406" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_0" isDirective="0" options="variable=fifo_C_drain_PE_6_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1408" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_0" isDirective="0" options="variable=fifo_C_drain_PE_7_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1410" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_0" isDirective="0" options="variable=fifo_C_drain_PE_8_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1412" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_0" isDirective="0" options="variable=fifo_C_drain_PE_9_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1414" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_0" isDirective="0" options="variable=fifo_C_drain_PE_10_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1416" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_0" isDirective="0" options="variable=fifo_C_drain_PE_11_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1418" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_0" isDirective="0" options="variable=fifo_C_drain_PE_12_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1420" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_0_1" isDirective="0" options="variable=fifo_C_drain_PE_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1422" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_1_1" isDirective="0" options="variable=fifo_C_drain_PE_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1424" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_2_1" isDirective="0" options="variable=fifo_C_drain_PE_2_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1426" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_3_1" isDirective="0" options="variable=fifo_C_drain_PE_3_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1428" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_4_1" isDirective="0" options="variable=fifo_C_drain_PE_4_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1430" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_5_1" isDirective="0" options="variable=fifo_C_drain_PE_5_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1432" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_6_1" isDirective="0" options="variable=fifo_C_drain_PE_6_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1434" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_7_1" isDirective="0" options="variable=fifo_C_drain_PE_7_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1436" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_8_1" isDirective="0" options="variable=fifo_C_drain_PE_8_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1438" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_9_1" isDirective="0" options="variable=fifo_C_drain_PE_9_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1440" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_10_1" isDirective="0" options="variable=fifo_C_drain_PE_10_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1442" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_11_1" isDirective="0" options="variable=fifo_C_drain_PE_11_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1444" status="valid" parentFunction="kernel3" variable="fifo_C_drain_PE_12_1" isDirective="0" options="variable=fifo_C_drain_PE_12_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1446" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1448" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1450" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1452" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1454" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1456" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1458" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1460" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1462" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1464" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1466" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1468" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1470" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1472" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_0_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_0_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1474" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1476" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1478" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_2 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1480" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_3" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_3 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1482" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_4" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_4 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1484" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_5" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_5 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1486" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_6" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_6 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1488" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_7" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_7 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1490" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_8" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_8 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1492" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_9" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_9 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1494" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_10" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_10 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1496" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_11" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_11 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1498" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_12" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_12 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1500" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L1_out_1_13" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L1_out_1_13 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1502" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_0" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_0 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1504" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_1" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_1 depth=2"/>
        <Pragma type="stream" location="../design/kernel3.cpp:1506" status="valid" parentFunction="kernel3" variable="fifo_C_drain_C_drain_IO_L2_out_2" isDirective="0" options="variable=fifo_C_drain_C_drain_IO_L2_out_2 depth=2"/>
    </PragmaReport>
</profile>
