config sint_ver_4;
design import_lib.sint_ver_4:sim_sch_1;
liblist import_lib, discrete_niitp, power_niitp, most3_lib, standard;
viewlist vhdl_model, hw_model, swift_model, vhdl_structural, vhdl_rtl, vhdl_behavioral, vhdl_system, mc_arch, pic_1, picopt_1, sim_sch_1, sch_1;
stoplist none;
endconfig
