-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
-- Date        : Tue Oct 11 13:47:45 2016
-- Host        : adam-cm running 64-bit Ubuntu 14.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/aisaacson/work/git_work/ska_sa/projects/skarab_bsp_firmware/firmware/FRM123701U1R1/Vivado/Source/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/ip/XLAUI/XLAUI_funcsim.vhdl
-- Design      : XLAUI
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_GT__parameterized0\ is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gthtxn_out : out STD_LOGIC;
    gt0_gthtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    GT0_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxdatavalid_out : out STD_LOGIC;
    gt0_rxheadervalid_out : out STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_gthrxn_in : in STD_LOGIC;
    gt0_gthrxp_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxgearboxslip_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_GT__parameterized0\ : entity is "XLAUI_GT";
end \XLAUI_XLAUI_GT__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_GT__parameterized0\ is
  signal n_50_gthe2_i : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute box_type : string;
  attribute box_type of gthe2_i : label is "PRIMITIVE";
begin
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      DRPCLK => gt0_drpclk_in,
      DRPDI(15 downto 0) => gt0_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTGREFCLK => '0',
      GTHRXN => gt0_gthrxn_in,
      GTHRXP => gt0_gthrxp_in,
      GTHTXN => gt0_gthtxn_out,
      GTHTXP => gt0_gthtxp_out,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_in,
      LOOPBACK(2 downto 0) => gt0_loopback_in(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => GT0_QPLLOUTCLK_IN,
      QPLLREFCLK => GT0_QPLLOUTREFCLK_IN,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => gt0_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gthe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 0) => gt0_rxdata_out(63 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => gt0_rxdatavalid_out,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => gt0_rxgearboxslip_in,
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => gt0_rxheader_out(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => gt0_rxheadervalid_out,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt0_rxoutclk_out,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gt0_rxpcsreset_in,
      RXPD(1) => '0',
      RXPD(0) => '0',
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => GT0_RXPMARESETDONE_OUT,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gt0_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '1',
      RXSYSCLKSEL(0) => '1',
      RXUSERRDY => gt0_rxuserrdy_in,
      RXUSRCLK => gt0_rxusrclk_in,
      RXUSRCLK2 => gt0_rxusrclk2_in,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1) => '0',
      TXCHARISK(0) => '0',
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gt0_txdata_in(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt0_txelecidle_in,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gt0_txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => gt0_txoutclk_out,
      TXOUTCLKFABRIC => gt0_txoutclkfabric_out,
      TXOUTCLKPCS => gt0_txoutclkpcs_out,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1) => '0',
      TXPD(0) => '0',
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => n_50_gthe2_i,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gt0_txresetdone_out,
      TXSEQUENCE(6 downto 0) => gt0_txsequence_in(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '1',
      TXSYSCLKSEL(0) => '1',
      TXUSERRDY => gt0_txuserrdy_in,
      TXUSRCLK => gt0_txusrclk_in,
      TXUSRCLK2 => gt0_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_GT__parameterized0_65\ is
  port (
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gthtxn_out : out STD_LOGIC;
    gt1_gthtxp_out : out STD_LOGIC;
    gt1_rxoutclk_out : out STD_LOGIC;
    GT1_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxdatavalid_out : out STD_LOGIC;
    gt1_rxheadervalid_out : out STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_gthrxn_in : in STD_LOGIC;
    gt1_gthrxp_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxgearboxslip_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_GT__parameterized0_65\ : entity is "XLAUI_GT";
end \XLAUI_XLAUI_GT__parameterized0_65\;

architecture STRUCTURE of \XLAUI_XLAUI_GT__parameterized0_65\ is
  signal n_50_gthe2_i : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute box_type : string;
  attribute box_type of gthe2_i : label is "PRIMITIVE";
begin
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      DRPCLK => gt1_drpclk_in,
      DRPDI(15 downto 0) => gt1_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt1_drpdo_out(15 downto 0),
      DRPEN => gt1_drpen_in,
      DRPRDY => gt1_drprdy_out,
      DRPWE => gt1_drpwe_in,
      EYESCANDATAERROR => gt1_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt1_eyescanreset_in,
      EYESCANTRIGGER => gt1_eyescantrigger_in,
      GTGREFCLK => '0',
      GTHRXN => gt1_gthrxn_in,
      GTHRXP => gt1_gthrxp_in,
      GTHTXN => gt1_gthtxn_out,
      GTHTXP => gt1_gthtxp_out,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => I1(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt1_gttxreset_in,
      LOOPBACK(2 downto 0) => gt1_loopback_in(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => GT0_QPLLOUTCLK_IN,
      QPLLREFCLK => GT0_QPLLOUTREFCLK_IN,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => gt1_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gthe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 0) => gt1_rxdata_out(63 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => gt1_rxdatavalid_out,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => gt1_rxgearboxslip_in,
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => gt1_rxheader_out(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => gt1_rxheadervalid_out,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt1_rxoutclk_out,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gt1_rxpcsreset_in,
      RXPD(1) => '0',
      RXPD(0) => '0',
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => GT1_RXPMARESETDONE_OUT,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => gt1_rxprbscntreset_in,
      RXPRBSERR => gt1_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gt1_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '1',
      RXSYSCLKSEL(0) => '1',
      RXUSERRDY => gt1_rxuserrdy_in,
      RXUSRCLK => gt1_rxusrclk_in,
      RXUSRCLK2 => gt1_rxusrclk2_in,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => gt1_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1) => '0',
      TXCHARISK(0) => '0',
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gt1_txdata_in(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt1_txelecidle_in,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gt1_txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => gt1_txoutclk_out,
      TXOUTCLKFABRIC => gt1_txoutclkfabric_out,
      TXOUTCLKPCS => gt1_txoutclkpcs_out,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => gt1_txpcsreset_in,
      TXPD(1) => '0',
      TXPD(0) => '0',
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => n_50_gthe2_i,
      TXPOLARITY => gt1_txpolarity_in,
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt1_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gt1_txresetdone_out,
      TXSEQUENCE(6 downto 0) => gt1_txsequence_in(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '1',
      TXSYSCLKSEL(0) => '1',
      TXUSERRDY => gt1_txuserrdy_in,
      TXUSRCLK => gt1_txusrclk_in,
      TXUSRCLK2 => gt1_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_GT__parameterized0_66\ is
  port (
    gt2_drprdy_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_gthtxn_out : out STD_LOGIC;
    gt2_gthtxp_out : out STD_LOGIC;
    gt2_rxoutclk_out : out STD_LOGIC;
    GT2_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxdatavalid_out : out STD_LOGIC;
    gt2_rxheadervalid_out : out STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_gthrxn_in : in STD_LOGIC;
    gt2_gthrxp_in : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_gttxreset_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxgearboxslip_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_txelecidle_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_GT__parameterized0_66\ : entity is "XLAUI_GT";
end \XLAUI_XLAUI_GT__parameterized0_66\;

architecture STRUCTURE of \XLAUI_XLAUI_GT__parameterized0_66\ is
  signal n_50_gthe2_i : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute box_type : string;
  attribute box_type of gthe2_i : label is "PRIMITIVE";
begin
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      DRPCLK => gt2_drpclk_in,
      DRPDI(15 downto 0) => gt2_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt2_drpdo_out(15 downto 0),
      DRPEN => gt2_drpen_in,
      DRPRDY => gt2_drprdy_out,
      DRPWE => gt2_drpwe_in,
      EYESCANDATAERROR => gt2_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt2_eyescanreset_in,
      EYESCANTRIGGER => gt2_eyescantrigger_in,
      GTGREFCLK => '0',
      GTHRXN => gt2_gthrxn_in,
      GTHRXP => gt2_gthrxp_in,
      GTHTXN => gt2_gthtxn_out,
      GTHTXP => gt2_gthtxp_out,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => I2(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt2_gttxreset_in,
      LOOPBACK(2 downto 0) => gt2_loopback_in(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => GT0_QPLLOUTCLK_IN,
      QPLLREFCLK => GT0_QPLLOUTREFCLK_IN,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => gt2_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt2_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gthe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 0) => gt2_rxdata_out(63 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => gt2_rxdatavalid_out,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => gt2_rxgearboxslip_in,
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => gt2_rxheader_out(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => gt2_rxheadervalid_out,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt2_rxoutclk_out,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gt2_rxpcsreset_in,
      RXPD(1) => '0',
      RXPD(0) => '0',
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => GT2_RXPMARESETDONE_OUT,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => gt2_rxprbscntreset_in,
      RXPRBSERR => gt2_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gt2_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '1',
      RXSYSCLKSEL(0) => '1',
      RXUSERRDY => gt2_rxuserrdy_in,
      RXUSRCLK => gt2_rxusrclk_in,
      RXUSRCLK2 => gt2_rxusrclk2_in,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => gt2_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1) => '0',
      TXCHARISK(0) => '0',
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gt2_txdata_in(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt2_txelecidle_in,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gt2_txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => gt2_txoutclk_out,
      TXOUTCLKFABRIC => gt2_txoutclkfabric_out,
      TXOUTCLKPCS => gt2_txoutclkpcs_out,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => gt2_txpcsreset_in,
      TXPD(1) => '0',
      TXPD(0) => '0',
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => n_50_gthe2_i,
      TXPOLARITY => gt2_txpolarity_in,
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt2_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gt2_txresetdone_out,
      TXSEQUENCE(6 downto 0) => gt2_txsequence_in(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '1',
      TXSYSCLKSEL(0) => '1',
      TXUSERRDY => gt2_txuserrdy_in,
      TXUSRCLK => gt2_txusrclk_in,
      TXUSRCLK2 => gt2_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_GT__parameterized0_67\ is
  port (
    gt3_drprdy_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_gthtxn_out : out STD_LOGIC;
    gt3_gthtxp_out : out STD_LOGIC;
    gt3_rxoutclk_out : out STD_LOGIC;
    GT3_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxdatavalid_out : out STD_LOGIC;
    gt3_rxheadervalid_out : out STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpen_in : in STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_gthrxn_in : in STD_LOGIC;
    gt3_gthrxp_in : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_gttxreset_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxgearboxslip_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_GT__parameterized0_67\ : entity is "XLAUI_GT";
end \XLAUI_XLAUI_GT__parameterized0_67\;

architecture STRUCTURE of \XLAUI_XLAUI_GT__parameterized0_67\ is
  signal n_50_gthe2_i : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute box_type : string;
  attribute box_type of gthe2_i : label is "PRIMITIVE";
begin
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 64,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
    port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2) => '0',
      CPLLREFCLKSEL(1) => '0',
      CPLLREFCLKSEL(0) => '1',
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      DRPCLK => gt3_drpclk_in,
      DRPDI(15 downto 0) => gt3_drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => gt3_drpdo_out(15 downto 0),
      DRPEN => gt3_drpen_in,
      DRPRDY => gt3_drprdy_out,
      DRPWE => gt3_drpwe_in,
      EYESCANDATAERROR => gt3_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt3_eyescanreset_in,
      EYESCANTRIGGER => gt3_eyescantrigger_in,
      GTGREFCLK => '0',
      GTHRXN => gt3_gthrxn_in,
      GTHRXP => gt3_gthrxp_in,
      GTHTXN => gt3_gthtxn_out,
      GTHTXP => gt3_gthtxp_out,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15) => '0',
      GTRSVD(14) => '0',
      GTRSVD(13) => '0',
      GTRSVD(12) => '0',
      GTRSVD(11) => '0',
      GTRSVD(10) => '0',
      GTRSVD(9) => '0',
      GTRSVD(8) => '0',
      GTRSVD(7) => '0',
      GTRSVD(6) => '0',
      GTRSVD(5) => '0',
      GTRSVD(4) => '0',
      GTRSVD(3) => '0',
      GTRSVD(2) => '0',
      GTRSVD(1) => '0',
      GTRSVD(0) => '0',
      GTRXRESET => I3(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt3_gttxreset_in,
      LOOPBACK(2 downto 0) => gt3_loopback_in(2 downto 0),
      PCSRSVDIN(15) => '0',
      PCSRSVDIN(14) => '0',
      PCSRSVDIN(13) => '0',
      PCSRSVDIN(12) => '0',
      PCSRSVDIN(11) => '0',
      PCSRSVDIN(10) => '0',
      PCSRSVDIN(9) => '0',
      PCSRSVDIN(8) => '0',
      PCSRSVDIN(7) => '0',
      PCSRSVDIN(6) => '0',
      PCSRSVDIN(5) => '0',
      PCSRSVDIN(4) => '0',
      PCSRSVDIN(3) => '0',
      PCSRSVDIN(2) => '0',
      PCSRSVDIN(1) => '0',
      PCSRSVDIN(0) => '0',
      PCSRSVDIN2(4) => '0',
      PCSRSVDIN2(3) => '0',
      PCSRSVDIN2(2) => '0',
      PCSRSVDIN2(1) => '0',
      PCSRSVDIN2(0) => '0',
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4) => '0',
      PMARSVDIN(3) => '0',
      PMARSVDIN(2) => '0',
      PMARSVDIN(1) => '0',
      PMARSVDIN(0) => '0',
      QPLLCLK => GT0_QPLLOUTCLK_IN,
      QPLLREFCLK => GT0_QPLLOUTREFCLK_IN,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13) => '0',
      RXADAPTSELTEST(12) => '0',
      RXADAPTSELTEST(11) => '0',
      RXADAPTSELTEST(10) => '0',
      RXADAPTSELTEST(9) => '0',
      RXADAPTSELTEST(8) => '0',
      RXADAPTSELTEST(7) => '0',
      RXADAPTSELTEST(6) => '0',
      RXADAPTSELTEST(5) => '0',
      RXADAPTSELTEST(4) => '0',
      RXADAPTSELTEST(3) => '0',
      RXADAPTSELTEST(2) => '0',
      RXADAPTSELTEST(1) => '0',
      RXADAPTSELTEST(0) => '0',
      RXBUFRESET => gt3_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt3_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gthe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4) => '0',
      RXCHBONDI(3) => '0',
      RXCHBONDI(2) => '0',
      RXCHBONDI(1) => '0',
      RXCHBONDI(0) => '0',
      RXCHBONDLEVEL(2) => '0',
      RXCHBONDLEVEL(1) => '0',
      RXCHBONDLEVEL(0) => '0',
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 0) => gt3_rxdata_out(63 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => gt3_rxdatavalid_out,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4) => '1',
      RXDFEAGCTRL(3) => '0',
      RXDFEAGCTRL(2) => '0',
      RXDFEAGCTRL(1) => '0',
      RXDFEAGCTRL(0) => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4) => '0',
      RXDFESLIDETAP(3) => '0',
      RXDFESLIDETAP(2) => '0',
      RXDFESLIDETAP(1) => '0',
      RXDFESLIDETAP(0) => '0',
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5) => '0',
      RXDFESLIDETAPID(4) => '0',
      RXDFESLIDETAPID(3) => '0',
      RXDFESLIDETAPID(2) => '0',
      RXDFESLIDETAPID(1) => '0',
      RXDFESLIDETAPID(0) => '0',
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1) => '1',
      RXELECIDLEMODE(0) => '1',
      RXGEARBOXSLIP => gt3_rxgearboxslip_in,
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => gt3_rxheader_out(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => gt3_rxheadervalid_out,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3) => '0',
      RXOSINTCFG(2) => '1',
      RXOSINTCFG(1) => '1',
      RXOSINTCFG(0) => '0',
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3) => '0',
      RXOSINTID0(2) => '0',
      RXOSINTID0(1) => '0',
      RXOSINTID0(0) => '0',
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gt3_rxoutclk_out,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2) => '0',
      RXOUTCLKSEL(1) => '1',
      RXOUTCLKSEL(0) => '0',
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gt3_rxpcsreset_in,
      RXPD(1) => '0',
      RXPD(0) => '0',
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => GT3_RXPMARESETDONE_OUT,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => gt3_rxprbscntreset_in,
      RXPRBSERR => gt3_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2) => '0',
      RXRATE(1) => '0',
      RXRATE(0) => '0',
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gt3_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1) => '1',
      RXSYSCLKSEL(0) => '1',
      RXUSERRDY => gt3_rxuserrdy_in,
      RXUSRCLK => gt3_rxusrclk_in,
      RXUSRCLK2 => gt3_rxusrclk2_in,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19) => '1',
      TSTIN(18) => '1',
      TSTIN(17) => '1',
      TSTIN(16) => '1',
      TSTIN(15) => '1',
      TSTIN(14) => '1',
      TSTIN(13) => '1',
      TSTIN(12) => '1',
      TSTIN(11) => '1',
      TSTIN(10) => '1',
      TSTIN(9) => '1',
      TSTIN(8) => '1',
      TSTIN(7) => '1',
      TSTIN(6) => '1',
      TSTIN(5) => '1',
      TSTIN(4) => '1',
      TSTIN(3) => '1',
      TSTIN(2) => '1',
      TSTIN(1) => '1',
      TSTIN(0) => '1',
      TX8B10BBYPASS(7) => '0',
      TX8B10BBYPASS(6) => '0',
      TX8B10BBYPASS(5) => '0',
      TX8B10BBYPASS(4) => '0',
      TX8B10BBYPASS(3) => '0',
      TX8B10BBYPASS(2) => '0',
      TX8B10BBYPASS(1) => '0',
      TX8B10BBYPASS(0) => '0',
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2) => '1',
      TXBUFDIFFCTRL(1) => '0',
      TXBUFDIFFCTRL(0) => '0',
      TXBUFSTATUS(1 downto 0) => gt3_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7) => '0',
      TXCHARDISPMODE(6) => '0',
      TXCHARDISPMODE(5) => '0',
      TXCHARDISPMODE(4) => '0',
      TXCHARDISPMODE(3) => '0',
      TXCHARDISPMODE(2) => '0',
      TXCHARDISPMODE(1) => '0',
      TXCHARDISPMODE(0) => '0',
      TXCHARDISPVAL(7) => '0',
      TXCHARDISPVAL(6) => '0',
      TXCHARDISPVAL(5) => '0',
      TXCHARDISPVAL(4) => '0',
      TXCHARDISPVAL(3) => '0',
      TXCHARDISPVAL(2) => '0',
      TXCHARDISPVAL(1) => '0',
      TXCHARDISPVAL(0) => '0',
      TXCHARISK(7) => '0',
      TXCHARISK(6) => '0',
      TXCHARISK(5) => '0',
      TXCHARISK(4) => '0',
      TXCHARISK(3) => '0',
      TXCHARISK(2) => '0',
      TXCHARISK(1) => '0',
      TXCHARISK(0) => '0',
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gt3_txdata_in(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3) => '1',
      TXDIFFCTRL(2) => '0',
      TXDIFFCTRL(1) => '0',
      TXDIFFCTRL(0) => '0',
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt3_txelecidle_in,
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gt3_txheader_in(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6) => '0',
      TXMAINCURSOR(5) => '0',
      TXMAINCURSOR(4) => '0',
      TXMAINCURSOR(3) => '0',
      TXMAINCURSOR(2) => '0',
      TXMAINCURSOR(1) => '0',
      TXMAINCURSOR(0) => '0',
      TXMARGIN(2) => '0',
      TXMARGIN(1) => '0',
      TXMARGIN(0) => '0',
      TXOUTCLK => gt3_txoutclk_out,
      TXOUTCLKFABRIC => gt3_txoutclkfabric_out,
      TXOUTCLKPCS => gt3_txoutclkpcs_out,
      TXOUTCLKSEL(2) => '0',
      TXOUTCLKSEL(1) => '1',
      TXOUTCLKSEL(0) => '0',
      TXPCSRESET => gt3_txpcsreset_in,
      TXPD(1) => '0',
      TXPD(0) => '0',
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4) => '0',
      TXPIPPMSTEPSIZE(3) => '0',
      TXPIPPMSTEPSIZE(2) => '0',
      TXPIPPMSTEPSIZE(1) => '0',
      TXPIPPMSTEPSIZE(0) => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => n_50_gthe2_i,
      TXPOLARITY => gt3_txpolarity_in,
      TXPOSTCURSOR(4) => '0',
      TXPOSTCURSOR(3) => '0',
      TXPOSTCURSOR(2) => '0',
      TXPOSTCURSOR(1) => '0',
      TXPOSTCURSOR(0) => '0',
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt3_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      TXPRECURSOR(4) => '0',
      TXPRECURSOR(3) => '0',
      TXPRECURSOR(2) => '0',
      TXPRECURSOR(1) => '0',
      TXPRECURSOR(0) => '0',
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2) => '0',
      TXRATE(1) => '0',
      TXRATE(0) => '0',
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gt3_txresetdone_out,
      TXSEQUENCE(6 downto 0) => gt3_txsequence_in(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1) => '1',
      TXSYSCLKSEL(0) => '1',
      TXUSERRDY => gt3_txuserrdy_in,
      TXUSRCLK => gt3_txusrclk_in,
      TXUSRCLK2 => gt3_txusrclk2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_8__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state_reg[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__2\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_3__2\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4AEFEF4F4AEAEA"
    )
    port map (
      I0 => \out\(3),
      I1 => \n_0_FSM_sequential_tx_state_reg[3]_i_3__2\,
      I2 => \out\(0),
      I3 => I1,
      I4 => I3,
      I5 => wait_time_done,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I2,
      I2 => I6,
      I3 => \out\(2),
      I4 => I7,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_7__2\
    );
\FSM_sequential_tx_state[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
    port map (
      I0 => txresetdone_s3,
      I1 => I2,
      I2 => I4,
      I3 => \out\(2),
      I4 => I5,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_8__2\
    );
\FSM_sequential_tx_state_reg[3]_i_3__2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_tx_state[3]_i_7__2\,
      I1 => \n_0_FSM_sequential_tx_state[3]_i_8__2\,
      O => \n_0_FSM_sequential_tx_state_reg[3]_i_3__2\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0FFFFD0C00000"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => \n_0_reset_time_out_i_2__2\,
      I3 => I1,
      I4 => \n_0_reset_time_out_i_3__2\,
      I5 => I2,
      O => O1
    );
\reset_time_out_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AFAF"
    )
    port map (
      I0 => qplllock_sync,
      I1 => txresetdone_s3,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(2),
      O => \n_0_reset_time_out_i_2__2\
    );
\reset_time_out_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505040FF505040FA"
    )
    port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => I1,
      O => \n_0_reset_time_out_i_3__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_10\ is
  port (
    data_out : out STD_LOGIC;
    GT3_TX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_10\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_10\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_10\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => GT3_TX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_11\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_11\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_11\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_11\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_9__2\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => I3,
      I3 => rxresetdone_s3,
      I4 => \out\(1),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_9__2\,
      O => O2
    );
\FSM_sequential_rx_state[3]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => \out\(2),
      I1 => qplllock_sync,
      I2 => I4,
      I3 => \out\(0),
      O => \n_0_FSM_sequential_rx_state[3]_i_9__2\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => qplllock_sync,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_12\ is
  port (
    data_out : out STD_LOGIC;
    gt3_rxresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_12\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_12\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_12\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_13\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT3_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    GT3_DATA_VALID_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_13\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_13\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_13\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_7__2\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_4__2\ : STD_LOGIC;
  signal \n_0_rx_fsm_reset_done_int_i_3__2\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_state1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C5DFD0C0C5D5D"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => rx_state1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000FF7700"
    )
    port map (
      I0 => \out\(2),
      I1 => rx_state16_out,
      I2 => rx_state1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(3),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => DONT_RESET_ON_DATA_ERROR_IN,
      I3 => data_valid_sync,
      O => rx_state1
    );
\FSM_sequential_rx_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_3__2\,
      I1 => I5,
      I2 => \out\(0),
      I3 => I6,
      I4 => \n_0_FSM_sequential_rx_state[3]_i_6__2\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA00A2000000A2"
    )
    port map (
      I0 => \out\(3),
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_7__2\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4430"
    )
    port map (
      I0 => data_valid_sync,
      I1 => \out\(3),
      I2 => I7,
      I3 => \out\(1),
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_3__2\
    );
\FSM_sequential_rx_state[3]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EFEFEFE0"
    )
    port map (
      I0 => rx_state1,
      I1 => data_valid_sync,
      I2 => \out\(3),
      I3 => rx_state16_out,
      I4 => mmcm_lock_reclocked,
      I5 => \out\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_6__2\
    );
\FSM_sequential_rx_state[3]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0000F"
    )
    port map (
      I0 => I1,
      I1 => I9,
      I2 => \out\(1),
      I3 => rx_state1,
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_7__2\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT3_DATA_VALID_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
    port map (
      I0 => rxresetdone_s3,
      I1 => \out\(2),
      I2 => data_valid_sync,
      I3 => \out\(3),
      I4 => \out\(1),
      I5 => \n_0_reset_time_out_i_4__2\,
      O => O2
    );
\reset_time_out_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DDF333F311F3"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => I8,
      I3 => \out\(0),
      I4 => data_valid_sync,
      I5 => mmcm_lock_reclocked,
      O => \n_0_reset_time_out_i_4__2\
    );
\rx_fsm_reset_done_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \n_0_rx_fsm_reset_done_int_i_3__2\,
      I4 => GT3_RX_FSM_RESET_DONE_OUT,
      O => O1
    );
\rx_fsm_reset_done_int_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => I3,
      I3 => I1,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C380C383C380C38"
    )
    port map (
      I0 => rx_state1,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => data_valid_sync,
      I4 => I3,
      I5 => I1,
      O => \n_0_rx_fsm_reset_done_int_i_3__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_14\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT3_RX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_14\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_14\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_14\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__6\ : label is "soft_lutpair71";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT3_RX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_15\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_15\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_15\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_15\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_16\ is
  port (
    data_out : out STD_LOGIC;
    GT3_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_16\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_16\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_16\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => GT3_RX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_17\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT3_RX_MMCM_RESET_OUT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_17\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_17\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_17\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_reset_time_out_i_5__2\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
\mmcm_reset_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00100010"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => data_out,
      I5 => GT3_RX_MMCM_RESET_OUT,
      O => O1
    );
\reset_time_out_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B88888"
    )
    port map (
      I0 => \n_0_reset_time_out_i_5__2\,
      I1 => \out\(0),
      I2 => I1,
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \out\(3),
      O => O2
    );
\reset_time_out_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111FFFD"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => data_out,
      I3 => mmcm_lock_reclocked,
      I4 => \out\(3),
      O => \n_0_reset_time_out_i_5__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_18\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    RXOUTCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_18\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_18\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_18\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_19\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_19\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_19\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_19\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_20\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_20\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_20\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_20\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state_reg[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__1\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_3__1\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4AEFEF4F4AEAEA"
    )
    port map (
      I0 => \out\(3),
      I1 => \n_0_FSM_sequential_tx_state_reg[3]_i_3__1\,
      I2 => \out\(0),
      I3 => I1,
      I4 => I3,
      I5 => wait_time_done,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I2,
      I2 => I6,
      I3 => \out\(2),
      I4 => I7,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_7__1\
    );
\FSM_sequential_tx_state[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
    port map (
      I0 => txresetdone_s3,
      I1 => I2,
      I2 => I4,
      I3 => \out\(2),
      I4 => I5,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_8__1\
    );
\FSM_sequential_tx_state_reg[3]_i_3__1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_tx_state[3]_i_7__1\,
      I1 => \n_0_FSM_sequential_tx_state[3]_i_8__1\,
      O => \n_0_FSM_sequential_tx_state_reg[3]_i_3__1\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0FFFFD0C00000"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => \n_0_reset_time_out_i_2__1\,
      I3 => I1,
      I4 => \n_0_reset_time_out_i_3__1\,
      I5 => I2,
      O => O1
    );
\reset_time_out_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AFAF"
    )
    port map (
      I0 => qplllock_sync,
      I1 => txresetdone_s3,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(2),
      O => \n_0_reset_time_out_i_2__1\
    );
\reset_time_out_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505040FF505040FA"
    )
    port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => I1,
      O => \n_0_reset_time_out_i_3__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_21\ is
  port (
    data_out : out STD_LOGIC;
    gt2_txresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_21\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_21\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_21\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_22\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT2_TX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_22\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_22\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_22\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__1\ : label is "soft_lutpair59";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT2_TX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_23\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_23\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_23\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_23\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_24\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_24\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_24\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_24\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_25\ is
  port (
    data_out : out STD_LOGIC;
    GT2_TX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_25\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_25\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_25\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => GT2_TX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_26\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_26\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_26\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_26\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_9__1\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => I3,
      I3 => rxresetdone_s3,
      I4 => \out\(1),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_9__1\,
      O => O2
    );
\FSM_sequential_rx_state[3]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => \out\(2),
      I1 => qplllock_sync,
      I2 => I4,
      I3 => \out\(0),
      O => \n_0_FSM_sequential_rx_state[3]_i_9__1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => qplllock_sync,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_27\ is
  port (
    data_out : out STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_27\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_27\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_27\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_28\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT2_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    GT2_DATA_VALID_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_28\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_28\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_28\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_7__1\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_4__1\ : STD_LOGIC;
  signal \n_0_rx_fsm_reset_done_int_i_3__1\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_state1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C5DFD0C0C5D5D"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => rx_state1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000FF7700"
    )
    port map (
      I0 => \out\(2),
      I1 => rx_state16_out,
      I2 => rx_state1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(3),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => DONT_RESET_ON_DATA_ERROR_IN,
      I3 => data_valid_sync,
      O => rx_state1
    );
\FSM_sequential_rx_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_3__1\,
      I1 => I5,
      I2 => \out\(0),
      I3 => I6,
      I4 => \n_0_FSM_sequential_rx_state[3]_i_6__1\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA00A2000000A2"
    )
    port map (
      I0 => \out\(3),
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_7__1\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4430"
    )
    port map (
      I0 => data_valid_sync,
      I1 => \out\(3),
      I2 => I7,
      I3 => \out\(1),
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_3__1\
    );
\FSM_sequential_rx_state[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EFEFEFE0"
    )
    port map (
      I0 => rx_state1,
      I1 => data_valid_sync,
      I2 => \out\(3),
      I3 => rx_state16_out,
      I4 => mmcm_lock_reclocked,
      I5 => \out\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_6__1\
    );
\FSM_sequential_rx_state[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0000F"
    )
    port map (
      I0 => I1,
      I1 => I9,
      I2 => \out\(1),
      I3 => rx_state1,
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_7__1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT2_DATA_VALID_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
    port map (
      I0 => rxresetdone_s3,
      I1 => \out\(2),
      I2 => data_valid_sync,
      I3 => \out\(3),
      I4 => \out\(1),
      I5 => \n_0_reset_time_out_i_4__1\,
      O => O2
    );
\reset_time_out_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DDF333F311F3"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => I8,
      I3 => \out\(0),
      I4 => data_valid_sync,
      I5 => mmcm_lock_reclocked,
      O => \n_0_reset_time_out_i_4__1\
    );
\rx_fsm_reset_done_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \n_0_rx_fsm_reset_done_int_i_3__1\,
      I4 => GT2_RX_FSM_RESET_DONE_OUT,
      O => O1
    );
\rx_fsm_reset_done_int_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => I3,
      I3 => I1,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C380C383C380C38"
    )
    port map (
      I0 => rx_state1,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => data_valid_sync,
      I4 => I3,
      I5 => I1,
      O => \n_0_rx_fsm_reset_done_int_i_3__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_29\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT2_RX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_29\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_29\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_29\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__5\ : label is "soft_lutpair47";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT2_RX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_30\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_30\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_30\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_30\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_31\ is
  port (
    data_out : out STD_LOGIC;
    GT2_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_31\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_31\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_31\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => GT2_RX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_32\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT2_RX_MMCM_RESET_OUT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_32\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_32\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_32\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_reset_time_out_i_5__1\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
\mmcm_reset_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00100010"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => data_out,
      I5 => GT2_RX_MMCM_RESET_OUT,
      O => O1
    );
\reset_time_out_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B88888"
    )
    port map (
      I0 => \n_0_reset_time_out_i_5__1\,
      I1 => \out\(0),
      I2 => I1,
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \out\(3),
      O => O2
    );
\reset_time_out_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111FFFD"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => data_out,
      I3 => mmcm_lock_reclocked,
      I4 => \out\(3),
      O => \n_0_reset_time_out_i_5__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_33\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    RXOUTCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_33\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_33\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_33\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_34\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_34\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_34\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_34\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_35\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_35\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_35\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_35\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state_reg[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_2__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_3__0\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4AEFEF4F4AEAEA"
    )
    port map (
      I0 => \out\(3),
      I1 => \n_0_FSM_sequential_tx_state_reg[3]_i_3__0\,
      I2 => \out\(0),
      I3 => I1,
      I4 => I3,
      I5 => wait_time_done,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => I2,
      I2 => I6,
      I3 => \out\(2),
      I4 => I7,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_7__0\
    );
\FSM_sequential_tx_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
    port map (
      I0 => txresetdone_s3,
      I1 => I2,
      I2 => I4,
      I3 => \out\(2),
      I4 => I5,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_8__0\
    );
\FSM_sequential_tx_state_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_tx_state[3]_i_7__0\,
      I1 => \n_0_FSM_sequential_tx_state[3]_i_8__0\,
      O => \n_0_FSM_sequential_tx_state_reg[3]_i_3__0\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0FFFFD0C00000"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => \n_0_reset_time_out_i_2__0\,
      I3 => I1,
      I4 => \n_0_reset_time_out_i_3__0\,
      I5 => I2,
      O => O1
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AFAF"
    )
    port map (
      I0 => qplllock_sync,
      I1 => txresetdone_s3,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(2),
      O => \n_0_reset_time_out_i_2__0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505040FF505040FA"
    )
    port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => I1,
      O => \n_0_reset_time_out_i_3__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_36\ is
  port (
    data_out : out STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_36\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_36\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_36\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_37\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT1_TX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_37\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_37\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_37\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__0\ : label is "soft_lutpair35";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT1_TX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_38\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_38\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_38\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_38\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_39\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_39\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_39\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_39\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_40\ is
  port (
    data_out : out STD_LOGIC;
    GT1_TX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_40\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_40\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_40\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => GT1_TX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_41\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_41\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_41\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_41\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_9__0\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => I3,
      I3 => rxresetdone_s3,
      I4 => \out\(1),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_9__0\,
      O => O2
    );
\FSM_sequential_rx_state[3]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => \out\(2),
      I1 => qplllock_sync,
      I2 => I4,
      I3 => \out\(0),
      O => \n_0_FSM_sequential_rx_state[3]_i_9__0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => qplllock_sync,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_42\ is
  port (
    data_out : out STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_42\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_42\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_42\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_43\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    GT1_DATA_VALID_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_43\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_43\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_43\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_reset_time_out_i_4__0\ : STD_LOGIC;
  signal \n_0_rx_fsm_reset_done_int_i_3__0\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_state1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C5DFD0C0C5D5D"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => rx_state1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000FF7700"
    )
    port map (
      I0 => \out\(2),
      I1 => rx_state16_out,
      I2 => rx_state1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(3),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => DONT_RESET_ON_DATA_ERROR_IN,
      I3 => data_valid_sync,
      O => rx_state1
    );
\FSM_sequential_rx_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_3__0\,
      I1 => I5,
      I2 => \out\(0),
      I3 => I6,
      I4 => \n_0_FSM_sequential_rx_state[3]_i_6__0\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA00A2000000A2"
    )
    port map (
      I0 => \out\(3),
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_7__0\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4430"
    )
    port map (
      I0 => data_valid_sync,
      I1 => \out\(3),
      I2 => I7,
      I3 => \out\(1),
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_3__0\
    );
\FSM_sequential_rx_state[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EFEFEFE0"
    )
    port map (
      I0 => rx_state1,
      I1 => data_valid_sync,
      I2 => \out\(3),
      I3 => rx_state16_out,
      I4 => mmcm_lock_reclocked,
      I5 => \out\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_6__0\
    );
\FSM_sequential_rx_state[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0000F"
    )
    port map (
      I0 => I1,
      I1 => I9,
      I2 => \out\(1),
      I3 => rx_state1,
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_7__0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT1_DATA_VALID_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
    port map (
      I0 => rxresetdone_s3,
      I1 => \out\(2),
      I2 => data_valid_sync,
      I3 => \out\(3),
      I4 => \out\(1),
      I5 => \n_0_reset_time_out_i_4__0\,
      O => O2
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DDF333F311F3"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => I8,
      I3 => \out\(0),
      I4 => data_valid_sync,
      I5 => mmcm_lock_reclocked,
      O => \n_0_reset_time_out_i_4__0\
    );
\rx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => \n_0_rx_fsm_reset_done_int_i_3__0\,
      I4 => GT1_RX_FSM_RESET_DONE_OUT,
      O => O1
    );
\rx_fsm_reset_done_int_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => I3,
      I3 => I1,
      O => rx_fsm_reset_done_int
    );
\rx_fsm_reset_done_int_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C380C383C380C38"
    )
    port map (
      I0 => rx_state1,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => data_valid_sync,
      I4 => I3,
      I5 => I1,
      O => \n_0_rx_fsm_reset_done_int_i_3__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_44\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT1_RX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_44\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_44\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_44\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__4\ : label is "soft_lutpair24";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT1_RX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_45\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_45\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_45\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_45\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_46\ is
  port (
    data_out : out STD_LOGIC;
    GT1_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_46\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_46\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_46\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => GT1_RX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_47\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT1_RX_MMCM_RESET_OUT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_47\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_47\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_47\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_reset_time_out_i_5__0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
\mmcm_reset_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00100010"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => data_out,
      I5 => GT1_RX_MMCM_RESET_OUT,
      O => O1
    );
\reset_time_out_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B88888"
    )
    port map (
      I0 => \n_0_reset_time_out_i_5__0\,
      I1 => \out\(0),
      I2 => I1,
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \out\(3),
      O => O2
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111FFFD"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => data_out,
      I3 => mmcm_lock_reclocked,
      I4 => \out\(3),
      O => \n_0_reset_time_out_i_5__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_48\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    RXOUTCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_48\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_48\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_48\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_49\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_49\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_49\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_49\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_50\ is
  port (
    O1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I1 : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    wait_time_done : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_50\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_50\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_50\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state_reg[3]_i_3\ : STD_LOGIC;
  signal n_0_reset_time_out_i_2 : STD_LOGIC;
  signal n_0_reset_time_out_i_3 : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4AEFEF4F4AEAEA"
    )
    port map (
      I0 => \out\(3),
      I1 => \n_0_FSM_sequential_tx_state_reg[3]_i_3\,
      I2 => \out\(0),
      I3 => I1,
      I4 => I2,
      I5 => wait_time_done,
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => reset_time_out,
      I2 => I5,
      I3 => \out\(2),
      I4 => I6,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_7\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBAFFBAFFBA00"
    )
    port map (
      I0 => txresetdone_s3,
      I1 => reset_time_out,
      I2 => I3,
      I3 => \out\(2),
      I4 => I4,
      I5 => qplllock_sync,
      O => \n_0_FSM_sequential_tx_state[3]_i_8\
    );
\FSM_sequential_tx_state_reg[3]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_sequential_tx_state[3]_i_7\,
      I1 => \n_0_FSM_sequential_tx_state[3]_i_8\,
      O => \n_0_FSM_sequential_tx_state_reg[3]_i_3\,
      S => \out\(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0C0FFFFD0C00000"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(0),
      I2 => n_0_reset_time_out_i_2,
      I3 => I1,
      I4 => n_0_reset_time_out_i_3,
      I5 => reset_time_out,
      O => O1
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AFAF"
    )
    port map (
      I0 => qplllock_sync,
      I1 => txresetdone_s3,
      I2 => \out\(1),
      I3 => mmcm_lock_reclocked,
      I4 => \out\(2),
      O => n_0_reset_time_out_i_2
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505040FF505040FA"
    )
    port map (
      I0 => \out\(3),
      I1 => qplllock_sync,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => I1,
      O => n_0_reset_time_out_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_51\ is
  port (
    data_out : out STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_51\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_51\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_51\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_52\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT0_TX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_52\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_52\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_52\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of mmcm_lock_reclocked_i_1 : label is "soft_lutpair12";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_TX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_53\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_53\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_53\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_53\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_54\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_54\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_54\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_54\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_55\ is
  port (
    data_out : out STD_LOGIC;
    GT0_TX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_55\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_55\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_55\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => GT0_TX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_56\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_56\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_56\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_56\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_9\ : STD_LOGIC;
  signal qplllock_sync : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => I3,
      I3 => rxresetdone_s3,
      I4 => \out\(1),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_9\,
      O => O2
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5455"
    )
    port map (
      I0 => \out\(2),
      I1 => qplllock_sync,
      I2 => I4,
      I3 => \out\(0),
      O => \n_0_FSM_sequential_rx_state[3]_i_9\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_QPLLLOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => qplllock_sync,
      R => '0'
    );
\reset_time_out_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => qplllock_sync,
      I3 => I1,
      I4 => I2,
      I5 => I3,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_57\ is
  port (
    data_out : out STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_57\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_57\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_57\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rxresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_58\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_state16_out : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    rxresetdone_s3 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    GT0_DATA_VALID_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_58\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_58\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_58\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_7\ : STD_LOGIC;
  signal n_0_reset_time_out_i_4 : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_i_3 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_state1 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C5DFD0C0C5D5D"
    )
    port map (
      I0 => \out\(0),
      I1 => I4,
      I2 => \out\(3),
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => rx_state1,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050000FF7700"
    )
    port map (
      I0 => \out\(2),
      I1 => rx_state16_out,
      I2 => rx_state1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \out\(3),
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => I1,
      I1 => I2,
      I2 => DONT_RESET_ON_DATA_ERROR_IN,
      I3 => data_valid_sync,
      O => rx_state1
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEAE"
    )
    port map (
      I0 => \n_0_FSM_sequential_rx_state[3]_i_3\,
      I1 => I5,
      I2 => \out\(0),
      I3 => I6,
      I4 => \n_0_FSM_sequential_rx_state[3]_i_6\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55AA00A2000000A2"
    )
    port map (
      I0 => \out\(3),
      I1 => time_out_wait_bypass_s3,
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => \n_0_FSM_sequential_rx_state[3]_i_7\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC4430"
    )
    port map (
      I0 => data_valid_sync,
      I1 => \out\(3),
      I2 => I7,
      I3 => \out\(1),
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_3\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EFEFEFE0"
    )
    port map (
      I0 => rx_state1,
      I1 => data_valid_sync,
      I2 => \out\(3),
      I3 => rx_state16_out,
      I4 => mmcm_lock_reclocked,
      I5 => \out\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_6\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0B0000F"
    )
    port map (
      I0 => I1,
      I1 => I9,
      I2 => \out\(1),
      I3 => rx_state1,
      I4 => \out\(2),
      O => \n_0_FSM_sequential_rx_state[3]_i_7\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_DATA_VALID_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFF8F880000"
    )
    port map (
      I0 => rxresetdone_s3,
      I1 => \out\(2),
      I2 => data_valid_sync,
      I3 => \out\(3),
      I4 => \out\(1),
      I5 => n_0_reset_time_out_i_4,
      O => O2
    );
reset_time_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3DDF333F311F3"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(2),
      I2 => I8,
      I3 => \out\(0),
      I4 => data_valid_sync,
      I5 => mmcm_lock_reclocked,
      O => n_0_reset_time_out_i_4
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
    port map (
      I0 => rx_fsm_reset_done_int,
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => n_0_rx_fsm_reset_done_int_i_3,
      I4 => GT0_RX_FSM_RESET_DONE_OUT,
      O => O1
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \out\(1),
      I1 => data_valid_sync,
      I2 => I3,
      I3 => I1,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C380C383C380C38"
    )
    port map (
      I0 => rx_state1,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => data_valid_sync,
      I4 => I3,
      I5 => I1,
      O => n_0_rx_fsm_reset_done_int_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_59\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT0_RX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_59\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_59\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_59\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__3\ : label is "soft_lutpair0";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT0_RX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_6\ is
  port (
    data_out : out STD_LOGIC;
    gt3_txresetdone_out : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_6\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_6\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_6\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_txresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_60\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_60\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_60\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_60\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_61\ is
  port (
    data_out : out STD_LOGIC;
    GT0_RX_FSM_RESET_DONE_OUT : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_61\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_61\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_61\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => GT0_RX_FSM_RESET_DONE_OUT,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_62\ is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    GT0_RX_MMCM_RESET_OUT : in STD_LOGIC;
    I1 : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_62\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_62\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_62\ is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal n_0_reset_time_out_i_5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
mmcm_reset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF00100010"
    )
    port map (
      I0 => \out\(3),
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => data_out,
      I5 => GT0_RX_MMCM_RESET_OUT,
      O => O1
    );
\reset_time_out_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B88888"
    )
    port map (
      I0 => n_0_reset_time_out_i_5,
      I1 => \out\(0),
      I2 => I1,
      I3 => \out\(1),
      I4 => \out\(2),
      I5 => \out\(3),
      O => O2
    );
reset_time_out_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1111FFFD"
    )
    port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => data_out,
      I3 => mmcm_lock_reclocked,
      I4 => \out\(3),
      O => n_0_reset_time_out_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_63\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    RXOUTCLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_63\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_63\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_63\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_64\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_64\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_64\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_64\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_7\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    GT3_TX_MMCM_LOCK_IN : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_7\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_7\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_7\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal mmcm_lock_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mmcm_lock_reclocked_i_1__2\ : label is "soft_lutpair83";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => GT3_TX_MMCM_LOCK_IN,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => mmcm_lock_i,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => mmcm_lock_i,
      O => SR(0)
    );
\mmcm_lock_reclocked_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
    port map (
      I0 => mmcm_lock_reclocked,
      I1 => Q(1),
      I2 => I1,
      I3 => Q(0),
      I4 => mmcm_lock_i,
      O => O1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_8\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_8\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_8\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_8\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_sync_block__parameterized0_9\ is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_sync_block__parameterized0_9\ : entity is "XLAUI_sync_block";
end \XLAUI_XLAUI_sync_block__parameterized0_9\;

architecture STRUCTURE of \XLAUI_XLAUI_sync_block__parameterized0_9\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT0_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    RXUSERRDY : out STD_LOGIC;
    RXOUTCLK : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    GT0_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_DATA_VALID_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0\ : entity is "XLAUI_RX_STARTUP_FSM";
end \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0\ is
  signal D : STD_LOGIC;
  signal \^gt0_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_rx_mmcm_reset_out\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^rxuserrdy\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_8\ : STD_LOGIC;
  signal n_0_RXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_i_1 : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal n_0_gtrxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__3\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__3\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__3\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__3\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__3\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__3\ : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__3\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_data_valid : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone_rx_s : STD_LOGIC;
  signal n_0_time_out_1us_i_1 : STD_LOGIC;
  signal \n_0_time_out_1us_i_2__0\ : STD_LOGIC;
  signal n_0_time_out_1us_i_3 : STD_LOGIC;
  signal n_0_time_out_1us_i_4 : STD_LOGIC;
  signal n_0_time_out_1us_reg : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__3\ : STD_LOGIC;
  signal n_0_time_out_2ms_i_2 : STD_LOGIC;
  signal n_0_time_out_2ms_i_3 : STD_LOGIC;
  signal n_0_time_out_2ms_i_4 : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal n_0_time_out_500us_i_1 : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__0\ : STD_LOGIC;
  signal n_0_time_out_500us_i_4 : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__3\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__3\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_10 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_11__0\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_12 : STD_LOGIC;
  signal n_0_time_tlock_max_i_13 : STD_LOGIC;
  signal n_0_time_tlock_max_i_14 : STD_LOGIC;
  signal n_0_time_tlock_max_i_15 : STD_LOGIC;
  signal n_0_time_tlock_max_i_16 : STD_LOGIC;
  signal n_0_time_tlock_max_i_17 : STD_LOGIC;
  signal n_0_time_tlock_max_i_18 : STD_LOGIC;
  signal n_0_time_tlock_max_i_19 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__3\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_20 : STD_LOGIC;
  signal n_0_time_tlock_max_i_4 : STD_LOGIC;
  signal n_0_time_tlock_max_i_5 : STD_LOGIC;
  signal n_0_time_tlock_max_i_6 : STD_LOGIC;
  signal n_0_time_tlock_max_i_8 : STD_LOGIC;
  signal n_0_time_tlock_max_i_9 : STD_LOGIC;
  signal n_0_time_tlock_max_reg_i_3 : STD_LOGIC;
  signal n_0_time_tlock_max_reg_i_7 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__3\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__3\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_data_valid : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_1_sync_rxpmaresetdone : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_1_time_tlock_max_reg_i_3 : STD_LOGIC;
  signal n_1_time_tlock_max_reg_i_7 : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_2_sync_data_valid : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__3\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_2_time_tlock_max_reg_i_3 : STD_LOGIC;
  signal n_2_time_tlock_max_reg_i_7 : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_3_sync_data_valid : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__3\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_3_time_tlock_max_reg_i_2 : STD_LOGIC;
  signal n_3_time_tlock_max_reg_i_3 : STD_LOGIC;
  signal n_3_time_tlock_max_reg_i_7 : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_4_sync_data_valid : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal n_5_sync_data_valid : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__3\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__3\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__3\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__3\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__3\ : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_state16_out : STD_LOGIC;
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_time_cnt0__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_time_tlock_max_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_time_tlock_max_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_time_tlock_max_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_time_tlock_max_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2\ : label is "soft_lutpair7";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__3\ : label is "soft_lutpair8";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1_rx : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1_rx : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1_rx : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1_rx : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2_rx : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2_rx : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2_rx : label is "FDP";
  attribute box_type of reset_sync2_rx : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of time_out_2ms_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of time_out_500us_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__3\ : label is "soft_lutpair6";
begin
  GT0_RX_FSM_RESET_DONE_OUT <= \^gt0_rx_fsm_reset_done_out\;
  GT0_RX_MMCM_RESET_OUT <= \^gt0_rx_mmcm_reset_out\;
  RXUSERRDY <= \^rxuserrdy\;
  SR(0) <= \^sr\(0);
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E0AEE2A4E0ACE0A"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => n_0_time_out_2ms_reg,
      I4 => n_0_reset_time_out_reg,
      I5 => time_tlock_max,
      O => \n_0_FSM_sequential_rx_state[0]_i_2\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004015150040"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => n_0_time_out_2ms_reg,
      I4 => rx_state(2),
      I5 => rx_state16_out,
      O => \n_0_FSM_sequential_rx_state[2]_i_1\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F4F404040"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_FSM_sequential_rx_state[3]_i_8\,
      I2 => rx_state(1),
      I3 => I1,
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \n_0_FSM_sequential_rx_state[3]_i_4\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(5),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(3),
      I4 => \wait_time_cnt_reg__0\(0),
      I5 => \wait_time_cnt_reg__0\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_8\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_3_sync_data_valid,
      Q => rx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_2_sync_data_valid,
      Q => rx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => \n_0_FSM_sequential_rx_state[2]_i_1\,
      Q => rx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_1_sync_data_valid,
      Q => rx_state(3),
      R => SOFT_RESET_IN
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
    port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^rxuserrdy\,
      O => n_0_RXUSERRDY_i_1
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_RXUSERRDY_i_1,
      Q => \^rxuserrdy\,
      R => SOFT_RESET_IN
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => n_0_check_tlock_max_reg,
      O => n_0_check_tlock_max_i_1
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_check_tlock_max_i_1,
      Q => n_0_check_tlock_max_reg,
      R => SOFT_RESET_IN
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => n_0_gtrxreset_i_i_1
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gtrxreset_i_i_1,
      Q => \^sr\(0),
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\init_wait_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__7\(1)
    );
\init_wait_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__7\(2)
    );
\init_wait_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__7\(3)
    );
\init_wait_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__7\(4)
    );
\init_wait_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__7\(5)
    );
\init_wait_count[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__3\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__3\
    );
\init_wait_count[6]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__3\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__7\(6)
    );
\init_wait_count[6]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__3\
    );
\init_wait_count[6]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__3\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__3\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__7\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__3\
    );
\init_wait_done_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__3\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__3\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__8\(0)
    );
\mmcm_lock_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__8\(1)
    );
\mmcm_lock_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__8\(2)
    );
\mmcm_lock_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__8\(3)
    );
\mmcm_lock_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__8\(4)
    );
\mmcm_lock_count[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__8\(5)
    );
\mmcm_lock_count[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__3\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__8\(6)
    );
\mmcm_lock_count[6]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__3\
    );
\mmcm_lock_count[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__3\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__3\
    );
\mmcm_lock_count[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__3\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__8\(7)
    );
\mmcm_lock_count[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__3\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__3\,
      D => \p_0_in__8\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
mmcm_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_rxpmaresetdone,
      Q => \^gt0_rx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
reset_sync1_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => '0',
      PRE => \^sr\(0),
      Q => D
    );
reset_sync2_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => D,
      PRE => \^sr\(0),
      Q => Q
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      S => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__3\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__3\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_data_valid,
      Q => \^gt0_rx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      CLR => Q,
      D => n_0_sync_rxpmaresetdone_rx_s,
      Q => rxpmaresetdone_i
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_56\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_5_sync_data_valid,
      I2 => n_1_sync_rxpmaresetdone,
      I3 => n_0_reset_time_out_reg,
      I4 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_QPLLLOCK,
      O2 => n_1_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      \out\(2 downto 0) => rx_state(3 downto 1),
      rxresetdone_s3 => rxresetdone_s3
    );
sync_RXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_57\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => rxresetdone_s2,
      gt0_rxresetdone_out => gt0_rxresetdone_out
    );
sync_data_valid: entity work.\XLAUI_XLAUI_sync_block__parameterized0_58\
    port map (
      D(2) => n_1_sync_data_valid,
      D(1) => n_2_sync_data_valid,
      D(0) => n_3_sync_data_valid,
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      E(0) => n_4_sync_data_valid,
      GT0_DATA_VALID_IN => GT0_DATA_VALID_IN,
      GT0_RX_FSM_RESET_DONE_OUT => \^gt0_rx_fsm_reset_done_out\,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_500us_reg,
      I3 => n_0_time_out_1us_reg,
      I4 => \n_0_FSM_sequential_rx_state[0]_i_2\,
      I5 => \n_0_FSM_sequential_rx_state[3]_i_4\,
      I6 => n_1_sync_QPLLLOCK,
      I7 => n_0_init_wait_done_reg,
      I8 => I1,
      I9 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_data_valid,
      O2 => n_5_sync_data_valid,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rx_state16_out => rx_state16_out,
      rxresetdone_s3 => rxresetdone_s3,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_59\
    port map (
      GT0_RX_MMCM_LOCK_IN => GT0_RX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__3\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_60\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_61\
    port map (
      GT0_RX_FSM_RESET_DONE_OUT => \^gt0_rx_fsm_reset_done_out\,
      data_out => rx_fsm_reset_done_int_s2,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
sync_rxpmaresetdone: entity work.\XLAUI_XLAUI_sync_block__parameterized0_62\
    port map (
      GT0_RX_MMCM_RESET_OUT => \^gt0_rx_mmcm_reset_out\,
      I1 => I1,
      O1 => n_0_sync_rxpmaresetdone,
      O2 => n_1_sync_rxpmaresetdone,
      SYSCLK_IN => SYSCLK_IN,
      data_in => rxpmaresetdone_i,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0)
    );
sync_rxpmaresetdone_rx_s: entity work.\XLAUI_XLAUI_sync_block__parameterized0_63\
    port map (
      RXOUTCLK => RXOUTCLK,
      data_in => data_in,
      data_out => n_0_sync_rxpmaresetdone_rx_s
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_64\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => \n_0_time_out_1us_i_2__0\,
      I5 => n_0_time_out_1us_reg,
      O => n_0_time_out_1us_i_1
    );
\time_out_1us_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => n_0_time_out_1us_i_3,
      I5 => n_0_time_out_1us_i_4,
      O => \n_0_time_out_1us_i_2__0\
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(15),
      O => n_0_time_out_1us_i_3
    );
time_out_1us_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(0),
      O => n_0_time_out_1us_i_4
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_time_out_1us_i_1,
      Q => n_0_time_out_1us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_2ms_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => n_0_time_out_2ms_i_2,
      I2 => n_0_time_out_2ms_i_3,
      I3 => n_0_time_out_2ms_i_4,
      I4 => \n_0_time_out_counter[0]_i_3\,
      O => \n_0_time_out_2ms_i_1__3\
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(12),
      O => n_0_time_out_2ms_i_2
    );
time_out_2ms_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(17),
      O => n_0_time_out_2ms_i_3
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(2),
      O => n_0_time_out_2ms_i_4
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__3\,
      Q => n_0_time_out_2ms_reg,
      R => n_0_reset_time_out_reg
    );
time_out_500us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(18),
      I2 => \n_0_time_out_500us_i_2__0\,
      I3 => \n_0_time_out_500us_i_3__0\,
      I4 => n_0_time_out_500us_reg,
      O => n_0_time_out_500us_i_1
    );
\time_out_500us_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      O => \n_0_time_out_500us_i_2__0\
    );
\time_out_500us_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => n_0_time_out_2ms_i_4,
      I1 => n_0_time_out_500us_i_4,
      I2 => \n_0_time_out_counter[0]_i_3\,
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(3),
      O => \n_0_time_out_500us_i_3__0\
    );
time_out_500us_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => n_0_time_out_500us_i_4
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_time_out_500us_i_1,
      Q => n_0_time_out_500us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_counter[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(2),
      I5 => \n_0_time_out_counter[0]_i_4\,
      O => \n_0_time_out_counter[0]_i_1__3\
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_3\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(14),
      I5 => n_0_time_out_2ms_i_3,
      O => \n_0_time_out_counter[0]_i_4\
    );
\time_out_counter[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5__3\
    );
\time_out_counter[0]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__3\
    );
\time_out_counter[0]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7__3\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__3\
    );
\time_out_counter[12]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__3\
    );
\time_out_counter[12]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__3\
    );
\time_out_counter[12]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__3\
    );
\time_out_counter[16]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__3\
    );
\time_out_counter[16]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__3\
    );
\time_out_counter[16]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__3\
    );
\time_out_counter[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__3\
    );
\time_out_counter[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__3\
    );
\time_out_counter[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__3\
    );
\time_out_counter[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__3\
    );
\time_out_counter[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__3\
    );
\time_out_counter[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__3\
    );
\time_out_counter[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__3\
    );
\time_out_counter[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__3\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_7_time_out_counter_reg[0]_i_2__3\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__3\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__3\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__3\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__3\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__3\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__3\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__3\,
      S(3) => \n_0_time_out_counter[0]_i_5__3\,
      S(2) => \n_0_time_out_counter[0]_i_6__3\,
      S(1) => \n_0_time_out_counter[0]_i_7__3\,
      S(0) => \n_0_time_out_counter[0]_i_8\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_5_time_out_counter_reg[8]_i_1__3\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_4_time_out_counter_reg[8]_i_1__3\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_7_time_out_counter_reg[12]_i_1__3\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__3\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__3\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__3\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__3\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__3\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__3\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__3\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__3\,
      S(3) => \n_0_time_out_counter[12]_i_2__3\,
      S(2) => \n_0_time_out_counter[12]_i_3__3\,
      S(1) => \n_0_time_out_counter[12]_i_4__3\,
      S(0) => \n_0_time_out_counter[12]_i_5__3\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_6_time_out_counter_reg[12]_i_1__3\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_5_time_out_counter_reg[12]_i_1__3\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_4_time_out_counter_reg[12]_i_1__3\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_7_time_out_counter_reg[16]_i_1__3\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__3\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__3\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__3_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__3\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__3\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__3\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__3\,
      S(1) => \n_0_time_out_counter[16]_i_3__3\,
      S(0) => \n_0_time_out_counter[16]_i_4__3\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_6_time_out_counter_reg[16]_i_1__3\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_5_time_out_counter_reg[16]_i_1__3\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_6_time_out_counter_reg[0]_i_2__3\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_5_time_out_counter_reg[0]_i_2__3\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_4_time_out_counter_reg[0]_i_2__3\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_7_time_out_counter_reg[4]_i_1__3\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__3\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__3\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__3\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__3\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__3\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__3\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__3\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__3\,
      S(3) => \n_0_time_out_counter[4]_i_2__3\,
      S(2) => \n_0_time_out_counter[4]_i_3__3\,
      S(1) => \n_0_time_out_counter[4]_i_4__3\,
      S(0) => \n_0_time_out_counter[4]_i_5__3\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_6_time_out_counter_reg[4]_i_1__3\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_5_time_out_counter_reg[4]_i_1__3\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_4_time_out_counter_reg[4]_i_1__3\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_7_time_out_counter_reg[8]_i_1__3\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__3\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__3\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__3\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__3\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__3\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__3\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__3\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__3\,
      S(3) => \n_0_time_out_counter[8]_i_2__3\,
      S(2) => \n_0_time_out_counter[8]_i_3__3\,
      S(1) => \n_0_time_out_counter[8]_i_4__3\,
      S(0) => \n_0_time_out_counter[8]_i_5__3\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__3\,
      D => \n_6_time_out_counter_reg[8]_i_1__3\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__3\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__3\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => rx_fsm_reset_done_int_s3,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__3\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_rxusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__3\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => n_0_time_tlock_max_i_10
    );
\time_tlock_max_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \n_0_time_tlock_max_i_11__0\
    );
time_tlock_max_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      O => n_0_time_tlock_max_i_12
    );
time_tlock_max_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => n_0_time_tlock_max_i_13
    );
time_tlock_max_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => n_0_time_tlock_max_i_14
    );
time_tlock_max_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => n_0_time_tlock_max_i_15
    );
time_tlock_max_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => n_0_time_tlock_max_i_16
    );
time_tlock_max_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => n_0_time_tlock_max_i_17
    );
time_tlock_max_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => n_0_time_tlock_max_i_18
    );
time_tlock_max_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => n_0_time_tlock_max_i_19
    );
\time_tlock_max_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => \n_0_time_tlock_max_i_1__3\
    );
time_tlock_max_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => n_0_time_tlock_max_i_20
    );
time_tlock_max_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => n_0_time_tlock_max_i_4
    );
time_tlock_max_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => n_0_time_tlock_max_i_5
    );
time_tlock_max_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => n_0_time_tlock_max_i_6
    );
time_tlock_max_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => n_0_time_tlock_max_i_8
    );
time_tlock_max_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => n_0_time_tlock_max_i_9
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__3\,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
time_tlock_max_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_time_tlock_max_reg_i_3,
      CO(3 downto 2) => NLW_time_tlock_max_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => n_3_time_tlock_max_reg_i_2,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => time_out_counter_reg(18),
      DI(0) => n_0_time_tlock_max_i_4,
      O(3 downto 0) => NLW_time_tlock_max_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => n_0_time_tlock_max_i_5,
      S(0) => n_0_time_tlock_max_i_6
    );
time_tlock_max_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_time_tlock_max_reg_i_7,
      CO(3) => n_0_time_tlock_max_reg_i_3,
      CO(2) => n_1_time_tlock_max_reg_i_3,
      CO(1) => n_2_time_tlock_max_reg_i_3,
      CO(0) => n_3_time_tlock_max_reg_i_3,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => n_0_time_tlock_max_i_8,
      DI(1) => n_0_time_tlock_max_i_9,
      DI(0) => time_out_counter_reg(9),
      O(3 downto 0) => NLW_time_tlock_max_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_time_tlock_max_i_10,
      S(2) => \n_0_time_tlock_max_i_11__0\,
      S(1) => n_0_time_tlock_max_i_12,
      S(0) => n_0_time_tlock_max_i_13
    );
time_tlock_max_reg_i_7: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => n_0_time_tlock_max_reg_i_7,
      CO(2) => n_1_time_tlock_max_reg_i_7,
      CO(1) => n_2_time_tlock_max_reg_i_7,
      CO(0) => n_3_time_tlock_max_reg_i_7,
      CYINIT => '0',
      DI(3) => n_0_time_tlock_max_i_14,
      DI(2) => time_out_counter_reg(5),
      DI(1) => n_0_time_tlock_max_i_15,
      DI(0) => n_0_time_tlock_max_i_16,
      O(3 downto 0) => NLW_time_tlock_max_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_time_tlock_max_i_17,
      S(2) => n_0_time_tlock_max_i_18,
      S(1) => n_0_time_tlock_max_i_19,
      S(0) => n_0_time_tlock_max_i_20
    );
\wait_bypass_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__3\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__3\,
      I3 => rx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2__3\
    );
\wait_bypass_count[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_4__3\
    );
\wait_bypass_count[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(8),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[0]_i_5__3\
    );
\wait_bypass_count[0]_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__3\
    );
\wait_bypass_count[0]_i_7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__3\
    );
\wait_bypass_count[0]_i_8__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8__3\
    );
\wait_bypass_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count[12]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__3\
    );
\wait_bypass_count[4]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__3\
    );
\wait_bypass_count[4]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__3\
    );
\wait_bypass_count[4]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__3\
    );
\wait_bypass_count[4]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__3\
    );
\wait_bypass_count[8]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__3\
    );
\wait_bypass_count[8]_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__3\
    );
\wait_bypass_count[8]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__3\
    );
\wait_bypass_count[8]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__3\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__3\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__3\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__3\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__3\,
      S(1) => \n_0_wait_bypass_count[0]_i_8__3\,
      S(0) => \n_0_wait_bypass_count[0]_i_9\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__3\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__3\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__3\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__3\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__3_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__3\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__3\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__3\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__3\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__3\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__3\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__3\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__3\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__3\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__3\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__3\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__3\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__3\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__3\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__3\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__3\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__3\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__3\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__3\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__3\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_bypass_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__3\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__3\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__3\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__3\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__3\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__3\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__3\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__3\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__3\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__3\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__3\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__3\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__3\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__3\
    );
\wait_time_cnt[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__3\(0)
    );
\wait_time_cnt[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__3\
    );
\wait_time_cnt[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__3\(2)
    );
\wait_time_cnt[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__3\(3)
    );
\wait_time_cnt[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__3\
    );
\wait_time_cnt[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__3\(5)
    );
\wait_time_cnt[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__3\,
      O => \n_0_wait_time_cnt[6]_i_2__3\
    );
\wait_time_cnt[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__3\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__3\(6)
    );
\wait_time_cnt[6]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__3\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \wait_time_cnt0__3\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \n_0_wait_time_cnt[1]_i_1__3\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \wait_time_cnt0__3\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \wait_time_cnt0__3\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \n_0_wait_time_cnt[4]_i_1__3\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \wait_time_cnt0__3\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__3\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__3\,
      D => \wait_time_cnt0__3\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT1_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    RXOUTCLK : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC;
    GT1_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT1_DATA_VALID_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_0\ : entity is "XLAUI_RX_STARTUP_FSM";
end \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_0\;

architecture STRUCTURE of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_0\ is
  signal D : STD_LOGIC;
  signal \^gt1_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_rx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_RXUSERRDY_i_1__0\ : STD_LOGIC;
  signal \n_0_check_tlock_max_i_1__0\ : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal \n_0_gtrxreset_i_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__4\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__4\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__4\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__4\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__4\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__4\ : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__4\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_data_valid : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone_rx_s : STD_LOGIC;
  signal \n_0_time_out_1us_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_4__0\ : STD_LOGIC;
  signal n_0_time_out_1us_reg : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__4\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_4__0\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_4__0\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__4\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__4\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_10__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_11__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_12__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_13__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_14__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_15__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_16__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_17__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_18__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_19__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__4\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_20__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_5__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_6__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_8__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_9__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__4\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__4\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_data_valid : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_1_sync_rxpmaresetdone : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_7__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal n_2_sync_data_valid : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__4\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_7__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal n_3_sync_data_valid : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__4\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_7__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal n_4_sync_data_valid : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal n_5_sync_data_valid : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__4\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__4\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__4\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__4\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__4\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__4\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__4\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__4\ : STD_LOGIC;
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_state16_out : STD_LOGIC;
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_time_cnt0__4\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_tlock_max_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2__0\ : label is "soft_lutpair30";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__4\ : label is "soft_lutpair31";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1_rx : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1_rx : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1_rx : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1_rx : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2_rx : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2_rx : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2_rx : label is "FDP";
  attribute box_type of reset_sync2_rx : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__4\ : label is "soft_lutpair29";
begin
  GT1_RX_FSM_RESET_DONE_OUT <= \^gt1_rx_fsm_reset_done_out\;
  GT1_RX_MMCM_RESET_OUT <= \^gt1_rx_mmcm_reset_out\;
  O1 <= \^o1\;
  SR(0) <= \^sr\(0);
\FSM_sequential_rx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E0AEE2A4E0ACE0A"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => n_0_time_out_2ms_reg,
      I4 => n_0_reset_time_out_reg,
      I5 => time_tlock_max,
      O => \n_0_FSM_sequential_rx_state[0]_i_2__0\
    );
\FSM_sequential_rx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004015150040"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => n_0_time_out_2ms_reg,
      I4 => rx_state(2),
      I5 => rx_state16_out,
      O => \n_0_FSM_sequential_rx_state[2]_i_1__0\
    );
\FSM_sequential_rx_state[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F4F404040"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_FSM_sequential_rx_state[3]_i_8__0\,
      I2 => rx_state(1),
      I3 => I1,
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \n_0_FSM_sequential_rx_state[3]_i_4__0\
    );
\FSM_sequential_rx_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(5),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(3),
      I4 => \wait_time_cnt_reg__0\(0),
      I5 => \wait_time_cnt_reg__0\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_8__0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_3_sync_data_valid,
      Q => rx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_2_sync_data_valid,
      Q => rx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => \n_0_FSM_sequential_rx_state[2]_i_1__0\,
      Q => rx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_1_sync_data_valid,
      Q => rx_state(3),
      R => SOFT_RESET_IN
    );
\RXUSERRDY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
    port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^o1\,
      O => \n_0_RXUSERRDY_i_1__0\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_RXUSERRDY_i_1__0\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\check_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => n_0_check_tlock_max_reg,
      O => \n_0_check_tlock_max_i_1__0\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_check_tlock_max_i_1__0\,
      Q => n_0_check_tlock_max_reg,
      R => SOFT_RESET_IN
    );
\gtrxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => \n_0_gtrxreset_i_i_1__0\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gtrxreset_i_i_1__0\,
      Q => \^sr\(0),
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\init_wait_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__9\(1)
    );
\init_wait_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__9\(2)
    );
\init_wait_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__9\(3)
    );
\init_wait_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__9\(4)
    );
\init_wait_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__9\(5)
    );
\init_wait_count[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__4\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__4\
    );
\init_wait_count[6]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__4\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__9\(6)
    );
\init_wait_count[6]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__4\
    );
\init_wait_count[6]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__4\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__4\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__9\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__4\
    );
\init_wait_done_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__4\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__4\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__10\(0)
    );
\mmcm_lock_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__10\(1)
    );
\mmcm_lock_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__10\(2)
    );
\mmcm_lock_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__10\(3)
    );
\mmcm_lock_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__10\(4)
    );
\mmcm_lock_count[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__10\(5)
    );
\mmcm_lock_count[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__4\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__10\(6)
    );
\mmcm_lock_count[6]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__4\
    );
\mmcm_lock_count[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__4\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__4\
    );
\mmcm_lock_count[7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__10\(7)
    );
\mmcm_lock_count[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__4\,
      D => \p_0_in__10\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
mmcm_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_rxpmaresetdone,
      Q => \^gt1_rx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
reset_sync1_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => '0',
      PRE => \^sr\(0),
      Q => D
    );
reset_sync2_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => D,
      PRE => \^sr\(0),
      Q => Q
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      S => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__4\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__4\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_data_valid,
      Q => \^gt1_rx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => n_0_rx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      CLR => Q,
      D => n_0_sync_rxpmaresetdone_rx_s,
      Q => rxpmaresetdone_i
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_41\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_5_sync_data_valid,
      I2 => n_1_sync_rxpmaresetdone,
      I3 => n_0_reset_time_out_reg,
      I4 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_QPLLLOCK,
      O2 => n_1_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      \out\(2 downto 0) => rx_state(3 downto 1),
      rxresetdone_s3 => rxresetdone_s3
    );
sync_RXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_42\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => rxresetdone_s2,
      gt1_rxresetdone_out => gt1_rxresetdone_out
    );
sync_data_valid: entity work.\XLAUI_XLAUI_sync_block__parameterized0_43\
    port map (
      D(2) => n_1_sync_data_valid,
      D(1) => n_2_sync_data_valid,
      D(0) => n_3_sync_data_valid,
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      E(0) => n_4_sync_data_valid,
      GT1_DATA_VALID_IN => GT1_DATA_VALID_IN,
      GT1_RX_FSM_RESET_DONE_OUT => \^gt1_rx_fsm_reset_done_out\,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_500us_reg,
      I3 => n_0_time_out_1us_reg,
      I4 => \n_0_FSM_sequential_rx_state[0]_i_2__0\,
      I5 => \n_0_FSM_sequential_rx_state[3]_i_4__0\,
      I6 => n_1_sync_QPLLLOCK,
      I7 => n_0_init_wait_done_reg,
      I8 => I1,
      I9 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_data_valid,
      O2 => n_5_sync_data_valid,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rx_state16_out => rx_state16_out,
      rxresetdone_s3 => rxresetdone_s3,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_44\
    port map (
      GT1_RX_MMCM_LOCK_IN => GT1_RX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__4\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_45\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_46\
    port map (
      GT1_RX_FSM_RESET_DONE_OUT => \^gt1_rx_fsm_reset_done_out\,
      data_out => rx_fsm_reset_done_int_s2,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
sync_rxpmaresetdone: entity work.\XLAUI_XLAUI_sync_block__parameterized0_47\
    port map (
      GT1_RX_MMCM_RESET_OUT => \^gt1_rx_mmcm_reset_out\,
      I1 => I1,
      O1 => n_0_sync_rxpmaresetdone,
      O2 => n_1_sync_rxpmaresetdone,
      SYSCLK_IN => SYSCLK_IN,
      data_in => rxpmaresetdone_i,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0)
    );
sync_rxpmaresetdone_rx_s: entity work.\XLAUI_XLAUI_sync_block__parameterized0_48\
    port map (
      RXOUTCLK => RXOUTCLK,
      data_in => data_in,
      data_out => n_0_sync_rxpmaresetdone_rx_s
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_49\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
\time_out_1us_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => \n_0_time_out_1us_i_2__1\,
      I5 => n_0_time_out_1us_reg,
      O => \n_0_time_out_1us_i_1__0\
    );
\time_out_1us_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => \n_0_time_out_1us_i_3__0\,
      I5 => \n_0_time_out_1us_i_4__0\,
      O => \n_0_time_out_1us_i_2__1\
    );
\time_out_1us_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(15),
      O => \n_0_time_out_1us_i_3__0\
    );
\time_out_1us_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(0),
      O => \n_0_time_out_1us_i_4__0\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_1us_i_1__0\,
      Q => n_0_time_out_1us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_2ms_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => \n_0_time_out_2ms_i_2__0\,
      I2 => \n_0_time_out_2ms_i_3__0\,
      I3 => \n_0_time_out_2ms_i_4__0\,
      I4 => \n_0_time_out_counter[0]_i_3__0\,
      O => \n_0_time_out_2ms_i_1__4\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(9),
      O => \n_0_time_out_2ms_i_2__0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(8),
      O => \n_0_time_out_2ms_i_3__0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(2),
      O => \n_0_time_out_2ms_i_4__0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__4\,
      Q => n_0_time_out_2ms_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_500us_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(18),
      I2 => \n_0_time_out_500us_i_2__1\,
      I3 => \n_0_time_out_500us_i_3__1\,
      I4 => n_0_time_out_500us_reg,
      O => \n_0_time_out_500us_i_1__0\
    );
\time_out_500us_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      O => \n_0_time_out_500us_i_2__1\
    );
\time_out_500us_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_4__0\,
      I1 => \n_0_time_out_500us_i_4__0\,
      I2 => \n_0_time_out_counter[0]_i_3__0\,
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(3),
      O => \n_0_time_out_500us_i_3__1\
    );
\time_out_500us_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \n_0_time_out_500us_i_4__0\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__0\,
      Q => n_0_time_out_500us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_counter[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3__0\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(2),
      I5 => \n_0_time_out_counter[0]_i_4__0\,
      O => \n_0_time_out_counter[0]_i_1__4\
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_3__0\
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(17),
      I5 => \n_0_time_out_2ms_i_3__0\,
      O => \n_0_time_out_counter[0]_i_4__0\
    );
\time_out_counter[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5__4\
    );
\time_out_counter[0]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__4\
    );
\time_out_counter[0]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7__4\
    );
\time_out_counter[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8__0\
    );
\time_out_counter[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__4\
    );
\time_out_counter[12]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__4\
    );
\time_out_counter[12]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__4\
    );
\time_out_counter[12]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__4\
    );
\time_out_counter[16]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__4\
    );
\time_out_counter[16]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__4\
    );
\time_out_counter[16]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__4\
    );
\time_out_counter[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__4\
    );
\time_out_counter[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__4\
    );
\time_out_counter[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__4\
    );
\time_out_counter[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__4\
    );
\time_out_counter[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__4\
    );
\time_out_counter[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__4\
    );
\time_out_counter[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__4\
    );
\time_out_counter[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__4\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_7_time_out_counter_reg[0]_i_2__4\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__4\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__4\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__4\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__4\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__4\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__4\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__4\,
      S(3) => \n_0_time_out_counter[0]_i_5__4\,
      S(2) => \n_0_time_out_counter[0]_i_6__4\,
      S(1) => \n_0_time_out_counter[0]_i_7__4\,
      S(0) => \n_0_time_out_counter[0]_i_8__0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_5_time_out_counter_reg[8]_i_1__4\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_4_time_out_counter_reg[8]_i_1__4\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_7_time_out_counter_reg[12]_i_1__4\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__4\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__4\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__4\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__4\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__4\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__4\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__4\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__4\,
      S(3) => \n_0_time_out_counter[12]_i_2__4\,
      S(2) => \n_0_time_out_counter[12]_i_3__4\,
      S(1) => \n_0_time_out_counter[12]_i_4__4\,
      S(0) => \n_0_time_out_counter[12]_i_5__4\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_6_time_out_counter_reg[12]_i_1__4\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_5_time_out_counter_reg[12]_i_1__4\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_4_time_out_counter_reg[12]_i_1__4\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_7_time_out_counter_reg[16]_i_1__4\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__4\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__4\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__4_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__4\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__4\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__4\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__4\,
      S(1) => \n_0_time_out_counter[16]_i_3__4\,
      S(0) => \n_0_time_out_counter[16]_i_4__4\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_6_time_out_counter_reg[16]_i_1__4\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_5_time_out_counter_reg[16]_i_1__4\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_6_time_out_counter_reg[0]_i_2__4\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_5_time_out_counter_reg[0]_i_2__4\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_4_time_out_counter_reg[0]_i_2__4\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_7_time_out_counter_reg[4]_i_1__4\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__4\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__4\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__4\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__4\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__4\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__4\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__4\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__4\,
      S(3) => \n_0_time_out_counter[4]_i_2__4\,
      S(2) => \n_0_time_out_counter[4]_i_3__4\,
      S(1) => \n_0_time_out_counter[4]_i_4__4\,
      S(0) => \n_0_time_out_counter[4]_i_5__4\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_6_time_out_counter_reg[4]_i_1__4\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_5_time_out_counter_reg[4]_i_1__4\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_4_time_out_counter_reg[4]_i_1__4\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_7_time_out_counter_reg[8]_i_1__4\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__4\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__4\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__4\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__4\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__4\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__4\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__4\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__4\,
      S(3) => \n_0_time_out_counter[8]_i_2__4\,
      S(2) => \n_0_time_out_counter[8]_i_3__4\,
      S(1) => \n_0_time_out_counter[8]_i_4__4\,
      S(0) => \n_0_time_out_counter[8]_i_5__4\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__4\,
      D => \n_6_time_out_counter_reg[8]_i_1__4\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__4\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__4\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_rx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__4\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_rxusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__4\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \n_0_time_tlock_max_i_10__0\
    );
\time_tlock_max_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \n_0_time_tlock_max_i_11__1\
    );
\time_tlock_max_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      O => \n_0_time_tlock_max_i_12__0\
    );
\time_tlock_max_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \n_0_time_tlock_max_i_13__0\
    );
\time_tlock_max_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => \n_0_time_tlock_max_i_14__0\
    );
\time_tlock_max_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_15__0\
    );
\time_tlock_max_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_16__0\
    );
\time_tlock_max_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => \n_0_time_tlock_max_i_17__0\
    );
\time_tlock_max_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => \n_0_time_tlock_max_i_18__0\
    );
\time_tlock_max_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_19__0\
    );
\time_tlock_max_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => \n_0_time_tlock_max_i_1__4\
    );
\time_tlock_max_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_20__0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_4__0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_5__0\
    );
\time_tlock_max_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \n_0_time_tlock_max_i_6__0\
    );
\time_tlock_max_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \n_0_time_tlock_max_i_8__0\
    );
\time_tlock_max_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \n_0_time_tlock_max_i_9__0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__4\,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
\time_tlock_max_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_3__0\,
      CO(3 downto 2) => \NLW_time_tlock_max_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \n_3_time_tlock_max_reg_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => time_out_counter_reg(18),
      DI(0) => \n_0_time_tlock_max_i_4__0\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_time_tlock_max_i_5__0\,
      S(0) => \n_0_time_tlock_max_i_6__0\
    );
\time_tlock_max_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_7__0\,
      CO(3) => \n_0_time_tlock_max_reg_i_3__0\,
      CO(2) => \n_1_time_tlock_max_reg_i_3__0\,
      CO(1) => \n_2_time_tlock_max_reg_i_3__0\,
      CO(0) => \n_3_time_tlock_max_reg_i_3__0\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \n_0_time_tlock_max_i_8__0\,
      DI(1) => \n_0_time_tlock_max_i_9__0\,
      DI(0) => time_out_counter_reg(9),
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_10__0\,
      S(2) => \n_0_time_tlock_max_i_11__1\,
      S(1) => \n_0_time_tlock_max_i_12__0\,
      S(0) => \n_0_time_tlock_max_i_13__0\
    );
\time_tlock_max_reg_i_7__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_tlock_max_reg_i_7__0\,
      CO(2) => \n_1_time_tlock_max_reg_i_7__0\,
      CO(1) => \n_2_time_tlock_max_reg_i_7__0\,
      CO(0) => \n_3_time_tlock_max_reg_i_7__0\,
      CYINIT => '0',
      DI(3) => \n_0_time_tlock_max_i_14__0\,
      DI(2) => time_out_counter_reg(5),
      DI(1) => \n_0_time_tlock_max_i_15__0\,
      DI(0) => \n_0_time_tlock_max_i_16__0\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_17__0\,
      S(2) => \n_0_time_tlock_max_i_18__0\,
      S(1) => \n_0_time_tlock_max_i_19__0\,
      S(0) => \n_0_time_tlock_max_i_20__0\
    );
\wait_bypass_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count[0]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__4\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__4\,
      I3 => n_0_rx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__4\
    );
\wait_bypass_count[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_4__4\
    );
\wait_bypass_count[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(8),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[0]_i_5__4\
    );
\wait_bypass_count[0]_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__4\
    );
\wait_bypass_count[0]_i_7__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__4\
    );
\wait_bypass_count[0]_i_8__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8__4\
    );
\wait_bypass_count[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9__0\
    );
\wait_bypass_count[12]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__4\
    );
\wait_bypass_count[4]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__4\
    );
\wait_bypass_count[4]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__4\
    );
\wait_bypass_count[4]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__4\
    );
\wait_bypass_count[4]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__4\
    );
\wait_bypass_count[8]_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__4\
    );
\wait_bypass_count[8]_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__4\
    );
\wait_bypass_count[8]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__4\
    );
\wait_bypass_count[8]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__4\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__4\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__4\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__4\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__4\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__4\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__4\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__4\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__4\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__4\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__4\,
      S(1) => \n_0_wait_bypass_count[0]_i_8__4\,
      S(0) => \n_0_wait_bypass_count[0]_i_9__0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__4\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__4\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__4\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__4\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__4_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__4\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__4\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__4\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__4\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__4\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__4\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__4\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__4\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__4\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__4\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__4\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__4\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__4\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__4\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__4\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__4\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__4\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__4\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__4\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__4\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__4\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_bypass_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__4\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__4\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__4\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__4\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__4\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__4\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__4\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__4\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__4\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__4\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__4\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__4\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__4\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__4\
    );
\wait_time_cnt[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__4\(0)
    );
\wait_time_cnt[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__4\
    );
\wait_time_cnt[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__4\(2)
    );
\wait_time_cnt[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__4\(3)
    );
\wait_time_cnt[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__4\
    );
\wait_time_cnt[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__4\(5)
    );
\wait_time_cnt[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__4\,
      O => \n_0_wait_time_cnt[6]_i_2__4\
    );
\wait_time_cnt[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__4\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__4\(6)
    );
\wait_time_cnt[6]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__4\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \wait_time_cnt0__4\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \n_0_wait_time_cnt[1]_i_1__4\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \wait_time_cnt0__4\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \wait_time_cnt0__4\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \n_0_wait_time_cnt[4]_i_1__4\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \wait_time_cnt0__4\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__4\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__4\,
      D => \wait_time_cnt0__4\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_2\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    RXOUTCLK : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC;
    GT2_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT2_DATA_VALID_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_2\ : entity is "XLAUI_RX_STARTUP_FSM";
end \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_2\;

architecture STRUCTURE of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_2\ is
  signal D : STD_LOGIC;
  signal \^gt2_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt2_rx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_RXUSERRDY_i_1__1\ : STD_LOGIC;
  signal \n_0_check_tlock_max_i_1__1\ : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal \n_0_gtrxreset_i_i_1__1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__5\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__5\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__5\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__5\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__5\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__5\ : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__5\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_data_valid : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone_rx_s : STD_LOGIC;
  signal \n_0_time_out_1us_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_4__1\ : STD_LOGIC;
  signal n_0_time_out_1us_reg : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_4__1\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_4__1\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__5\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_10__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_11__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_12__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_13__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_14__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_15__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_16__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_17__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_18__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_19__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__5\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_20__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_5__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_6__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_8__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_9__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_3__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_7__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__5\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__5\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_data_valid : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_1_sync_rxpmaresetdone : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_3__1\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_7__1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal n_2_sync_data_valid : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__5\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_3__1\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_7__1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal n_3_sync_data_valid : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__5\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_2__1\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_3__1\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_7__1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal n_4_sync_data_valid : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal n_5_sync_data_valid : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__5\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__5\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__5\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__5\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__5\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__5\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__5\ : STD_LOGIC;
  signal \p_0_in__11\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_state16_out : STD_LOGIC;
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_time_cnt0__5\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_tlock_max_reg_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2__1\ : label is "soft_lutpair54";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__5\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__5\ : label is "soft_lutpair55";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1_rx : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1_rx : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1_rx : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1_rx : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2_rx : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2_rx : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2_rx : label is "FDP";
  attribute box_type of reset_sync2_rx : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \time_out_2ms_i_2__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \time_out_500us_i_4__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__5\ : label is "soft_lutpair53";
begin
  GT2_RX_FSM_RESET_DONE_OUT <= \^gt2_rx_fsm_reset_done_out\;
  GT2_RX_MMCM_RESET_OUT <= \^gt2_rx_mmcm_reset_out\;
  O1 <= \^o1\;
  SR(0) <= \^sr\(0);
\FSM_sequential_rx_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E0AEE2A4E0ACE0A"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => n_0_time_out_2ms_reg,
      I4 => n_0_reset_time_out_reg,
      I5 => time_tlock_max,
      O => \n_0_FSM_sequential_rx_state[0]_i_2__1\
    );
\FSM_sequential_rx_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004015150040"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => n_0_time_out_2ms_reg,
      I4 => rx_state(2),
      I5 => rx_state16_out,
      O => \n_0_FSM_sequential_rx_state[2]_i_1__1\
    );
\FSM_sequential_rx_state[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F4F404040"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_FSM_sequential_rx_state[3]_i_8__1\,
      I2 => rx_state(1),
      I3 => I1,
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \n_0_FSM_sequential_rx_state[3]_i_4__1\
    );
\FSM_sequential_rx_state[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(5),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(3),
      I4 => \wait_time_cnt_reg__0\(0),
      I5 => \wait_time_cnt_reg__0\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_8__1\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_3_sync_data_valid,
      Q => rx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_2_sync_data_valid,
      Q => rx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => \n_0_FSM_sequential_rx_state[2]_i_1__1\,
      Q => rx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_1_sync_data_valid,
      Q => rx_state(3),
      R => SOFT_RESET_IN
    );
\RXUSERRDY_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
    port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^o1\,
      O => \n_0_RXUSERRDY_i_1__1\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_RXUSERRDY_i_1__1\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\check_tlock_max_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => n_0_check_tlock_max_reg,
      O => \n_0_check_tlock_max_i_1__1\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_check_tlock_max_i_1__1\,
      Q => n_0_check_tlock_max_reg,
      R => SOFT_RESET_IN
    );
\gtrxreset_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => \n_0_gtrxreset_i_i_1__1\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gtrxreset_i_i_1__1\,
      Q => \^sr\(0),
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__11\(0)
    );
\init_wait_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__11\(1)
    );
\init_wait_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__11\(2)
    );
\init_wait_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__11\(3)
    );
\init_wait_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__11\(4)
    );
\init_wait_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__11\(5)
    );
\init_wait_count[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__5\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__5\
    );
\init_wait_count[6]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__5\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__11\(6)
    );
\init_wait_count[6]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__5\
    );
\init_wait_count[6]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__5\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__5\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__11\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__5\
    );
\init_wait_done_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__5\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__5\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__12\(0)
    );
\mmcm_lock_count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__12\(1)
    );
\mmcm_lock_count[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__12\(2)
    );
\mmcm_lock_count[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__12\(3)
    );
\mmcm_lock_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__12\(4)
    );
\mmcm_lock_count[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__12\(5)
    );
\mmcm_lock_count[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__5\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__12\(6)
    );
\mmcm_lock_count[6]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__5\
    );
\mmcm_lock_count[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__5\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__5\
    );
\mmcm_lock_count[7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__5\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__12\(7)
    );
\mmcm_lock_count[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__5\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__5\,
      D => \p_0_in__12\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
mmcm_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_rxpmaresetdone,
      Q => \^gt2_rx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
reset_sync1_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => '0',
      PRE => \^sr\(0),
      Q => D
    );
reset_sync2_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => D,
      PRE => \^sr\(0),
      Q => Q
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      S => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__5\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__5\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_data_valid,
      Q => \^gt2_rx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => n_0_rx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      CLR => Q,
      D => n_0_sync_rxpmaresetdone_rx_s,
      Q => rxpmaresetdone_i
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_26\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_5_sync_data_valid,
      I2 => n_1_sync_rxpmaresetdone,
      I3 => n_0_reset_time_out_reg,
      I4 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_QPLLLOCK,
      O2 => n_1_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      \out\(2 downto 0) => rx_state(3 downto 1),
      rxresetdone_s3 => rxresetdone_s3
    );
sync_RXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_27\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => rxresetdone_s2,
      gt2_rxresetdone_out => gt2_rxresetdone_out
    );
sync_data_valid: entity work.\XLAUI_XLAUI_sync_block__parameterized0_28\
    port map (
      D(2) => n_1_sync_data_valid,
      D(1) => n_2_sync_data_valid,
      D(0) => n_3_sync_data_valid,
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      E(0) => n_4_sync_data_valid,
      GT2_DATA_VALID_IN => GT2_DATA_VALID_IN,
      GT2_RX_FSM_RESET_DONE_OUT => \^gt2_rx_fsm_reset_done_out\,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_500us_reg,
      I3 => n_0_time_out_1us_reg,
      I4 => \n_0_FSM_sequential_rx_state[0]_i_2__1\,
      I5 => \n_0_FSM_sequential_rx_state[3]_i_4__1\,
      I6 => n_1_sync_QPLLLOCK,
      I7 => n_0_init_wait_done_reg,
      I8 => I1,
      I9 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_data_valid,
      O2 => n_5_sync_data_valid,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rx_state16_out => rx_state16_out,
      rxresetdone_s3 => rxresetdone_s3,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_29\
    port map (
      GT2_RX_MMCM_LOCK_IN => GT2_RX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__5\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_30\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2,
      gt2_rxusrclk_in => gt2_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_31\
    port map (
      GT2_RX_FSM_RESET_DONE_OUT => \^gt2_rx_fsm_reset_done_out\,
      data_out => rx_fsm_reset_done_int_s2,
      gt2_rxusrclk_in => gt2_rxusrclk_in
    );
sync_rxpmaresetdone: entity work.\XLAUI_XLAUI_sync_block__parameterized0_32\
    port map (
      GT2_RX_MMCM_RESET_OUT => \^gt2_rx_mmcm_reset_out\,
      I1 => I1,
      O1 => n_0_sync_rxpmaresetdone,
      O2 => n_1_sync_rxpmaresetdone,
      SYSCLK_IN => SYSCLK_IN,
      data_in => rxpmaresetdone_i,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0)
    );
sync_rxpmaresetdone_rx_s: entity work.\XLAUI_XLAUI_sync_block__parameterized0_33\
    port map (
      RXOUTCLK => RXOUTCLK,
      data_in => data_in,
      data_out => n_0_sync_rxpmaresetdone_rx_s
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_34\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
\time_out_1us_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => \n_0_time_out_1us_i_2__2\,
      I5 => n_0_time_out_1us_reg,
      O => \n_0_time_out_1us_i_1__1\
    );
\time_out_1us_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => \n_0_time_out_1us_i_3__1\,
      I5 => \n_0_time_out_1us_i_4__1\,
      O => \n_0_time_out_1us_i_2__2\
    );
\time_out_1us_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(15),
      O => \n_0_time_out_1us_i_3__1\
    );
\time_out_1us_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(0),
      O => \n_0_time_out_1us_i_4__1\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_1us_i_1__1\,
      Q => n_0_time_out_1us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_2ms_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => \n_0_time_out_2ms_i_2__1\,
      I2 => \n_0_time_out_2ms_i_3__1\,
      I3 => \n_0_time_out_2ms_i_4__1\,
      I4 => \n_0_time_out_counter[0]_i_3__1\,
      O => \n_0_time_out_2ms_i_1__5\
    );
\time_out_2ms_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(12),
      O => \n_0_time_out_2ms_i_2__1\
    );
\time_out_2ms_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(17),
      O => \n_0_time_out_2ms_i_3__1\
    );
\time_out_2ms_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(2),
      O => \n_0_time_out_2ms_i_4__1\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__5\,
      Q => n_0_time_out_2ms_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_500us_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(18),
      I2 => \n_0_time_out_500us_i_2__2\,
      I3 => \n_0_time_out_500us_i_3__2\,
      I4 => n_0_time_out_500us_reg,
      O => \n_0_time_out_500us_i_1__1\
    );
\time_out_500us_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(9),
      O => \n_0_time_out_500us_i_2__2\
    );
\time_out_500us_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_time_out_2ms_i_4__1\,
      I1 => \n_0_time_out_500us_i_4__1\,
      I2 => \n_0_time_out_counter[0]_i_3__1\,
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(3),
      O => \n_0_time_out_500us_i_3__2\
    );
\time_out_500us_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \n_0_time_out_500us_i_4__1\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__1\,
      Q => n_0_time_out_500us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_counter[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3__1\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(2),
      I5 => \n_0_time_out_counter[0]_i_4__1\,
      O => \n_0_time_out_counter[0]_i_1__5\
    );
\time_out_counter[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_3__1\
    );
\time_out_counter[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(14),
      I5 => \n_0_time_out_2ms_i_3__1\,
      O => \n_0_time_out_counter[0]_i_4__1\
    );
\time_out_counter[0]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5__5\
    );
\time_out_counter[0]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__5\
    );
\time_out_counter[0]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7__5\
    );
\time_out_counter[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8__1\
    );
\time_out_counter[12]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__5\
    );
\time_out_counter[12]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__5\
    );
\time_out_counter[12]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__5\
    );
\time_out_counter[12]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__5\
    );
\time_out_counter[16]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__5\
    );
\time_out_counter[16]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__5\
    );
\time_out_counter[16]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__5\
    );
\time_out_counter[4]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__5\
    );
\time_out_counter[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__5\
    );
\time_out_counter[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__5\
    );
\time_out_counter[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__5\
    );
\time_out_counter[8]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__5\
    );
\time_out_counter[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__5\
    );
\time_out_counter[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__5\
    );
\time_out_counter[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_7_time_out_counter_reg[0]_i_2__5\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__5\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__5\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__5\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__5\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__5\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__5\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__5\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__5\,
      S(3) => \n_0_time_out_counter[0]_i_5__5\,
      S(2) => \n_0_time_out_counter[0]_i_6__5\,
      S(1) => \n_0_time_out_counter[0]_i_7__5\,
      S(0) => \n_0_time_out_counter[0]_i_8__1\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_5_time_out_counter_reg[8]_i_1__5\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_4_time_out_counter_reg[8]_i_1__5\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_7_time_out_counter_reg[12]_i_1__5\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__5\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__5\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__5\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__5\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__5\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__5\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__5\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__5\,
      S(3) => \n_0_time_out_counter[12]_i_2__5\,
      S(2) => \n_0_time_out_counter[12]_i_3__5\,
      S(1) => \n_0_time_out_counter[12]_i_4__5\,
      S(0) => \n_0_time_out_counter[12]_i_5__5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_6_time_out_counter_reg[12]_i_1__5\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_5_time_out_counter_reg[12]_i_1__5\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_4_time_out_counter_reg[12]_i_1__5\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_7_time_out_counter_reg[16]_i_1__5\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__5\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__5\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__5_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__5\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__5\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__5\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__5\,
      S(1) => \n_0_time_out_counter[16]_i_3__5\,
      S(0) => \n_0_time_out_counter[16]_i_4__5\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_6_time_out_counter_reg[16]_i_1__5\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_5_time_out_counter_reg[16]_i_1__5\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_6_time_out_counter_reg[0]_i_2__5\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_5_time_out_counter_reg[0]_i_2__5\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_4_time_out_counter_reg[0]_i_2__5\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_7_time_out_counter_reg[4]_i_1__5\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__5\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__5\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__5\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__5\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__5\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__5\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__5\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__5\,
      S(3) => \n_0_time_out_counter[4]_i_2__5\,
      S(2) => \n_0_time_out_counter[4]_i_3__5\,
      S(1) => \n_0_time_out_counter[4]_i_4__5\,
      S(0) => \n_0_time_out_counter[4]_i_5__5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_6_time_out_counter_reg[4]_i_1__5\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_5_time_out_counter_reg[4]_i_1__5\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_4_time_out_counter_reg[4]_i_1__5\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_7_time_out_counter_reg[8]_i_1__5\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__5\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__5\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__5\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__5\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__5\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__5\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__5\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__5\,
      S(3) => \n_0_time_out_counter[8]_i_2__5\,
      S(2) => \n_0_time_out_counter[8]_i_3__5\,
      S(1) => \n_0_time_out_counter[8]_i_4__5\,
      S(0) => \n_0_time_out_counter[8]_i_5__5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__5\,
      D => \n_6_time_out_counter_reg[8]_i_1__5\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__5\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__5\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_rx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__5\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_rxusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__5\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \n_0_time_tlock_max_i_10__1\
    );
\time_tlock_max_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => \n_0_time_tlock_max_i_11__2\
    );
\time_tlock_max_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      O => \n_0_time_tlock_max_i_12__1\
    );
\time_tlock_max_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \n_0_time_tlock_max_i_13__1\
    );
\time_tlock_max_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => \n_0_time_tlock_max_i_14__1\
    );
\time_tlock_max_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_15__1\
    );
\time_tlock_max_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_16__1\
    );
\time_tlock_max_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => \n_0_time_tlock_max_i_17__1\
    );
\time_tlock_max_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => \n_0_time_tlock_max_i_18__1\
    );
\time_tlock_max_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_19__1\
    );
\time_tlock_max_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => \n_0_time_tlock_max_i_1__5\
    );
\time_tlock_max_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_20__1\
    );
\time_tlock_max_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_4__1\
    );
\time_tlock_max_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_5__1\
    );
\time_tlock_max_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \n_0_time_tlock_max_i_6__1\
    );
\time_tlock_max_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \n_0_time_tlock_max_i_8__1\
    );
\time_tlock_max_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \n_0_time_tlock_max_i_9__1\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__5\,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
\time_tlock_max_reg_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_3__1\,
      CO(3 downto 2) => \NLW_time_tlock_max_reg_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \n_3_time_tlock_max_reg_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => time_out_counter_reg(18),
      DI(0) => \n_0_time_tlock_max_i_4__1\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_time_tlock_max_i_5__1\,
      S(0) => \n_0_time_tlock_max_i_6__1\
    );
\time_tlock_max_reg_i_3__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_7__1\,
      CO(3) => \n_0_time_tlock_max_reg_i_3__1\,
      CO(2) => \n_1_time_tlock_max_reg_i_3__1\,
      CO(1) => \n_2_time_tlock_max_reg_i_3__1\,
      CO(0) => \n_3_time_tlock_max_reg_i_3__1\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \n_0_time_tlock_max_i_8__1\,
      DI(1) => \n_0_time_tlock_max_i_9__1\,
      DI(0) => time_out_counter_reg(9),
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_10__1\,
      S(2) => \n_0_time_tlock_max_i_11__2\,
      S(1) => \n_0_time_tlock_max_i_12__1\,
      S(0) => \n_0_time_tlock_max_i_13__1\
    );
\time_tlock_max_reg_i_7__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_tlock_max_reg_i_7__1\,
      CO(2) => \n_1_time_tlock_max_reg_i_7__1\,
      CO(1) => \n_2_time_tlock_max_reg_i_7__1\,
      CO(0) => \n_3_time_tlock_max_reg_i_7__1\,
      CYINIT => '0',
      DI(3) => \n_0_time_tlock_max_i_14__1\,
      DI(2) => time_out_counter_reg(5),
      DI(1) => \n_0_time_tlock_max_i_15__1\,
      DI(0) => \n_0_time_tlock_max_i_16__1\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_7__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_17__1\,
      S(2) => \n_0_time_tlock_max_i_18__1\,
      S(1) => \n_0_time_tlock_max_i_19__1\,
      S(0) => \n_0_time_tlock_max_i_20__1\
    );
\wait_bypass_count[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count[0]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__5\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__5\,
      I3 => n_0_rx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__5\
    );
\wait_bypass_count[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_4__5\
    );
\wait_bypass_count[0]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(8),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[0]_i_5__5\
    );
\wait_bypass_count[0]_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__5\
    );
\wait_bypass_count[0]_i_7__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__5\
    );
\wait_bypass_count[0]_i_8__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8__5\
    );
\wait_bypass_count[0]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9__1\
    );
\wait_bypass_count[12]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__5\
    );
\wait_bypass_count[4]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__5\
    );
\wait_bypass_count[4]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__5\
    );
\wait_bypass_count[4]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__5\
    );
\wait_bypass_count[4]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__5\
    );
\wait_bypass_count[8]_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__5\
    );
\wait_bypass_count[8]_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__5\
    );
\wait_bypass_count[8]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__5\
    );
\wait_bypass_count[8]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__5\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[0]_i_3__5\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__5\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__5\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__5\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__5\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__5\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__5\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__5\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__5\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__5\,
      S(1) => \n_0_wait_bypass_count[0]_i_8__5\,
      S(0) => \n_0_wait_bypass_count[0]_i_9__1\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__5\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__5\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__5\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__5\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__5_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__5_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__5\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__5\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__5\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__5\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__5\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__5\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__5\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__5\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__5\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__5\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__5\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__5\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__5\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__5\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__5\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__5\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__5\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__5\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__5\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__5\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__5\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_bypass_count_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__5\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__5\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__5\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__5\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__5\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__5\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__5\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__5\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__5\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__5\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__5\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__5\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__5\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__5\
    );
\wait_time_cnt[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__5\(0)
    );
\wait_time_cnt[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__5\
    );
\wait_time_cnt[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__5\(2)
    );
\wait_time_cnt[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__5\(3)
    );
\wait_time_cnt[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__5\
    );
\wait_time_cnt[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__5\(5)
    );
\wait_time_cnt[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__5\,
      O => \n_0_wait_time_cnt[6]_i_2__5\
    );
\wait_time_cnt[6]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__5\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__5\(6)
    );
\wait_time_cnt[6]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__5\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \wait_time_cnt0__5\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \n_0_wait_time_cnt[1]_i_1__5\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \wait_time_cnt0__5\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \wait_time_cnt0__5\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \n_0_wait_time_cnt[4]_i_1__5\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \wait_time_cnt0__5\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__5\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__5\,
      D => \wait_time_cnt0__5\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_4\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT3_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O1 : out STD_LOGIC;
    RXOUTCLK : in STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt3_rxresetdone_out : in STD_LOGIC;
    GT3_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT3_DATA_VALID_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    I1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_4\ : entity is "XLAUI_RX_STARTUP_FSM";
end \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_4\;

architecture STRUCTURE of \XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_4\ is
  signal D : STD_LOGIC;
  signal \^gt3_rx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt3_rx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal Q : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_rx_state[3]_i_8__2\ : STD_LOGIC;
  signal \n_0_RXUSERRDY_i_1__2\ : STD_LOGIC;
  signal \n_0_check_tlock_max_i_1__2\ : STD_LOGIC;
  signal n_0_check_tlock_max_reg : STD_LOGIC;
  signal \n_0_gtrxreset_i_i_1__2\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__6\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__6\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__6\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__6\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__6\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__6\ : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__6\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_rx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_data_valid : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone : STD_LOGIC;
  signal n_0_sync_rxpmaresetdone_rx_s : STD_LOGIC;
  signal \n_0_time_out_1us_i_1__2\ : STD_LOGIC;
  signal n_0_time_out_1us_i_2 : STD_LOGIC;
  signal \n_0_time_out_1us_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_1us_i_4__2\ : STD_LOGIC;
  signal n_0_time_out_1us_reg : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_2ms_i_4__2\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__2\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__3\ : STD_LOGIC;
  signal n_0_time_out_500us_i_3 : STD_LOGIC;
  signal \n_0_time_out_500us_i_4__3\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__6\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__6\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_10__2\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_11 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_12__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_13__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_14__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_15__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_16__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_17__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_18__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_19__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__6\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_20__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_5__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_6__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_8__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_9__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_3__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_reg_i_7__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__6\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__6\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_data_valid : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_1_sync_rxpmaresetdone : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_3__2\ : STD_LOGIC;
  signal \n_1_time_tlock_max_reg_i_7__2\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal n_2_sync_data_valid : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__6\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_3__2\ : STD_LOGIC;
  signal \n_2_time_tlock_max_reg_i_7__2\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal n_3_sync_data_valid : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__6\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_2__2\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_3__2\ : STD_LOGIC;
  signal \n_3_time_tlock_max_reg_i_7__2\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal n_4_sync_data_valid : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal n_5_sync_data_valid : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__6\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__6\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__6\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__6\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__6\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__6\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__6\ : STD_LOGIC;
  signal \p_0_in__13\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_state16_out : STD_LOGIC;
  signal rxpmaresetdone_i : STD_LOGIC;
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max1 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_time_cnt0__6\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_tlock_max_reg_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_tlock_max_reg_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_time_tlock_max_reg_i_7__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[2]_i_2__2\ : label is "soft_lutpair78";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_rx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__6\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__6\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__6\ : label is "soft_lutpair79";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1_rx : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1_rx : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1_rx : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1_rx : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2_rx : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2_rx : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2_rx : label is "FDP";
  attribute box_type of reset_sync2_rx : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \time_out_2ms_i_4__2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__6\ : label is "soft_lutpair77";
begin
  GT3_RX_FSM_RESET_DONE_OUT <= \^gt3_rx_fsm_reset_done_out\;
  GT3_RX_MMCM_RESET_OUT <= \^gt3_rx_mmcm_reset_out\;
  O1 <= \^o1\;
  SR(0) <= \^sr\(0);
\FSM_sequential_rx_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E0AEE2A4E0ACE0A"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => n_0_time_out_2ms_reg,
      I4 => n_0_reset_time_out_reg,
      I5 => time_tlock_max,
      O => \n_0_FSM_sequential_rx_state[0]_i_2__2\
    );
\FSM_sequential_rx_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111004015150040"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => n_0_time_out_2ms_reg,
      I4 => rx_state(2),
      I5 => rx_state16_out,
      O => \n_0_FSM_sequential_rx_state[2]_i_1__2\
    );
\FSM_sequential_rx_state[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_tlock_max,
      I1 => n_0_reset_time_out_reg,
      O => rx_state16_out
    );
\FSM_sequential_rx_state[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F4F404040"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_FSM_sequential_rx_state[3]_i_8__2\,
      I2 => rx_state(1),
      I3 => I1,
      I4 => rx_state(2),
      I5 => rx_state(3),
      O => \n_0_FSM_sequential_rx_state[3]_i_4__2\
    );
\FSM_sequential_rx_state[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(5),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(3),
      I4 => \wait_time_cnt_reg__0\(0),
      I5 => \wait_time_cnt_reg__0\(1),
      O => \n_0_FSM_sequential_rx_state[3]_i_8__2\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_3_sync_data_valid,
      Q => rx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_2_sync_data_valid,
      Q => rx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => \n_0_FSM_sequential_rx_state[2]_i_1__2\,
      Q => rx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_4_sync_data_valid,
      D => n_1_sync_data_valid,
      Q => rx_state(3),
      R => SOFT_RESET_IN
    );
\RXUSERRDY_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD2000"
    )
    port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => \^o1\,
      O => \n_0_RXUSERRDY_i_1__2\
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_RXUSERRDY_i_1__2\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\check_tlock_max_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => n_0_check_tlock_max_reg,
      O => \n_0_check_tlock_max_i_1__2\
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_check_tlock_max_i_1__2\,
      Q => n_0_check_tlock_max_reg,
      R => SOFT_RESET_IN
    );
\gtrxreset_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
    port map (
      I0 => rx_state(2),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => \n_0_gtrxreset_i_i_1__2\
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gtrxreset_i_i_1__2\,
      Q => \^sr\(0),
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__13\(0)
    );
\init_wait_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__13\(1)
    );
\init_wait_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__13\(2)
    );
\init_wait_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__13\(3)
    );
\init_wait_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__13\(4)
    );
\init_wait_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__13\(5)
    );
\init_wait_count[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__6\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__6\
    );
\init_wait_count[6]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__6\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__13\(6)
    );
\init_wait_count[6]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__6\
    );
\init_wait_count[6]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__6\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__6\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__13\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__6\
    );
\init_wait_done_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__6\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__6\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__14\(0)
    );
\mmcm_lock_count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__14\(1)
    );
\mmcm_lock_count[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__14\(2)
    );
\mmcm_lock_count[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__14\(3)
    );
\mmcm_lock_count[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__14\(4)
    );
\mmcm_lock_count[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__14\(5)
    );
\mmcm_lock_count[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__6\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__14\(6)
    );
\mmcm_lock_count[6]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__6\
    );
\mmcm_lock_count[7]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__6\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__6\
    );
\mmcm_lock_count[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__6\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__14\(7)
    );
\mmcm_lock_count[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__6\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__6\,
      D => \p_0_in__14\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
mmcm_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_rxpmaresetdone,
      Q => \^gt3_rx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
reset_sync1_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => '0',
      PRE => \^sr\(0),
      Q => D
    );
reset_sync2_rx: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      D => D,
      PRE => \^sr\(0),
      Q => Q
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      S => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
    port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__6\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__6\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_data_valid,
      Q => \^gt3_rx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => n_0_rx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
rxpmaresetdone_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => RXOUTCLK,
      CE => '1',
      CLR => Q,
      D => n_0_sync_rxpmaresetdone_rx_s,
      Q => rxpmaresetdone_i
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_11\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_5_sync_data_valid,
      I2 => n_1_sync_rxpmaresetdone,
      I3 => n_0_reset_time_out_reg,
      I4 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_QPLLLOCK,
      O2 => n_1_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      \out\(2 downto 0) => rx_state(3 downto 1),
      rxresetdone_s3 => rxresetdone_s3
    );
sync_RXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_12\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => rxresetdone_s2,
      gt3_rxresetdone_out => gt3_rxresetdone_out
    );
sync_data_valid: entity work.\XLAUI_XLAUI_sync_block__parameterized0_13\
    port map (
      D(2) => n_1_sync_data_valid,
      D(1) => n_2_sync_data_valid,
      D(0) => n_3_sync_data_valid,
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      E(0) => n_4_sync_data_valid,
      GT3_DATA_VALID_IN => GT3_DATA_VALID_IN,
      GT3_RX_FSM_RESET_DONE_OUT => \^gt3_rx_fsm_reset_done_out\,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_500us_reg,
      I3 => n_0_time_out_1us_reg,
      I4 => \n_0_FSM_sequential_rx_state[0]_i_2__2\,
      I5 => \n_0_FSM_sequential_rx_state[3]_i_4__2\,
      I6 => n_1_sync_QPLLLOCK,
      I7 => n_0_init_wait_done_reg,
      I8 => I1,
      I9 => n_0_time_out_2ms_reg,
      O1 => n_0_sync_data_valid,
      O2 => n_5_sync_data_valid,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0),
      rx_state16_out => rx_state16_out,
      rxresetdone_s3 => rxresetdone_s3,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_14\
    port map (
      GT3_RX_MMCM_LOCK_IN => GT3_RX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__6\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_15\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => run_phase_alignment_int_s2,
      gt3_rxusrclk_in => gt3_rxusrclk_in
    );
sync_rx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_16\
    port map (
      GT3_RX_FSM_RESET_DONE_OUT => \^gt3_rx_fsm_reset_done_out\,
      data_out => rx_fsm_reset_done_int_s2,
      gt3_rxusrclk_in => gt3_rxusrclk_in
    );
sync_rxpmaresetdone: entity work.\XLAUI_XLAUI_sync_block__parameterized0_17\
    port map (
      GT3_RX_MMCM_RESET_OUT => \^gt3_rx_mmcm_reset_out\,
      I1 => I1,
      O1 => n_0_sync_rxpmaresetdone,
      O2 => n_1_sync_rxpmaresetdone,
      SYSCLK_IN => SYSCLK_IN,
      data_in => rxpmaresetdone_i,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => rx_state(3 downto 0)
    );
sync_rxpmaresetdone_rx_s: entity work.\XLAUI_XLAUI_sync_block__parameterized0_18\
    port map (
      RXOUTCLK => RXOUTCLK,
      data_in => data_in,
      data_out => n_0_sync_rxpmaresetdone_rx_s
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_19\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
\time_out_1us_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000000"
    )
    port map (
      I0 => n_0_time_out_500us_i_3,
      I1 => n_0_time_out_1us_i_2,
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(7),
      I4 => \n_0_time_out_1us_i_3__2\,
      I5 => n_0_time_out_1us_reg,
      O => \n_0_time_out_1us_i_1__2\
    );
time_out_1us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => n_0_time_out_1us_i_2
    );
\time_out_1us_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(3),
      I5 => \n_0_time_out_1us_i_4__2\,
      O => \n_0_time_out_1us_i_3__2\
    );
\time_out_1us_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(1),
      I5 => time_out_counter_reg(15),
      O => \n_0_time_out_1us_i_4__2\
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_1us_i_1__2\,
      Q => n_0_time_out_1us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_2ms_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => \n_0_time_out_2ms_i_2__2\,
      I2 => \n_0_time_out_2ms_i_3__2\,
      I3 => \n_0_time_out_2ms_i_4__2\,
      I4 => \n_0_time_out_counter[0]_i_3__2\,
      O => \n_0_time_out_2ms_i_1__6\
    );
\time_out_2ms_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(12),
      O => \n_0_time_out_2ms_i_2__2\
    );
\time_out_2ms_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(17),
      O => \n_0_time_out_2ms_i_3__2\
    );
\time_out_2ms_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(2),
      O => \n_0_time_out_2ms_i_4__2\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__6\,
      Q => n_0_time_out_2ms_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_500us_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
    port map (
      I0 => \n_0_time_out_500us_i_2__3\,
      I1 => n_0_time_out_500us_i_3,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(17),
      I4 => n_0_time_out_500us_reg,
      O => \n_0_time_out_500us_i_1__2\
    );
\time_out_500us_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_time_out_500us_i_4__3\,
      I1 => \n_0_time_out_counter[0]_i_3__2\,
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(3),
      O => \n_0_time_out_500us_i_2__3\
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(4),
      O => n_0_time_out_500us_i_3
    );
\time_out_500us_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(0),
      I5 => time_out_counter_reg(16),
      O => \n_0_time_out_500us_i_4__3\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__2\,
      Q => n_0_time_out_500us_reg,
      R => n_0_reset_time_out_reg
    );
\time_out_counter[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_3__2\,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(2),
      I5 => \n_0_time_out_counter[0]_i_4__2\,
      O => \n_0_time_out_counter[0]_i_1__6\
    );
\time_out_counter[0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_3__2\
    );
\time_out_counter[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(14),
      I5 => \n_0_time_out_2ms_i_3__2\,
      O => \n_0_time_out_counter[0]_i_4__2\
    );
\time_out_counter[0]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_5__6\
    );
\time_out_counter[0]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_6__6\
    );
\time_out_counter[0]_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_7__6\
    );
\time_out_counter[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_8__2\
    );
\time_out_counter[12]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__6\
    );
\time_out_counter[12]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__6\
    );
\time_out_counter[12]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__6\
    );
\time_out_counter[12]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__6\
    );
\time_out_counter[16]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__6\
    );
\time_out_counter[16]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__6\
    );
\time_out_counter[16]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__6\
    );
\time_out_counter[4]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__6\
    );
\time_out_counter[4]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__6\
    );
\time_out_counter[4]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__6\
    );
\time_out_counter[4]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__6\
    );
\time_out_counter[8]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__6\
    );
\time_out_counter[8]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__6\
    );
\time_out_counter[8]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__6\
    );
\time_out_counter[8]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__6\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_7_time_out_counter_reg[0]_i_2__6\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__6\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__6\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__6\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__6\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__6\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__6\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__6\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__6\,
      S(3) => \n_0_time_out_counter[0]_i_5__6\,
      S(2) => \n_0_time_out_counter[0]_i_6__6\,
      S(1) => \n_0_time_out_counter[0]_i_7__6\,
      S(0) => \n_0_time_out_counter[0]_i_8__2\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_5_time_out_counter_reg[8]_i_1__6\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_4_time_out_counter_reg[8]_i_1__6\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_7_time_out_counter_reg[12]_i_1__6\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__6\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__6\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__6\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__6\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__6\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__6\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__6\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__6\,
      S(3) => \n_0_time_out_counter[12]_i_2__6\,
      S(2) => \n_0_time_out_counter[12]_i_3__6\,
      S(1) => \n_0_time_out_counter[12]_i_4__6\,
      S(0) => \n_0_time_out_counter[12]_i_5__6\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_6_time_out_counter_reg[12]_i_1__6\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_5_time_out_counter_reg[12]_i_1__6\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_4_time_out_counter_reg[12]_i_1__6\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_7_time_out_counter_reg[16]_i_1__6\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__6\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__6\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__6_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__6\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__6\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__6\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__6\,
      S(1) => \n_0_time_out_counter[16]_i_3__6\,
      S(0) => \n_0_time_out_counter[16]_i_4__6\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_6_time_out_counter_reg[16]_i_1__6\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_5_time_out_counter_reg[16]_i_1__6\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_6_time_out_counter_reg[0]_i_2__6\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_5_time_out_counter_reg[0]_i_2__6\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_4_time_out_counter_reg[0]_i_2__6\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_7_time_out_counter_reg[4]_i_1__6\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__6\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__6\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__6\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__6\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__6\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__6\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__6\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__6\,
      S(3) => \n_0_time_out_counter[4]_i_2__6\,
      S(2) => \n_0_time_out_counter[4]_i_3__6\,
      S(1) => \n_0_time_out_counter[4]_i_4__6\,
      S(0) => \n_0_time_out_counter[4]_i_5__6\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_6_time_out_counter_reg[4]_i_1__6\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_5_time_out_counter_reg[4]_i_1__6\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_4_time_out_counter_reg[4]_i_1__6\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_7_time_out_counter_reg[8]_i_1__6\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__6\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__6\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__6\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__6\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__6\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__6\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__6\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__6\,
      S(3) => \n_0_time_out_counter[8]_i_2__6\,
      S(2) => \n_0_time_out_counter[8]_i_3__6\,
      S(1) => \n_0_time_out_counter[8]_i_4__6\,
      S(0) => \n_0_time_out_counter[8]_i_5__6\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__6\,
      D => \n_6_time_out_counter_reg[8]_i_1__6\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__6\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__6\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_rx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__6\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_rxusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__6\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      O => \n_0_time_tlock_max_i_10__2\
    );
time_tlock_max_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      O => n_0_time_tlock_max_i_11
    );
\time_tlock_max_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      O => \n_0_time_tlock_max_i_12__2\
    );
\time_tlock_max_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      O => \n_0_time_tlock_max_i_13__2\
    );
\time_tlock_max_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(6),
      O => \n_0_time_tlock_max_i_14__2\
    );
\time_tlock_max_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_15__2\
    );
\time_tlock_max_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_16__2\
    );
\time_tlock_max_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(7),
      O => \n_0_time_tlock_max_i_17__2\
    );
\time_tlock_max_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      O => \n_0_time_tlock_max_i_18__2\
    );
\time_tlock_max_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_19__2\
    );
\time_tlock_max_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => n_0_check_tlock_max_reg,
      I1 => time_tlock_max1,
      I2 => time_tlock_max,
      O => \n_0_time_tlock_max_i_1__6\
    );
\time_tlock_max_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      O => \n_0_time_tlock_max_i_20__2\
    );
\time_tlock_max_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_4__2\
    );
\time_tlock_max_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_5__2\
    );
\time_tlock_max_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => \n_0_time_tlock_max_i_6__2\
    );
\time_tlock_max_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => \n_0_time_tlock_max_i_8__2\
    );
\time_tlock_max_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(11),
      O => \n_0_time_tlock_max_i_9__2\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__6\,
      Q => time_tlock_max,
      R => n_0_reset_time_out_reg
    );
\time_tlock_max_reg_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_3__2\,
      CO(3 downto 2) => \NLW_time_tlock_max_reg_i_2__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => time_tlock_max1,
      CO(0) => \n_3_time_tlock_max_reg_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => time_out_counter_reg(18),
      DI(0) => \n_0_time_tlock_max_i_4__2\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => '0',
      S(1) => \n_0_time_tlock_max_i_5__2\,
      S(0) => \n_0_time_tlock_max_i_6__2\
    );
\time_tlock_max_reg_i_3__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_tlock_max_reg_i_7__2\,
      CO(3) => \n_0_time_tlock_max_reg_i_3__2\,
      CO(2) => \n_1_time_tlock_max_reg_i_3__2\,
      CO(1) => \n_2_time_tlock_max_reg_i_3__2\,
      CO(0) => \n_3_time_tlock_max_reg_i_3__2\,
      CYINIT => '0',
      DI(3) => time_out_counter_reg(15),
      DI(2) => \n_0_time_tlock_max_i_8__2\,
      DI(1) => \n_0_time_tlock_max_i_9__2\,
      DI(0) => time_out_counter_reg(9),
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_3__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_10__2\,
      S(2) => n_0_time_tlock_max_i_11,
      S(1) => \n_0_time_tlock_max_i_12__2\,
      S(0) => \n_0_time_tlock_max_i_13__2\
    );
\time_tlock_max_reg_i_7__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_tlock_max_reg_i_7__2\,
      CO(2) => \n_1_time_tlock_max_reg_i_7__2\,
      CO(1) => \n_2_time_tlock_max_reg_i_7__2\,
      CO(0) => \n_3_time_tlock_max_reg_i_7__2\,
      CYINIT => '0',
      DI(3) => \n_0_time_tlock_max_i_14__2\,
      DI(2) => time_out_counter_reg(5),
      DI(1) => \n_0_time_tlock_max_i_15__2\,
      DI(0) => \n_0_time_tlock_max_i_16__2\,
      O(3 downto 0) => \NLW_time_tlock_max_reg_i_7__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_time_tlock_max_i_17__2\,
      S(2) => \n_0_time_tlock_max_i_18__2\,
      S(1) => \n_0_time_tlock_max_i_19__2\,
      S(0) => \n_0_time_tlock_max_i_20__2\
    );
\wait_bypass_count[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count[0]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__6\,
      I1 => wait_bypass_count_reg(3),
      I2 => \n_0_wait_bypass_count[0]_i_5__6\,
      I3 => n_0_rx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__6\
    );
\wait_bypass_count[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(0),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_4__6\
    );
\wait_bypass_count[0]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(12),
      I4 => wait_bypass_count_reg(8),
      I5 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[0]_i_5__6\
    );
\wait_bypass_count[0]_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_6__6\
    );
\wait_bypass_count[0]_i_7__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_7__6\
    );
\wait_bypass_count[0]_i_8__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_8__6\
    );
\wait_bypass_count[0]_i_9__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_9__2\
    );
\wait_bypass_count[12]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_2__6\
    );
\wait_bypass_count[4]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__6\
    );
\wait_bypass_count[4]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__6\
    );
\wait_bypass_count[4]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__6\
    );
\wait_bypass_count[4]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__6\
    );
\wait_bypass_count[8]_i_2__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__6\
    );
\wait_bypass_count[8]_i_3__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__6\
    );
\wait_bypass_count[8]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__6\
    );
\wait_bypass_count[8]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__6\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__6\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[0]_i_3__6\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__6\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__6\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__6\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__6\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__6\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__6\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__6\,
      S(3) => \n_0_wait_bypass_count[0]_i_6__6\,
      S(2) => \n_0_wait_bypass_count[0]_i_7__6\,
      S(1) => \n_0_wait_bypass_count[0]_i_8__6\,
      S(0) => \n_0_wait_bypass_count[0]_i_9__2\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__6\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__6\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__6\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__6\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__6\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[12]_i_2__6\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__6\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__6\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__6\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__6\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__6\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__6\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__6\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__6\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__6\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__6\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__6\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__6\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__6\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__6\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__6\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__6\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__6\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__6\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__6\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__6\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_bypass_count_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__6\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__6\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__6\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__6\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__6\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__6\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__6\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__6\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__6\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__6\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__6\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__6\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_rxusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__6\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__6\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__6\
    );
\wait_time_cnt[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__6\(0)
    );
\wait_time_cnt[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__6\
    );
\wait_time_cnt[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__6\(2)
    );
\wait_time_cnt[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__6\(3)
    );
\wait_time_cnt[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__6\
    );
\wait_time_cnt[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__6\(5)
    );
\wait_time_cnt[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__6\,
      O => \n_0_wait_time_cnt[6]_i_2__6\
    );
\wait_time_cnt[6]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__6\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__6\(6)
    );
\wait_time_cnt[6]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__6\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \wait_time_cnt0__6\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \n_0_wait_time_cnt[1]_i_1__6\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \wait_time_cnt0__6\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \wait_time_cnt0__6\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \n_0_wait_time_cnt[4]_i_1__6\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \wait_time_cnt0__6\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__6\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__6\,
      D => \wait_time_cnt0__6\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0\ is
  port (
    GTTXRESET : out STD_LOGIC;
    GT0_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT0_QPLLRESET_OUT : out STD_LOGIC;
    GT0_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    TXUSERRDY : out STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    GT0_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0\ : entity is "XLAUI_TX_STARTUP_FSM";
end \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0\ is
  signal \^gt0_qpllreset_out\ : STD_LOGIC;
  signal \^gt0_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt0_tx_mmcm_reset_out\ : STD_LOGIC;
  signal \^gttxreset\ : STD_LOGIC;
  signal \^txuserrdy\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_4\ : STD_LOGIC;
  signal n_0_MMCM_RESET_i_1 : STD_LOGIC;
  signal n_0_QPLL_RESET_i_1 : STD_LOGIC;
  signal n_0_TXUSERRDY_i_1 : STD_LOGIC;
  signal n_0_gttxreset_i_i_1 : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4\ : STD_LOGIC;
  signal n_0_init_wait_done_i_1 : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4\ : STD_LOGIC;
  signal n_0_pll_reset_asserted_i_1 : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_i_1 : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal n_0_time_out_2ms_i_1 : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__3\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__4\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__4\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_10\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_11\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__3\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_i_1 : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal n_0_time_tlock_max_i_1 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__3\ : STD_LOGIC;
  signal n_0_time_tlock_max_reg : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_i_1 : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_10\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_time_out : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_state12_out : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal wait_time_cnt0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_6\ : label is "soft_lutpair19";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of time_tlock_max_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4\ : label is "soft_lutpair17";
begin
  GT0_QPLLRESET_OUT <= \^gt0_qpllreset_out\;
  GT0_TX_FSM_RESET_DONE_OUT <= \^gt0_tx_fsm_reset_done_out\;
  GT0_TX_MMCM_RESET_OUT <= \^gt0_tx_mmcm_reset_out\;
  GTTXRESET <= \^gttxreset\;
  TXUSERRDY <= \^txuserrdy\;
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001F1F"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \n_0_FSM_sequential_tx_state[0]_i_2\,
      I4 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[0]_i_1\
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F0000022F0FFFF"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => reset_time_out,
      I2 => n_0_time_out_2ms_reg,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \n_0_FSM_sequential_tx_state[1]_i_2\,
      O => \n_0_FSM_sequential_tx_state[0]_i_2\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => \n_0_FSM_sequential_tx_state[1]_i_2\,
      I3 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[1]_i_1\
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => tx_state(2),
      I1 => mmcm_lock_reclocked,
      I2 => n_0_time_tlock_max_reg,
      I3 => reset_time_out,
      O => \n_0_FSM_sequential_tx_state[1]_i_2\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A662A"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(1),
      I4 => n_0_time_out_2ms_reg,
      I5 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[2]_i_1\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => reset_time_out,
      I1 => n_0_time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300004C00000044"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => tx_state12_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[3]_i_2\
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[3]_i_4\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_wait_time_cnt[6]_i_4\,
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(5),
      I4 => \wait_time_cnt_reg__0\(4),
      I5 => \wait_time_cnt_reg__0\(6),
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => reset_time_out,
      O => tx_state12_out
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[0]_i_1\,
      Q => tx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[1]_i_1\,
      Q => tx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[2]_i_1\,
      Q => tx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[3]_i_2\,
      Q => tx_state(3),
      R => SOFT_RESET_IN
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt0_tx_mmcm_reset_out\,
      O => n_0_MMCM_RESET_i_1
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_MMCM_RESET_i_1,
      Q => \^gt0_tx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
QPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000004"
    )
    port map (
      I0 => n_0_pll_reset_asserted_reg,
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(3),
      I5 => \^gt0_qpllreset_out\,
      O => n_0_QPLL_RESET_i_1
    );
QPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_QPLL_RESET_i_1,
      Q => \^gt0_qpllreset_out\,
      R => SOFT_RESET_IN
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0080"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^txuserrdy\,
      O => n_0_TXUSERRDY_i_1
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_TXUSERRDY_i_1,
      Q => \^txuserrdy\,
      R => SOFT_RESET_IN
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gttxreset\,
      O => n_0_gttxreset_i_i_1
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gttxreset_i_i_1,
      Q => \^gttxreset\,
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => p_0_in(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => p_0_in(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => p_0_in(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => p_0_in(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => p_0_in(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => p_0_in(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1\
    );
\init_wait_count[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4\,
      I2 => \init_wait_count_reg__0\(5),
      O => p_0_in(6)
    );
\init_wait_count[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3\
    );
\init_wait_count[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1\,
      CLR => SOFT_RESET_IN,
      D => p_0_in(6),
      Q => \init_wait_count_reg__0\(6)
    );
init_wait_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => n_0_init_wait_done_i_1
    );
init_wait_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => n_0_init_wait_done_i_1,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__0\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__0\(6)
    );
\mmcm_lock_count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2\
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\mmcm_lock_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2\,
      D => \p_0_in__0\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F072"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => n_0_pll_reset_asserted_reg,
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => n_0_pll_reset_asserted_i_1
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_pll_reset_asserted_i_1,
      Q => n_0_pll_reset_asserted_reg,
      R => SOFT_RESET_IN
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => reset_time_out,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0002"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => n_0_run_phase_alignment_int_reg,
      O => n_0_run_phase_alignment_int_i_1
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_run_phase_alignment_int_i_1,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => data_out,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_50\
    port map (
      E(0) => n_1_sync_QPLLLOCK,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_0_init_wait_done_reg,
      I2 => \n_0_FSM_sequential_tx_state[3]_i_4\,
      I3 => n_0_time_out_500us_reg,
      I4 => n_0_time_out_2ms_reg,
      I5 => n_0_time_tlock_max_reg,
      I6 => n_0_pll_reset_asserted_reg,
      O1 => n_0_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      reset_time_out => reset_time_out,
      txresetdone_s3 => txresetdone_s3,
      wait_time_done => wait_time_done
    );
sync_TXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_51\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => txresetdone_s2,
      gt0_txresetdone_out => gt0_txresetdone_out
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_52\
    port map (
      GT0_TX_MMCM_LOCK_IN => GT0_TX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_53\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => data_out,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_54\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
sync_tx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_55\
    port map (
      GT0_TX_FSM_RESET_DONE_OUT => \^gt0_tx_fsm_reset_done_out\,
      data_out => tx_fsm_reset_done_int_s2,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => n_0_time_out_2ms_i_1
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_time_out_2ms_i_1,
      Q => n_0_time_out_2ms_reg,
      R => '0'
    );
\time_out_500us_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(8),
      I3 => \n_0_time_out_500us_i_2__4\,
      I4 => \n_0_time_out_500us_i_3__4\,
      I5 => reset_time_out,
      O => \n_0_time_out_500us_i_1__3\
    );
\time_out_500us_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_11\,
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(12),
      I4 => \n_0_time_out_counter[0]_i_10\,
      O => \n_0_time_out_500us_i_2__4\
    );
\time_out_500us_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_out_500us_i_3__4\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__3\,
      Q => n_0_time_out_500us_reg,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_2ms,
      O => \n_0_time_out_counter[0]_i_1\
    );
\time_out_counter[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_10\
    );
\time_out_counter[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_11\
    );
\time_out_counter[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_8__3\,
      I1 => \n_0_time_out_counter[0]_i_9\,
      I2 => \n_0_time_out_counter[0]_i_10\,
      I3 => \n_0_time_out_counter[0]_i_11\,
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(10),
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__3\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter[0]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[0]_i_8__3\
    );
\time_out_counter[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[0]_i_9\
    );
\time_out_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2\
    );
\time_out_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3\
    );
\time_out_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4\
    );
\time_out_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2\
    );
\time_out_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3\
    );
\time_out_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2\
    );
\time_out_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3\
    );
\time_out_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4\
    );
\time_out_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2\
    );
\time_out_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3\
    );
\time_out_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4\
    );
\time_out_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2\,
      S(3) => \n_0_time_out_counter[0]_i_4__3\,
      S(2) => \n_0_time_out_counter[0]_i_5\,
      S(1) => \n_0_time_out_counter[0]_i_6\,
      S(0) => \n_0_time_out_counter[0]_i_7\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1\,
      S(3) => \n_0_time_out_counter[12]_i_2\,
      S(2) => \n_0_time_out_counter[12]_i_3\,
      S(1) => \n_0_time_out_counter[12]_i_4\,
      S(0) => \n_0_time_out_counter[12]_i_5\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[12]_i_1\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2\,
      S(1) => \n_0_time_out_counter[16]_i_3\,
      S(0) => \n_0_time_out_counter[16]_i_4\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[16]_i_1\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[0]_i_2\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1\,
      S(3) => \n_0_time_out_counter[4]_i_2\,
      S(2) => \n_0_time_out_counter[4]_i_3\,
      S(1) => \n_0_time_out_counter[4]_i_4\,
      S(0) => \n_0_time_out_counter[4]_i_5\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_5_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_4_time_out_counter_reg[4]_i_1\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_7_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1\,
      S(3) => \n_0_time_out_counter[8]_i_2\,
      S(2) => \n_0_time_out_counter[8]_i_3\,
      S(1) => \n_0_time_out_counter[8]_i_4\,
      S(0) => \n_0_time_out_counter[8]_i_5\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1\,
      D => \n_6_time_out_counter_reg[8]_i_1\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4\,
      I1 => \n_0_wait_bypass_count[0]_i_5\,
      I2 => \n_0_wait_bypass_count[0]_i_6\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => tx_fsm_reset_done_int_s3,
      I5 => run_phase_alignment_int_s3,
      O => n_0_time_out_wait_bypass_i_1
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => n_0_time_out_wait_bypass_i_1,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_tlock_max_reg,
      I1 => time_tlock_max,
      I2 => reset_time_out,
      O => n_0_time_tlock_max_i_1
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      I2 => \n_0_time_out_counter[0]_i_10\,
      I3 => time_out_counter_reg(10),
      I4 => \n_0_time_tlock_max_i_3__1\,
      I5 => \n_0_time_tlock_max_i_4__3\,
      O => time_tlock_max
    );
\time_tlock_max_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_3__1\
    );
\time_tlock_max_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_4__3\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_time_tlock_max_i_1,
      Q => n_0_time_tlock_max_reg,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => \^gt0_tx_fsm_reset_done_out\,
      O => n_0_tx_fsm_reset_done_int_i_1
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_tx_fsm_reset_done_int_i_1,
      Q => \^gt0_tx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt0_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => run_phase_alignment_int_s3,
      O => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_10\
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4\,
      I1 => \n_0_wait_bypass_count[0]_i_5\,
      I2 => \n_0_wait_bypass_count[0]_i_6\,
      I3 => tx_fsm_reset_done_int_s3,
      O => \n_0_wait_bypass_count[0]_i_2\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(16),
      I4 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_4\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[0]_i_5\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(5),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[0]_i_6\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_7\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_8\
    );
\wait_bypass_count[0]_i_9__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_9__3\
    );
\wait_bypass_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2\
    );
\wait_bypass_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3\
    );
\wait_bypass_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4\
    );
\wait_bypass_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2\
    );
\wait_bypass_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3\
    );
\wait_bypass_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4\
    );
\wait_bypass_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2\
    );
\wait_bypass_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3\
    );
\wait_bypass_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4\
    );
\wait_bypass_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3\,
      S(3) => \n_0_wait_bypass_count[0]_i_7\,
      S(2) => \n_0_wait_bypass_count[0]_i_8\,
      S(1) => \n_0_wait_bypass_count[0]_i_9__3\,
      S(0) => \n_0_wait_bypass_count[0]_i_10\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3\,
      S(1) => \n_0_wait_bypass_count[12]_i_4\,
      S(0) => \n_0_wait_bypass_count[12]_i_5\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(13),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(14),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[12]_i_1\,
      Q => wait_bypass_count_reg(15),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[16]_i_1\,
      Q => wait_bypass_count_reg(16),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[0]_i_3\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3\,
      S(1) => \n_0_wait_bypass_count[4]_i_4\,
      S(0) => \n_0_wait_bypass_count[4]_i_5\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_5_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_4_wait_bypass_count_reg[4]_i_1\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_7_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3\,
      S(1) => \n_0_wait_bypass_count[8]_i_4\,
      S(0) => \n_0_wait_bypass_count[8]_i_5\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt0_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2\,
      D => \n_6_wait_bypass_count_reg[8]_i_1\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => wait_time_cnt0(0)
    );
\wait_time_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1\
    );
\wait_time_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => wait_time_cnt0(2)
    );
\wait_time_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => wait_time_cnt0(3)
    );
\wait_time_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1\
    );
\wait_time_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => wait_time_cnt0(5)
    );
\wait_time_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => clear
    );
\wait_time_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4\,
      O => \n_0_wait_time_cnt[6]_i_2\
    );
\wait_time_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => wait_time_cnt0(6)
    );
\wait_time_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => wait_time_cnt0(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => clear
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => \n_0_wait_time_cnt[1]_i_1\,
      Q => \wait_time_cnt_reg__0\(1),
      R => clear
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => wait_time_cnt0(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => clear
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => wait_time_cnt0(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => clear
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => \n_0_wait_time_cnt[4]_i_1\,
      Q => \wait_time_cnt_reg__0\(4),
      R => clear
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => wait_time_cnt0(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => clear
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2\,
      D => wait_time_cnt0(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_1\ is
  port (
    O1 : out STD_LOGIC;
    GT1_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT1_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    gt1_txresetdone_out : in STD_LOGIC;
    GT1_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_1\ : entity is "XLAUI_TX_STARTUP_FSM";
end \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_1\;

architecture STRUCTURE of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_1\ is
  signal \^gt1_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt1_tx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_MMCM_RESET_i_1__0\ : STD_LOGIC;
  signal \n_0_TXUSERRDY_i_1__0\ : STD_LOGIC;
  signal \n_0_gttxreset_i_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__0\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_pll_reset_asserted_i_1__0\ : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__0\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__4\ : STD_LOGIC;
  signal n_0_time_out_500us_i_2 : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__3\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_4__4\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_10__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_11__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__4\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__0\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_2__2\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_3 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__4\ : STD_LOGIC;
  signal n_0_time_tlock_max_reg : STD_LOGIC;
  signal \n_0_tx_fsm_reset_done_int_i_1__0\ : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_10__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__4\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__0\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal time_out_2ms : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_state12_out : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_time_cnt0__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_6__0\ : label is "soft_lutpair41";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of time_out_500us_i_2 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_8__4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__0\ : label is "soft_lutpair40";
begin
  GT1_TX_FSM_RESET_DONE_OUT <= \^gt1_tx_fsm_reset_done_out\;
  GT1_TX_MMCM_RESET_OUT <= \^gt1_tx_mmcm_reset_out\;
  O1 <= \^o1\;
  O2 <= \^o2\;
\FSM_sequential_tx_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001F1F"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \n_0_FSM_sequential_tx_state[0]_i_2__0\,
      I4 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[0]_i_1__0\
    );
\FSM_sequential_tx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F0000022F0FFFF"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_2ms_reg,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \n_0_FSM_sequential_tx_state[1]_i_2__0\,
      O => \n_0_FSM_sequential_tx_state[0]_i_2__0\
    );
\FSM_sequential_tx_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => \n_0_FSM_sequential_tx_state[1]_i_2__0\,
      I3 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[1]_i_1__0\
    );
\FSM_sequential_tx_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => tx_state(2),
      I1 => mmcm_lock_reclocked,
      I2 => n_0_time_tlock_max_reg,
      I3 => n_0_reset_time_out_reg,
      O => \n_0_FSM_sequential_tx_state[1]_i_2__0\
    );
\FSM_sequential_tx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A662A"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(1),
      I4 => n_0_time_out_2ms_reg,
      I5 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[2]_i_1__0\
    );
\FSM_sequential_tx_state[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => n_0_time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300004C00000044"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => tx_state12_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[3]_i_2__0\
    );
\FSM_sequential_tx_state[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[3]_i_4__0\
    );
\FSM_sequential_tx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_wait_time_cnt[6]_i_4__0\,
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(5),
      I4 => \wait_time_cnt_reg__0\(4),
      I5 => \wait_time_cnt_reg__0\(6),
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      O => tx_state12_out
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[0]_i_1__0\,
      Q => tx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[1]_i_1__0\,
      Q => tx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[2]_i_1__0\,
      Q => tx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[3]_i_2__0\,
      Q => tx_state(3),
      R => SOFT_RESET_IN
    );
\MMCM_RESET_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt1_tx_mmcm_reset_out\,
      O => \n_0_MMCM_RESET_i_1__0\
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_MMCM_RESET_i_1__0\,
      Q => \^gt1_tx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
\TXUSERRDY_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0080"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^o2\,
      O => \n_0_TXUSERRDY_i_1__0\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_TXUSERRDY_i_1__0\,
      Q => \^o2\,
      R => SOFT_RESET_IN
    );
\gttxreset_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^o1\,
      O => \n_0_gttxreset_i_i_1__0\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gttxreset_i_i_1__0\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__0\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__0\
    );
\init_wait_count[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__0\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\init_wait_count[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__0\
    );
\init_wait_count[6]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__0\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__1\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__0\
    );
\init_wait_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__0\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__0\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__2\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__2\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__2\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__2\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__0\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__2\(6)
    );
\mmcm_lock_count[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__0\
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__0\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__0\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__2\(7)
    );
\mmcm_lock_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__0\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__0\,
      D => \p_0_in__2\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F072"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => n_0_pll_reset_asserted_reg,
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => \n_0_pll_reset_asserted_i_1__0\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_pll_reset_asserted_i_1__0\,
      Q => n_0_pll_reset_asserted_reg,
      R => SOFT_RESET_IN
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      R => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0002"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__0\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => data_out,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_35\
    port map (
      E(0) => n_1_sync_QPLLLOCK,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_0_init_wait_done_reg,
      I2 => n_0_reset_time_out_reg,
      I3 => \n_0_FSM_sequential_tx_state[3]_i_4__0\,
      I4 => n_0_time_out_500us_reg,
      I5 => n_0_time_out_2ms_reg,
      I6 => n_0_time_tlock_max_reg,
      I7 => n_0_pll_reset_asserted_reg,
      O1 => n_0_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      txresetdone_s3 => txresetdone_s3,
      wait_time_done => wait_time_done
    );
sync_TXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_36\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => txresetdone_s2,
      gt1_txresetdone_out => gt1_txresetdone_out
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_37\
    port map (
      GT1_TX_MMCM_LOCK_IN => GT1_TX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__0\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_38\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => data_out,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_39\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
sync_tx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_40\
    port map (
      GT1_TX_FSM_RESET_DONE_OUT => \^gt1_tx_fsm_reset_done_out\,
      data_out => tx_fsm_reset_done_int_s2,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => time_out_2ms,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_time_out_2ms_i_1__0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__0\,
      Q => n_0_time_out_2ms_reg,
      R => '0'
    );
\time_out_500us_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAAAAA"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_time_out_500us_i_2,
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(8),
      I4 => \n_0_time_out_500us_i_3__3\,
      I5 => n_0_reset_time_out_reg,
      O => \n_0_time_out_500us_i_1__4\
    );
time_out_500us_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(18),
      O => n_0_time_out_500us_i_2
    );
\time_out_500us_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(2),
      I2 => \n_0_time_out_counter[0]_i_10__0\,
      I3 => \n_0_time_out_counter[0]_i_11__0\,
      I4 => \n_0_time_out_500us_i_4__4\,
      O => \n_0_time_out_500us_i_3__3\
    );
\time_out_500us_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(17),
      O => \n_0_time_out_500us_i_4__4\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__4\,
      Q => n_0_time_out_500us_reg,
      R => '0'
    );
\time_out_counter[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_10__0\
    );
\time_out_counter[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_11__0\
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_2ms,
      O => \n_0_time_out_counter[0]_i_1__0\
    );
\time_out_counter[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_8__4\,
      I1 => \n_0_time_out_counter[0]_i_9__0\,
      I2 => \n_0_time_out_counter[0]_i_10__0\,
      I3 => \n_0_time_out_counter[0]_i_11__0\,
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(10),
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__4\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5__0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6__0\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7__0\
    );
\time_out_counter[0]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[0]_i_8__4\
    );
\time_out_counter[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[0]_i_9__0\
    );
\time_out_counter[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__0\
    );
\time_out_counter[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__0\
    );
\time_out_counter[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__0\
    );
\time_out_counter[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__0\
    );
\time_out_counter[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__0\
    );
\time_out_counter[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__0\
    );
\time_out_counter[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__0\
    );
\time_out_counter[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__0\
    );
\time_out_counter[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__0\
    );
\time_out_counter[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__0\
    );
\time_out_counter[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__0\
    );
\time_out_counter[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__0\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__0\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__0\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__0\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__0\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__0\,
      S(3) => \n_0_time_out_counter[0]_i_4__4\,
      S(2) => \n_0_time_out_counter[0]_i_5__0\,
      S(1) => \n_0_time_out_counter[0]_i_6__0\,
      S(0) => \n_0_time_out_counter[0]_i_7__0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__0\,
      S(3) => \n_0_time_out_counter[12]_i_2__0\,
      S(2) => \n_0_time_out_counter[12]_i_3__0\,
      S(1) => \n_0_time_out_counter[12]_i_4__0\,
      S(0) => \n_0_time_out_counter[12]_i_5__0\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[12]_i_1__0\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__0\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__0\,
      S(1) => \n_0_time_out_counter[16]_i_3__0\,
      S(0) => \n_0_time_out_counter[16]_i_4__0\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[16]_i_1__0\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[0]_i_2__0\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__0\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__0\,
      S(3) => \n_0_time_out_counter[4]_i_2__0\,
      S(2) => \n_0_time_out_counter[4]_i_3__0\,
      S(1) => \n_0_time_out_counter[4]_i_4__0\,
      S(0) => \n_0_time_out_counter[4]_i_5__0\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_5_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_4_time_out_counter_reg[4]_i_1__0\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_7_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__0\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__0\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__0\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__0\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__0\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__0\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__0\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__0\,
      S(3) => \n_0_time_out_counter[8]_i_2__0\,
      S(2) => \n_0_time_out_counter[8]_i_3__0\,
      S(1) => \n_0_time_out_counter[8]_i_4__0\,
      S(0) => \n_0_time_out_counter[8]_i_5__0\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__0\,
      D => \n_6_time_out_counter_reg[8]_i_1__0\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__0\,
      I1 => \n_0_wait_bypass_count[0]_i_5__0\,
      I2 => \n_0_wait_bypass_count[0]_i_6__0\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_tx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__0\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAAA"
    )
    port map (
      I0 => n_0_time_tlock_max_reg,
      I1 => \n_0_time_tlock_max_i_2__2\,
      I2 => n_0_time_tlock_max_i_3,
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(9),
      I5 => n_0_reset_time_out_reg,
      O => \n_0_time_tlock_max_i_1__0\
    );
\time_tlock_max_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(16),
      I5 => \n_0_time_tlock_max_i_4__4\,
      O => \n_0_time_tlock_max_i_2__2\
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(12),
      O => n_0_time_tlock_max_i_3
    );
\time_tlock_max_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(3),
      O => \n_0_time_tlock_max_i_4__4\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__0\,
      Q => n_0_time_tlock_max_reg,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => \^gt1_tx_fsm_reset_done_out\,
      O => \n_0_tx_fsm_reset_done_int_i_1__0\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_tx_fsm_reset_done_int_i_1__0\,
      Q => \^gt1_tx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt1_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => n_0_tx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_10__0\
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__0\,
      I1 => \n_0_wait_bypass_count[0]_i_5__0\,
      I2 => \n_0_wait_bypass_count[0]_i_6__0\,
      I3 => n_0_tx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(16),
      I4 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_4__0\
    );
\wait_bypass_count[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[0]_i_5__0\
    );
\wait_bypass_count[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(5),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[0]_i_6__0\
    );
\wait_bypass_count[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_7__0\
    );
\wait_bypass_count[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_8__0\
    );
\wait_bypass_count[0]_i_9__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_9__4\
    );
\wait_bypass_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2__0\
    );
\wait_bypass_count[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3__0\
    );
\wait_bypass_count[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4__0\
    );
\wait_bypass_count[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5__0\
    );
\wait_bypass_count[16]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2__0\
    );
\wait_bypass_count[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__0\
    );
\wait_bypass_count[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__0\
    );
\wait_bypass_count[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__0\
    );
\wait_bypass_count[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__0\
    );
\wait_bypass_count[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__0\
    );
\wait_bypass_count[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__0\
    );
\wait_bypass_count[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__0\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__0\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__0\,
      S(3) => \n_0_wait_bypass_count[0]_i_7__0\,
      S(2) => \n_0_wait_bypass_count[0]_i_8__0\,
      S(1) => \n_0_wait_bypass_count[0]_i_9__4\,
      S(0) => \n_0_wait_bypass_count[0]_i_10__0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[12]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[12]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[12]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[12]_i_5__0\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(13),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(14),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[12]_i_1__0\,
      Q => wait_bypass_count_reg(15),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[16]_i_1__0\,
      Q => wait_bypass_count_reg(16),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1__0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1__0\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2__0\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__0\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__0\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__0\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__0\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__0\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__0\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__0\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__0\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__0\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__0\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__0\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__0\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__0\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__0\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__0\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__0\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt1_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__0\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__0\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__0\
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__0\(0)
    );
\wait_time_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__0\
    );
\wait_time_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__0\(2)
    );
\wait_time_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__0\(3)
    );
\wait_time_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__0\
    );
\wait_time_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__0\(5)
    );
\wait_time_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__0\,
      O => \n_0_wait_time_cnt[6]_i_2__0\
    );
\wait_time_cnt[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__0\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__0\(6)
    );
\wait_time_cnt[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \wait_time_cnt0__0\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \n_0_wait_time_cnt[1]_i_1__0\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \wait_time_cnt0__0\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \wait_time_cnt0__0\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \n_0_wait_time_cnt[4]_i_1__0\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \wait_time_cnt0__0\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__0\,
      D => \wait_time_cnt0__0\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_3\ is
  port (
    O1 : out STD_LOGIC;
    GT2_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    gt2_txresetdone_out : in STD_LOGIC;
    GT2_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_3\ : entity is "XLAUI_TX_STARTUP_FSM";
end \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_3\;

architecture STRUCTURE of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_3\ is
  signal \^gt2_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt2_tx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_MMCM_RESET_i_1__1\ : STD_LOGIC;
  signal \n_0_TXUSERRDY_i_1__1\ : STD_LOGIC;
  signal \n_0_gttxreset_i_i_1__1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__1\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__1\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__1\ : STD_LOGIC;
  signal \n_0_pll_reset_asserted_i_1__1\ : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__1\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__1\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__5\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__5\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__5\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_10__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_11__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__5\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__1\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__1\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__2\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__5\ : STD_LOGIC;
  signal n_0_time_tlock_max_reg : STD_LOGIC;
  signal \n_0_tx_fsm_reset_done_int_i_1__1\ : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_10__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__5\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__1\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1__1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__1\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal time_out_2ms : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_state12_out : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_time_cnt0__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_6__1\ : label is "soft_lutpair66";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \time_out_2ms_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \time_tlock_max_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__1\ : label is "soft_lutpair64";
begin
  GT2_TX_FSM_RESET_DONE_OUT <= \^gt2_tx_fsm_reset_done_out\;
  GT2_TX_MMCM_RESET_OUT <= \^gt2_tx_mmcm_reset_out\;
  O1 <= \^o1\;
  O2 <= \^o2\;
\FSM_sequential_tx_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001F1F"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \n_0_FSM_sequential_tx_state[0]_i_2__1\,
      I4 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[0]_i_1__1\
    );
\FSM_sequential_tx_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F0000022F0FFFF"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_2ms_reg,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \n_0_FSM_sequential_tx_state[1]_i_2__1\,
      O => \n_0_FSM_sequential_tx_state[0]_i_2__1\
    );
\FSM_sequential_tx_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => \n_0_FSM_sequential_tx_state[1]_i_2__1\,
      I3 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[1]_i_1__1\
    );
\FSM_sequential_tx_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => tx_state(2),
      I1 => mmcm_lock_reclocked,
      I2 => n_0_time_tlock_max_reg,
      I3 => n_0_reset_time_out_reg,
      O => \n_0_FSM_sequential_tx_state[1]_i_2__1\
    );
\FSM_sequential_tx_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A662A"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(1),
      I4 => n_0_time_out_2ms_reg,
      I5 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[2]_i_1__1\
    );
\FSM_sequential_tx_state[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => n_0_time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300004C00000044"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => tx_state12_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[3]_i_2__1\
    );
\FSM_sequential_tx_state[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[3]_i_4__1\
    );
\FSM_sequential_tx_state[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_wait_time_cnt[6]_i_4__1\,
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(5),
      I4 => \wait_time_cnt_reg__0\(4),
      I5 => \wait_time_cnt_reg__0\(6),
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      O => tx_state12_out
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[0]_i_1__1\,
      Q => tx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[1]_i_1__1\,
      Q => tx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[2]_i_1__1\,
      Q => tx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[3]_i_2__1\,
      Q => tx_state(3),
      R => SOFT_RESET_IN
    );
\MMCM_RESET_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt2_tx_mmcm_reset_out\,
      O => \n_0_MMCM_RESET_i_1__1\
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_MMCM_RESET_i_1__1\,
      Q => \^gt2_tx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
\TXUSERRDY_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0080"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^o2\,
      O => \n_0_TXUSERRDY_i_1__1\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_TXUSERRDY_i_1__1\,
      Q => \^o2\,
      R => SOFT_RESET_IN
    );
\gttxreset_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^o1\,
      O => \n_0_gttxreset_i_i_1__1\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gttxreset_i_i_1__1\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\init_wait_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\init_wait_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(2)
    );
\init_wait_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__3\(3)
    );
\init_wait_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__3\(4)
    );
\init_wait_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__3\(5)
    );
\init_wait_count[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__1\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__1\
    );
\init_wait_count[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__1\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__3\(6)
    );
\init_wait_count[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__1\
    );
\init_wait_count[6]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__1\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__1\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__3\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__1\
    );
\init_wait_done_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__1\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__1\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\mmcm_lock_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\mmcm_lock_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__4\(2)
    );
\mmcm_lock_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__4\(3)
    );
\mmcm_lock_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__4\(4)
    );
\mmcm_lock_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__4\(5)
    );
\mmcm_lock_count[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__1\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__4\(6)
    );
\mmcm_lock_count[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__1\
    );
\mmcm_lock_count[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__1\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__1\
    );
\mmcm_lock_count[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__1\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__4\(7)
    );
\mmcm_lock_count[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__1\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__1\,
      D => \p_0_in__4\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F072"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => n_0_pll_reset_asserted_reg,
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => \n_0_pll_reset_asserted_i_1__1\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_pll_reset_asserted_i_1__1\,
      Q => n_0_pll_reset_asserted_reg,
      R => SOFT_RESET_IN
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      R => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0002"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__1\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__1\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => data_out,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0_20\
    port map (
      E(0) => n_1_sync_QPLLLOCK,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_0_init_wait_done_reg,
      I2 => n_0_reset_time_out_reg,
      I3 => \n_0_FSM_sequential_tx_state[3]_i_4__1\,
      I4 => n_0_time_out_500us_reg,
      I5 => n_0_time_out_2ms_reg,
      I6 => n_0_time_tlock_max_reg,
      I7 => n_0_pll_reset_asserted_reg,
      O1 => n_0_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      txresetdone_s3 => txresetdone_s3,
      wait_time_done => wait_time_done
    );
sync_TXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_21\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => txresetdone_s2,
      gt2_txresetdone_out => gt2_txresetdone_out
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_22\
    port map (
      GT2_TX_MMCM_LOCK_IN => GT2_TX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__1\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_23\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => data_out,
      gt2_txusrclk_in => gt2_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_24\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
sync_tx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_25\
    port map (
      GT2_TX_FSM_RESET_DONE_OUT => \^gt2_tx_fsm_reset_done_out\,
      data_out => tx_fsm_reset_done_int_s2,
      gt2_txusrclk_in => gt2_txusrclk_in
    );
\time_out_2ms_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => time_out_2ms,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_time_out_2ms_i_1__1\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__1\,
      Q => n_0_time_out_2ms_reg,
      R => '0'
    );
\time_out_500us_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(8),
      I3 => \n_0_time_out_500us_i_2__5\,
      I4 => \n_0_time_out_500us_i_3__5\,
      I5 => n_0_reset_time_out_reg,
      O => \n_0_time_out_500us_i_1__5\
    );
\time_out_500us_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_11__1\,
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(12),
      I4 => \n_0_time_out_counter[0]_i_10__1\,
      O => \n_0_time_out_500us_i_2__5\
    );
\time_out_500us_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_out_500us_i_3__5\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__5\,
      Q => n_0_time_out_500us_reg,
      R => '0'
    );
\time_out_counter[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[0]_i_10__1\
    );
\time_out_counter[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_11__1\
    );
\time_out_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_2ms,
      O => \n_0_time_out_counter[0]_i_1__1\
    );
\time_out_counter[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_8__5\,
      I1 => \n_0_time_out_counter[0]_i_9__1\,
      I2 => \n_0_time_out_counter[0]_i_10__1\,
      I3 => \n_0_time_out_counter[0]_i_11__1\,
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(10),
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__5\
    );
\time_out_counter[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5__1\
    );
\time_out_counter[0]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6__1\
    );
\time_out_counter[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7__1\
    );
\time_out_counter[0]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[0]_i_8__5\
    );
\time_out_counter[0]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[0]_i_9__1\
    );
\time_out_counter[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__1\
    );
\time_out_counter[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__1\
    );
\time_out_counter[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__1\
    );
\time_out_counter[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__1\
    );
\time_out_counter[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__1\
    );
\time_out_counter[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__1\
    );
\time_out_counter[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__1\
    );
\time_out_counter[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__1\
    );
\time_out_counter[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__1\
    );
\time_out_counter[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__1\
    );
\time_out_counter[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__1\
    );
\time_out_counter[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__1\
    );
\time_out_counter[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__1\
    );
\time_out_counter[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__1\
    );
\time_out_counter[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__1\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_7_time_out_counter_reg[0]_i_2__1\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__1\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__1\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__1\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__1\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__1\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__1\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__1\,
      S(3) => \n_0_time_out_counter[0]_i_4__5\,
      S(2) => \n_0_time_out_counter[0]_i_5__1\,
      S(1) => \n_0_time_out_counter[0]_i_6__1\,
      S(0) => \n_0_time_out_counter[0]_i_7__1\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_5_time_out_counter_reg[8]_i_1__1\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_4_time_out_counter_reg[8]_i_1__1\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_7_time_out_counter_reg[12]_i_1__1\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__1\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__1\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__1\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__1\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__1\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__1\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__1\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__1\,
      S(3) => \n_0_time_out_counter[12]_i_2__1\,
      S(2) => \n_0_time_out_counter[12]_i_3__1\,
      S(1) => \n_0_time_out_counter[12]_i_4__1\,
      S(0) => \n_0_time_out_counter[12]_i_5__1\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_6_time_out_counter_reg[12]_i_1__1\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_5_time_out_counter_reg[12]_i_1__1\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_4_time_out_counter_reg[12]_i_1__1\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_7_time_out_counter_reg[16]_i_1__1\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__1\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__1\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__1_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__1\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__1\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__1\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__1\,
      S(1) => \n_0_time_out_counter[16]_i_3__1\,
      S(0) => \n_0_time_out_counter[16]_i_4__1\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_6_time_out_counter_reg[16]_i_1__1\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_5_time_out_counter_reg[16]_i_1__1\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_6_time_out_counter_reg[0]_i_2__1\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_5_time_out_counter_reg[0]_i_2__1\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_4_time_out_counter_reg[0]_i_2__1\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_7_time_out_counter_reg[4]_i_1__1\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__1\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__1\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__1\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__1\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__1\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__1\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__1\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__1\,
      S(3) => \n_0_time_out_counter[4]_i_2__1\,
      S(2) => \n_0_time_out_counter[4]_i_3__1\,
      S(1) => \n_0_time_out_counter[4]_i_4__1\,
      S(0) => \n_0_time_out_counter[4]_i_5__1\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_6_time_out_counter_reg[4]_i_1__1\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_5_time_out_counter_reg[4]_i_1__1\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_4_time_out_counter_reg[4]_i_1__1\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_7_time_out_counter_reg[8]_i_1__1\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__1\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__1\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__1\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__1\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__1\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__1\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__1\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__1\,
      S(3) => \n_0_time_out_counter[8]_i_2__1\,
      S(2) => \n_0_time_out_counter[8]_i_3__1\,
      S(1) => \n_0_time_out_counter[8]_i_4__1\,
      S(0) => \n_0_time_out_counter[8]_i_5__1\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__1\,
      D => \n_6_time_out_counter_reg[8]_i_1__1\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__1\,
      I1 => \n_0_wait_bypass_count[0]_i_5__1\,
      I2 => \n_0_wait_bypass_count[0]_i_6__1\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_tx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__1\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__1\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_tlock_max_reg,
      I1 => time_tlock_max,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_time_tlock_max_i_1__1\
    );
\time_tlock_max_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      I2 => \n_0_time_out_counter[0]_i_10__1\,
      I3 => time_out_counter_reg(10),
      I4 => \n_0_time_tlock_max_i_3__2\,
      I5 => \n_0_time_tlock_max_i_4__5\,
      O => time_tlock_max
    );
\time_tlock_max_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_3__2\
    );
\time_tlock_max_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => \n_0_time_tlock_max_i_4__5\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__1\,
      Q => n_0_time_tlock_max_reg,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => \^gt2_tx_fsm_reset_done_out\,
      O => \n_0_tx_fsm_reset_done_int_i_1__1\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_tx_fsm_reset_done_int_i_1__1\,
      Q => \^gt2_tx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt2_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => n_0_tx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_10__1\
    );
\wait_bypass_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__1\,
      I1 => \n_0_wait_bypass_count[0]_i_5__1\,
      I2 => \n_0_wait_bypass_count[0]_i_6__1\,
      I3 => n_0_tx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__1\
    );
\wait_bypass_count[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(16),
      I4 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_4__1\
    );
\wait_bypass_count[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[0]_i_5__1\
    );
\wait_bypass_count[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(5),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[0]_i_6__1\
    );
\wait_bypass_count[0]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_7__1\
    );
\wait_bypass_count[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_8__1\
    );
\wait_bypass_count[0]_i_9__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_9__5\
    );
\wait_bypass_count[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2__1\
    );
\wait_bypass_count[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3__1\
    );
\wait_bypass_count[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4__1\
    );
\wait_bypass_count[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5__1\
    );
\wait_bypass_count[16]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2__1\
    );
\wait_bypass_count[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__1\
    );
\wait_bypass_count[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__1\
    );
\wait_bypass_count[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__1\
    );
\wait_bypass_count[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__1\
    );
\wait_bypass_count[8]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__1\
    );
\wait_bypass_count[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__1\
    );
\wait_bypass_count[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__1\
    );
\wait_bypass_count[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__1\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__1\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__1\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__1\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__1\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__1\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__1\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__1\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__1\,
      S(3) => \n_0_wait_bypass_count[0]_i_7__1\,
      S(2) => \n_0_wait_bypass_count[0]_i_8__1\,
      S(1) => \n_0_wait_bypass_count[0]_i_9__5\,
      S(0) => \n_0_wait_bypass_count[0]_i_10__1\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__1\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__1\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__1\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__1\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1__1\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1__1\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1__1\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1__1\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1__1\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1__1\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__1\,
      S(3) => \n_0_wait_bypass_count[12]_i_2__1\,
      S(2) => \n_0_wait_bypass_count[12]_i_3__1\,
      S(1) => \n_0_wait_bypass_count[12]_i_4__1\,
      S(0) => \n_0_wait_bypass_count[12]_i_5__1\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_6_wait_bypass_count_reg[12]_i_1__1\,
      Q => wait_bypass_count_reg(13),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_5_wait_bypass_count_reg[12]_i_1__1\,
      Q => wait_bypass_count_reg(14),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_4_wait_bypass_count_reg[12]_i_1__1\,
      Q => wait_bypass_count_reg(15),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_7_wait_bypass_count_reg[16]_i_1__1\,
      Q => wait_bypass_count_reg(16),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1__1\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1__1\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2__1\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__1\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__1\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__1\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__1\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__1\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__1\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__1\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__1\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__1\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__1\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__1\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__1\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__1\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__1\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__1\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__1\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__1\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__1\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__1\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__1\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_bypass_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__1\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__1\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__1\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__1\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__1\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__1\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__1\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__1\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__1\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__1\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__1\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__1\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__1\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt2_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__1\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__1\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__1\
    );
\wait_time_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__1\(0)
    );
\wait_time_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__1\
    );
\wait_time_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__1\(2)
    );
\wait_time_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__1\(3)
    );
\wait_time_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__1\
    );
\wait_time_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__1\(5)
    );
\wait_time_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__1\,
      O => \n_0_wait_time_cnt[6]_i_2__1\
    );
\wait_time_cnt[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__1\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__1\(6)
    );
\wait_time_cnt[6]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__1\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \wait_time_cnt0__1\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \n_0_wait_time_cnt[1]_i_1__1\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \wait_time_cnt0__1\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \wait_time_cnt0__1\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \n_0_wait_time_cnt[4]_i_1__1\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \wait_time_cnt0__1\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__1\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__1\,
      D => \wait_time_cnt0__1\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_5\ is
  port (
    O1 : out STD_LOGIC;
    GT3_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    O2 : out STD_LOGIC;
    SYSCLK_IN : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    gt3_txresetdone_out : in STD_LOGIC;
    GT3_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_5\ : entity is "XLAUI_TX_STARTUP_FSM";
end \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_5\;

architecture STRUCTURE of \XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_5\ is
  signal \^gt3_tx_fsm_reset_done_out\ : STD_LOGIC;
  signal \^gt3_tx_mmcm_reset_out\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal \mmcm_lock_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_sequential_tx_state[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_MMCM_RESET_i_1__2\ : STD_LOGIC;
  signal \n_0_TXUSERRDY_i_1__2\ : STD_LOGIC;
  signal \n_0_gttxreset_i_i_1__2\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_3__2\ : STD_LOGIC;
  signal \n_0_init_wait_count[6]_i_4__2\ : STD_LOGIC;
  signal \n_0_init_wait_done_i_1__2\ : STD_LOGIC;
  signal n_0_init_wait_done_reg : STD_LOGIC;
  signal \n_0_mmcm_lock_count[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_mmcm_lock_count[7]_i_4__2\ : STD_LOGIC;
  signal \n_0_pll_reset_asserted_i_1__2\ : STD_LOGIC;
  signal n_0_pll_reset_asserted_reg : STD_LOGIC;
  signal n_0_reset_time_out_reg : STD_LOGIC;
  signal \n_0_run_phase_alignment_int_i_1__2\ : STD_LOGIC;
  signal n_0_run_phase_alignment_int_reg : STD_LOGIC;
  signal n_0_run_phase_alignment_int_s3_reg : STD_LOGIC;
  signal n_0_sync_QPLLLOCK : STD_LOGIC;
  signal n_0_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_0_time_out_2ms_i_1__2\ : STD_LOGIC;
  signal n_0_time_out_2ms_reg : STD_LOGIC;
  signal \n_0_time_out_500us_i_1__6\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_2__6\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_3__6\ : STD_LOGIC;
  signal \n_0_time_out_500us_i_4__2\ : STD_LOGIC;
  signal n_0_time_out_500us_reg : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_4__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_6__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_7__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_8__6\ : STD_LOGIC;
  signal \n_0_time_out_counter[0]_i_9__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_4__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[12]_i_5__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[16]_i_4__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_4__2\ : STD_LOGIC;
  signal \n_0_time_out_counter[8]_i_5__2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_time_out_wait_bypass_i_1__2\ : STD_LOGIC;
  signal n_0_time_out_wait_bypass_reg : STD_LOGIC;
  signal \n_0_time_tlock_max_i_1__2\ : STD_LOGIC;
  signal n_0_time_tlock_max_i_2 : STD_LOGIC;
  signal \n_0_time_tlock_max_i_3__0\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_4__6\ : STD_LOGIC;
  signal \n_0_time_tlock_max_i_5__3\ : STD_LOGIC;
  signal n_0_time_tlock_max_reg : STD_LOGIC;
  signal \n_0_tx_fsm_reset_done_int_i_1__2\ : STD_LOGIC;
  signal n_0_tx_fsm_reset_done_int_s3_reg : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_10__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_4__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_5__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_6__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_7__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_8__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[0]_i_9__6\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_4__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[12]_i_5__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_3__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_4__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[4]_i_5__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_4__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count[8]_i_5__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_wait_time_cnt[6]_i_4__2\ : STD_LOGIC;
  signal n_1_sync_QPLLLOCK : STD_LOGIC;
  signal n_1_sync_mmcm_lock_reclocked : STD_LOGIC;
  signal \n_1_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_1_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_1_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_2_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_2_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_3_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_3_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_4_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_4_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_5_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_5_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_6_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_6_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[0]_i_2__2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_7_time_out_counter_reg[8]_i_1__2\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[0]_i_3__2\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[12]_i_1__2\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[16]_i_1__2\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_7_wait_bypass_count_reg[8]_i_1__2\ : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal time_out_2ms : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tx_state12_out : STD_LOGIC;
  signal tx_state13_out : STD_LOGIC;
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_time_cnt0__2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \wait_time_cnt_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wait_time_done : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_6__2\ : label is "soft_lutpair90";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_tx_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_4__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mmcm_lock_count[0]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_2__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \time_out_500us_i_2__6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wait_time_cnt[0]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wait_time_cnt[1]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wait_time_cnt[2]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wait_time_cnt[3]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wait_time_cnt[4]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wait_time_cnt[6]_i_4__2\ : label is "soft_lutpair89";
begin
  GT3_TX_FSM_RESET_DONE_OUT <= \^gt3_tx_fsm_reset_done_out\;
  GT3_TX_MMCM_RESET_OUT <= \^gt3_tx_mmcm_reset_out\;
  O1 <= \^o1\;
  O2 <= \^o2\;
\FSM_sequential_tx_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F001F1F"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => \n_0_FSM_sequential_tx_state[0]_i_2__2\,
      I4 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[0]_i_1__2\
    );
\FSM_sequential_tx_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F0000022F0FFFF"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      I2 => n_0_time_out_2ms_reg,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => \n_0_FSM_sequential_tx_state[1]_i_2__2\,
      O => \n_0_FSM_sequential_tx_state[0]_i_2__2\
    );
\FSM_sequential_tx_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0062"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => \n_0_FSM_sequential_tx_state[1]_i_2__2\,
      I3 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[1]_i_1__2\
    );
\FSM_sequential_tx_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
    port map (
      I0 => tx_state(2),
      I1 => mmcm_lock_reclocked,
      I2 => n_0_time_tlock_max_reg,
      I3 => n_0_reset_time_out_reg,
      O => \n_0_FSM_sequential_tx_state[1]_i_2__2\
    );
\FSM_sequential_tx_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A662A"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(0),
      I2 => tx_state13_out,
      I3 => tx_state(1),
      I4 => n_0_time_out_2ms_reg,
      I5 => tx_state(3),
      O => \n_0_FSM_sequential_tx_state[2]_i_1__2\
    );
\FSM_sequential_tx_state[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => n_0_reset_time_out_reg,
      I1 => n_0_time_tlock_max_reg,
      I2 => mmcm_lock_reclocked,
      O => tx_state13_out
    );
\FSM_sequential_tx_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300004C00000044"
    )
    port map (
      I0 => time_out_wait_bypass_s3,
      I1 => tx_state(3),
      I2 => tx_state12_out,
      I3 => tx_state(2),
      I4 => tx_state(1),
      I5 => tx_state(0),
      O => \n_0_FSM_sequential_tx_state[3]_i_2__2\
    );
\FSM_sequential_tx_state[3]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \n_0_FSM_sequential_tx_state[3]_i_4__2\
    );
\FSM_sequential_tx_state[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_wait_time_cnt[6]_i_4__2\,
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(5),
      I4 => \wait_time_cnt_reg__0\(4),
      I5 => \wait_time_cnt_reg__0\(6),
      O => wait_time_done
    );
\FSM_sequential_tx_state[3]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => n_0_reset_time_out_reg,
      O => tx_state12_out
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[0]_i_1__2\,
      Q => tx_state(0),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[1]_i_1__2\,
      Q => tx_state(1),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[2]_i_1__2\,
      Q => tx_state(2),
      R => SOFT_RESET_IN
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => n_1_sync_QPLLLOCK,
      D => \n_0_FSM_sequential_tx_state[3]_i_2__2\,
      Q => tx_state(3),
      R => SOFT_RESET_IN
    );
\MMCM_RESET_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
    port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt3_tx_mmcm_reset_out\,
      O => \n_0_MMCM_RESET_i_1__2\
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_MMCM_RESET_i_1__2\,
      Q => \^gt3_tx_mmcm_reset_out\,
      R => SOFT_RESET_IN
    );
\TXUSERRDY_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0080"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^o2\,
      O => \n_0_TXUSERRDY_i_1__2\
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_TXUSERRDY_i_1__2\,
      Q => \^o2\,
      R => SOFT_RESET_IN
    );
\gttxreset_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0010"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^o1\,
      O => \n_0_gttxreset_i_i_1__2\
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gttxreset_i_i_1__2\,
      Q => \^o1\,
      R => SOFT_RESET_IN
    );
\init_wait_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__5\(0)
    );
\init_wait_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__5\(1)
    );
\init_wait_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      O => \p_0_in__5\(2)
    );
\init_wait_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      O => \p_0_in__5\(3)
    );
\init_wait_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      O => \p_0_in__5\(4)
    );
\init_wait_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(1),
      I4 => \init_wait_count_reg__0\(0),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__5\(5)
    );
\init_wait_count[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
    port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \n_0_init_wait_count[6]_i_3__2\,
      I4 => \init_wait_count_reg__0\(4),
      I5 => \init_wait_count_reg__0\(1),
      O => \n_0_init_wait_count[6]_i_1__2\
    );
\init_wait_count[6]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \n_0_init_wait_count[6]_i_4__2\,
      I2 => \init_wait_count_reg__0\(5),
      O => \p_0_in__5\(6)
    );
\init_wait_count[6]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_3__2\
    );
\init_wait_count[6]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \n_0_init_wait_count[6]_i_4__2\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_init_wait_count[6]_i_1__2\,
      CLR => SOFT_RESET_IN,
      D => \p_0_in__5\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_done_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => init_wait_done,
      I1 => n_0_init_wait_done_reg,
      O => \n_0_init_wait_done_i_1__2\
    );
\init_wait_done_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \n_0_init_wait_count[6]_i_3__2\,
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(6),
      I5 => \init_wait_count_reg__0\(5),
      O => init_wait_done
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      CLR => SOFT_RESET_IN,
      D => \n_0_init_wait_done_i_1__2\,
      Q => n_0_init_wait_done_reg
    );
\mmcm_lock_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__6\(0)
    );
\mmcm_lock_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__6\(1)
    );
\mmcm_lock_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(2),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      O => \p_0_in__6\(2)
    );
\mmcm_lock_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(3),
      I1 => \mmcm_lock_count_reg__0\(0),
      I2 => \mmcm_lock_count_reg__0\(1),
      I3 => \mmcm_lock_count_reg__0\(2),
      O => \p_0_in__6\(3)
    );
\mmcm_lock_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(4),
      I1 => \mmcm_lock_count_reg__0\(2),
      I2 => \mmcm_lock_count_reg__0\(3),
      I3 => \mmcm_lock_count_reg__0\(0),
      I4 => \mmcm_lock_count_reg__0\(1),
      O => \p_0_in__6\(4)
    );
\mmcm_lock_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \p_0_in__6\(5)
    );
\mmcm_lock_count[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \mmcm_lock_count_reg__0\(4),
      I2 => \mmcm_lock_count_reg__0\(2),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \n_0_mmcm_lock_count[6]_i_2__2\,
      I5 => \mmcm_lock_count_reg__0\(5),
      O => \p_0_in__6\(6)
    );
\mmcm_lock_count[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(0),
      I1 => \mmcm_lock_count_reg__0\(1),
      O => \n_0_mmcm_lock_count[6]_i_2__2\
    );
\mmcm_lock_count[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(6),
      I1 => \n_0_mmcm_lock_count[7]_i_4__2\,
      I2 => \mmcm_lock_count_reg__0\(7),
      O => \n_0_mmcm_lock_count[7]_i_2__2\
    );
\mmcm_lock_count[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(7),
      I1 => \n_0_mmcm_lock_count[7]_i_4__2\,
      I2 => \mmcm_lock_count_reg__0\(6),
      O => \p_0_in__6\(7)
    );
\mmcm_lock_count[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \mmcm_lock_count_reg__0\(5),
      I1 => \mmcm_lock_count_reg__0\(1),
      I2 => \mmcm_lock_count_reg__0\(0),
      I3 => \mmcm_lock_count_reg__0\(3),
      I4 => \mmcm_lock_count_reg__0\(2),
      I5 => \mmcm_lock_count_reg__0\(4),
      O => \n_0_mmcm_lock_count[7]_i_4__2\
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(0),
      Q => \mmcm_lock_count_reg__0\(0),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(1),
      Q => \mmcm_lock_count_reg__0\(1),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(2),
      Q => \mmcm_lock_count_reg__0\(2),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(3),
      Q => \mmcm_lock_count_reg__0\(3),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(4),
      Q => \mmcm_lock_count_reg__0\(4),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(5),
      Q => \mmcm_lock_count_reg__0\(5),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(6),
      Q => \mmcm_lock_count_reg__0\(6),
      R => n_0_sync_mmcm_lock_reclocked
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_mmcm_lock_count[7]_i_2__2\,
      D => \p_0_in__6\(7),
      Q => \mmcm_lock_count_reg__0\(7),
      R => n_0_sync_mmcm_lock_reclocked
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_1_sync_mmcm_lock_reclocked,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\pll_reset_asserted_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F072"
    )
    port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => n_0_pll_reset_asserted_reg,
      I3 => tx_state(2),
      I4 => tx_state(3),
      O => \n_0_pll_reset_asserted_i_1__2\
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_pll_reset_asserted_i_1__2\,
      Q => n_0_pll_reset_asserted_reg,
      R => SOFT_RESET_IN
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_sync_QPLLLOCK,
      Q => n_0_reset_time_out_reg,
      R => SOFT_RESET_IN
    );
\run_phase_alignment_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0002"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => n_0_run_phase_alignment_int_reg,
      O => \n_0_run_phase_alignment_int_i_1__2\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_run_phase_alignment_int_i_1__2\,
      Q => n_0_run_phase_alignment_int_reg,
      R => SOFT_RESET_IN
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => data_out,
      Q => n_0_run_phase_alignment_int_s3_reg,
      R => '0'
    );
sync_QPLLLOCK: entity work.\XLAUI_XLAUI_sync_block__parameterized0\
    port map (
      E(0) => n_1_sync_QPLLLOCK,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      I1 => n_0_init_wait_done_reg,
      I2 => n_0_reset_time_out_reg,
      I3 => \n_0_FSM_sequential_tx_state[3]_i_4__2\,
      I4 => n_0_time_out_500us_reg,
      I5 => n_0_time_out_2ms_reg,
      I6 => n_0_time_tlock_max_reg,
      I7 => n_0_pll_reset_asserted_reg,
      O1 => n_0_sync_QPLLLOCK,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      \out\(3 downto 0) => tx_state(3 downto 0),
      txresetdone_s3 => txresetdone_s3,
      wait_time_done => wait_time_done
    );
sync_TXRESETDONE: entity work.\XLAUI_XLAUI_sync_block__parameterized0_6\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_out => txresetdone_s2,
      gt3_txresetdone_out => gt3_txresetdone_out
    );
sync_mmcm_lock_reclocked: entity work.\XLAUI_XLAUI_sync_block__parameterized0_7\
    port map (
      GT3_TX_MMCM_LOCK_IN => GT3_TX_MMCM_LOCK_IN,
      I1 => \n_0_mmcm_lock_count[7]_i_4__2\,
      O1 => n_1_sync_mmcm_lock_reclocked,
      Q(1 downto 0) => \mmcm_lock_count_reg__0\(7 downto 6),
      SR(0) => n_0_sync_mmcm_lock_reclocked,
      SYSCLK_IN => SYSCLK_IN,
      mmcm_lock_reclocked => mmcm_lock_reclocked
    );
sync_run_phase_alignment_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_8\
    port map (
      data_in => n_0_run_phase_alignment_int_reg,
      data_out => data_out,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
sync_time_out_wait_bypass: entity work.\XLAUI_XLAUI_sync_block__parameterized0_9\
    port map (
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_0_time_out_wait_bypass_reg,
      data_out => time_out_wait_bypass_s2
    );
sync_tx_fsm_reset_done_int: entity work.\XLAUI_XLAUI_sync_block__parameterized0_10\
    port map (
      GT3_TX_FSM_RESET_DONE_OUT => \^gt3_tx_fsm_reset_done_out\,
      data_out => tx_fsm_reset_done_int_s2,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
\time_out_2ms_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => n_0_time_out_2ms_reg,
      I1 => time_out_2ms,
      I2 => n_0_reset_time_out_reg,
      O => \n_0_time_out_2ms_i_1__2\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_2ms_i_1__2\,
      Q => n_0_time_out_2ms_reg,
      R => '0'
    );
\time_out_500us_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAAAA"
    )
    port map (
      I0 => n_0_time_out_500us_reg,
      I1 => \n_0_time_out_500us_i_2__6\,
      I2 => \n_0_time_out_500us_i_3__6\,
      I3 => \n_0_time_out_500us_i_4__2\,
      I4 => \n_0_time_tlock_max_i_3__0\,
      I5 => n_0_reset_time_out_reg,
      O => \n_0_time_out_500us_i_1__6\
    );
\time_out_500us_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(10),
      O => \n_0_time_out_500us_i_2__6\
    );
\time_out_500us_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_out_500us_i_3__6\
    );
\time_out_500us_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
    port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(1),
      O => \n_0_time_out_500us_i_4__2\
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_out_500us_i_1__6\,
      Q => n_0_time_out_500us_reg,
      R => '0'
    );
\time_out_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_2ms,
      O => \n_0_time_out_counter[0]_i_1__2\
    );
\time_out_counter[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => \n_0_time_out_counter[0]_i_8__6\,
      I1 => \n_0_time_out_counter[0]_i_9__2\,
      I2 => \n_0_time_tlock_max_i_3__0\,
      I3 => \n_0_time_out_500us_i_4__2\,
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(10),
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(3),
      O => \n_0_time_out_counter[0]_i_4__6\
    );
\time_out_counter[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(2),
      O => \n_0_time_out_counter[0]_i_5__2\
    );
\time_out_counter[0]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(1),
      O => \n_0_time_out_counter[0]_i_6__2\
    );
\time_out_counter[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => time_out_counter_reg(0),
      O => \n_0_time_out_counter[0]_i_7__2\
    );
\time_out_counter[0]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[0]_i_8__6\
    );
\time_out_counter[0]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[0]_i_9__2\
    );
\time_out_counter[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(15),
      O => \n_0_time_out_counter[12]_i_2__2\
    );
\time_out_counter[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(14),
      O => \n_0_time_out_counter[12]_i_3__2\
    );
\time_out_counter[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(13),
      O => \n_0_time_out_counter[12]_i_4__2\
    );
\time_out_counter[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(12),
      O => \n_0_time_out_counter[12]_i_5__2\
    );
\time_out_counter[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(18),
      O => \n_0_time_out_counter[16]_i_2__2\
    );
\time_out_counter[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(17),
      O => \n_0_time_out_counter[16]_i_3__2\
    );
\time_out_counter[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(16),
      O => \n_0_time_out_counter[16]_i_4__2\
    );
\time_out_counter[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(7),
      O => \n_0_time_out_counter[4]_i_2__2\
    );
\time_out_counter[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(6),
      O => \n_0_time_out_counter[4]_i_3__2\
    );
\time_out_counter[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(5),
      O => \n_0_time_out_counter[4]_i_4__2\
    );
\time_out_counter[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(4),
      O => \n_0_time_out_counter[4]_i_5__2\
    );
\time_out_counter[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(11),
      O => \n_0_time_out_counter[8]_i_2__2\
    );
\time_out_counter[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(10),
      O => \n_0_time_out_counter[8]_i_3__2\
    );
\time_out_counter[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(9),
      O => \n_0_time_out_counter[8]_i_4__2\
    );
\time_out_counter[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => time_out_counter_reg(8),
      O => \n_0_time_out_counter[8]_i_5__2\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_7_time_out_counter_reg[0]_i_2__2\,
      Q => time_out_counter_reg(0),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_time_out_counter_reg[0]_i_2__2\,
      CO(2) => \n_1_time_out_counter_reg[0]_i_2__2\,
      CO(1) => \n_2_time_out_counter_reg[0]_i_2__2\,
      CO(0) => \n_3_time_out_counter_reg[0]_i_2__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_time_out_counter_reg[0]_i_2__2\,
      O(2) => \n_5_time_out_counter_reg[0]_i_2__2\,
      O(1) => \n_6_time_out_counter_reg[0]_i_2__2\,
      O(0) => \n_7_time_out_counter_reg[0]_i_2__2\,
      S(3) => \n_0_time_out_counter[0]_i_4__6\,
      S(2) => \n_0_time_out_counter[0]_i_5__2\,
      S(1) => \n_0_time_out_counter[0]_i_6__2\,
      S(0) => \n_0_time_out_counter[0]_i_7__2\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_5_time_out_counter_reg[8]_i_1__2\,
      Q => time_out_counter_reg(10),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_4_time_out_counter_reg[8]_i_1__2\,
      Q => time_out_counter_reg(11),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_7_time_out_counter_reg[12]_i_1__2\,
      Q => time_out_counter_reg(12),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[8]_i_1__2\,
      CO(3) => \n_0_time_out_counter_reg[12]_i_1__2\,
      CO(2) => \n_1_time_out_counter_reg[12]_i_1__2\,
      CO(1) => \n_2_time_out_counter_reg[12]_i_1__2\,
      CO(0) => \n_3_time_out_counter_reg[12]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[12]_i_1__2\,
      O(2) => \n_5_time_out_counter_reg[12]_i_1__2\,
      O(1) => \n_6_time_out_counter_reg[12]_i_1__2\,
      O(0) => \n_7_time_out_counter_reg[12]_i_1__2\,
      S(3) => \n_0_time_out_counter[12]_i_2__2\,
      S(2) => \n_0_time_out_counter[12]_i_3__2\,
      S(1) => \n_0_time_out_counter[12]_i_4__2\,
      S(0) => \n_0_time_out_counter[12]_i_5__2\
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_6_time_out_counter_reg[12]_i_1__2\,
      Q => time_out_counter_reg(13),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_5_time_out_counter_reg[12]_i_1__2\,
      Q => time_out_counter_reg(14),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_4_time_out_counter_reg[12]_i_1__2\,
      Q => time_out_counter_reg(15),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_7_time_out_counter_reg[16]_i_1__2\,
      Q => time_out_counter_reg(16),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[12]_i_1__2\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \n_2_time_out_counter_reg[16]_i_1__2\,
      CO(0) => \n_3_time_out_counter_reg[16]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \NLW_time_out_counter_reg[16]_i_1__2_O_UNCONNECTED\(3),
      O(2) => \n_5_time_out_counter_reg[16]_i_1__2\,
      O(1) => \n_6_time_out_counter_reg[16]_i_1__2\,
      O(0) => \n_7_time_out_counter_reg[16]_i_1__2\,
      S(3) => '0',
      S(2) => \n_0_time_out_counter[16]_i_2__2\,
      S(1) => \n_0_time_out_counter[16]_i_3__2\,
      S(0) => \n_0_time_out_counter[16]_i_4__2\
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_6_time_out_counter_reg[16]_i_1__2\,
      Q => time_out_counter_reg(17),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_5_time_out_counter_reg[16]_i_1__2\,
      Q => time_out_counter_reg(18),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_6_time_out_counter_reg[0]_i_2__2\,
      Q => time_out_counter_reg(1),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_5_time_out_counter_reg[0]_i_2__2\,
      Q => time_out_counter_reg(2),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_4_time_out_counter_reg[0]_i_2__2\,
      Q => time_out_counter_reg(3),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_7_time_out_counter_reg[4]_i_1__2\,
      Q => time_out_counter_reg(4),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[0]_i_2__2\,
      CO(3) => \n_0_time_out_counter_reg[4]_i_1__2\,
      CO(2) => \n_1_time_out_counter_reg[4]_i_1__2\,
      CO(1) => \n_2_time_out_counter_reg[4]_i_1__2\,
      CO(0) => \n_3_time_out_counter_reg[4]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[4]_i_1__2\,
      O(2) => \n_5_time_out_counter_reg[4]_i_1__2\,
      O(1) => \n_6_time_out_counter_reg[4]_i_1__2\,
      O(0) => \n_7_time_out_counter_reg[4]_i_1__2\,
      S(3) => \n_0_time_out_counter[4]_i_2__2\,
      S(2) => \n_0_time_out_counter[4]_i_3__2\,
      S(1) => \n_0_time_out_counter[4]_i_4__2\,
      S(0) => \n_0_time_out_counter[4]_i_5__2\
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_6_time_out_counter_reg[4]_i_1__2\,
      Q => time_out_counter_reg(5),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_5_time_out_counter_reg[4]_i_1__2\,
      Q => time_out_counter_reg(6),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_4_time_out_counter_reg[4]_i_1__2\,
      Q => time_out_counter_reg(7),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_7_time_out_counter_reg[8]_i_1__2\,
      Q => time_out_counter_reg(8),
      R => n_0_reset_time_out_reg
    );
\time_out_counter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_time_out_counter_reg[4]_i_1__2\,
      CO(3) => \n_0_time_out_counter_reg[8]_i_1__2\,
      CO(2) => \n_1_time_out_counter_reg[8]_i_1__2\,
      CO(1) => \n_2_time_out_counter_reg[8]_i_1__2\,
      CO(0) => \n_3_time_out_counter_reg[8]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_time_out_counter_reg[8]_i_1__2\,
      O(2) => \n_5_time_out_counter_reg[8]_i_1__2\,
      O(1) => \n_6_time_out_counter_reg[8]_i_1__2\,
      O(0) => \n_7_time_out_counter_reg[8]_i_1__2\,
      S(3) => \n_0_time_out_counter[8]_i_2__2\,
      S(2) => \n_0_time_out_counter[8]_i_3__2\,
      S(1) => \n_0_time_out_counter[8]_i_4__2\,
      S(0) => \n_0_time_out_counter[8]_i_5__2\
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => \n_0_time_out_counter[0]_i_1__2\,
      D => \n_6_time_out_counter_reg[8]_i_1__2\,
      Q => time_out_counter_reg(9),
      R => n_0_reset_time_out_reg
    );
\time_out_wait_bypass_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF0100000000"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__2\,
      I1 => \n_0_wait_bypass_count[0]_i_5__2\,
      I2 => \n_0_wait_bypass_count[0]_i_6__2\,
      I3 => n_0_time_out_wait_bypass_reg,
      I4 => n_0_tx_fsm_reset_done_int_s3_reg,
      I5 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_time_out_wait_bypass_i_1__2\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => \n_0_time_out_wait_bypass_i_1__2\,
      Q => n_0_time_out_wait_bypass_reg,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
\time_tlock_max_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
    port map (
      I0 => n_0_time_tlock_max_reg,
      I1 => n_0_time_tlock_max_i_2,
      I2 => \n_0_time_tlock_max_i_3__0\,
      I3 => \n_0_time_tlock_max_i_4__6\,
      I4 => \n_0_time_tlock_max_i_5__3\,
      I5 => n_0_reset_time_out_reg,
      O => \n_0_time_tlock_max_i_1__2\
    );
time_tlock_max_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
    port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(8),
      O => n_0_time_tlock_max_i_2
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(13),
      O => \n_0_time_tlock_max_i_3__0\
    );
\time_tlock_max_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(18),
      O => \n_0_time_tlock_max_i_4__6\
    );
\time_tlock_max_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(0),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(2),
      O => \n_0_time_tlock_max_i_5__3\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_time_tlock_max_i_1__2\,
      Q => n_0_time_tlock_max_reg,
      R => '0'
    );
\tx_fsm_reset_done_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
    port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(0),
      I4 => \^gt3_tx_fsm_reset_done_out\,
      O => \n_0_tx_fsm_reset_done_int_i_1__2\
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_tx_fsm_reset_done_int_i_1__2\,
      Q => \^gt3_tx_fsm_reset_done_out\,
      R => SOFT_RESET_IN
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => gt3_txusrclk_in,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => n_0_tx_fsm_reset_done_int_s3_reg,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_10__2\
    );
\wait_bypass_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => n_0_run_phase_alignment_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
    port map (
      I0 => \n_0_wait_bypass_count[0]_i_4__2\,
      I1 => \n_0_wait_bypass_count[0]_i_5__2\,
      I2 => \n_0_wait_bypass_count[0]_i_6__2\,
      I3 => n_0_tx_fsm_reset_done_int_s3_reg,
      O => \n_0_wait_bypass_count[0]_i_2__2\
    );
\wait_bypass_count[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(2),
      I3 => wait_bypass_count_reg(16),
      I4 => wait_bypass_count_reg(0),
      O => \n_0_wait_bypass_count[0]_i_4__2\
    );
\wait_bypass_count[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      I1 => wait_bypass_count_reg(9),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      I4 => wait_bypass_count_reg(11),
      I5 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[0]_i_5__2\
    );
\wait_bypass_count[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(5),
      I5 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[0]_i_6__2\
    );
\wait_bypass_count[0]_i_7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(3),
      O => \n_0_wait_bypass_count[0]_i_7__2\
    );
\wait_bypass_count[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(2),
      O => \n_0_wait_bypass_count[0]_i_8__2\
    );
\wait_bypass_count[0]_i_9__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(1),
      O => \n_0_wait_bypass_count[0]_i_9__6\
    );
\wait_bypass_count[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(15),
      O => \n_0_wait_bypass_count[12]_i_2__2\
    );
\wait_bypass_count[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(14),
      O => \n_0_wait_bypass_count[12]_i_3__2\
    );
\wait_bypass_count[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(13),
      O => \n_0_wait_bypass_count[12]_i_4__2\
    );
\wait_bypass_count[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(12),
      O => \n_0_wait_bypass_count[12]_i_5__2\
    );
\wait_bypass_count[16]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(16),
      O => \n_0_wait_bypass_count[16]_i_2__2\
    );
\wait_bypass_count[4]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(7),
      O => \n_0_wait_bypass_count[4]_i_2__2\
    );
\wait_bypass_count[4]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(6),
      O => \n_0_wait_bypass_count[4]_i_3__2\
    );
\wait_bypass_count[4]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(5),
      O => \n_0_wait_bypass_count[4]_i_4__2\
    );
\wait_bypass_count[4]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(4),
      O => \n_0_wait_bypass_count[4]_i_5__2\
    );
\wait_bypass_count[8]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(11),
      O => \n_0_wait_bypass_count[8]_i_2__2\
    );
\wait_bypass_count[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(10),
      O => \n_0_wait_bypass_count[8]_i_3__2\
    );
\wait_bypass_count[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(9),
      O => \n_0_wait_bypass_count[8]_i_4__2\
    );
\wait_bypass_count[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => wait_bypass_count_reg(8),
      O => \n_0_wait_bypass_count[8]_i_5__2\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_7_wait_bypass_count_reg[0]_i_3__2\,
      Q => wait_bypass_count_reg(0),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
    port map (
      CI => '0',
      CO(3) => \n_0_wait_bypass_count_reg[0]_i_3__2\,
      CO(2) => \n_1_wait_bypass_count_reg[0]_i_3__2\,
      CO(1) => \n_2_wait_bypass_count_reg[0]_i_3__2\,
      CO(0) => \n_3_wait_bypass_count_reg[0]_i_3__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => \n_4_wait_bypass_count_reg[0]_i_3__2\,
      O(2) => \n_5_wait_bypass_count_reg[0]_i_3__2\,
      O(1) => \n_6_wait_bypass_count_reg[0]_i_3__2\,
      O(0) => \n_7_wait_bypass_count_reg[0]_i_3__2\,
      S(3) => \n_0_wait_bypass_count[0]_i_7__2\,
      S(2) => \n_0_wait_bypass_count[0]_i_8__2\,
      S(1) => \n_0_wait_bypass_count[0]_i_9__6\,
      S(0) => \n_0_wait_bypass_count[0]_i_10__2\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_5_wait_bypass_count_reg[8]_i_1__2\,
      Q => wait_bypass_count_reg(10),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_4_wait_bypass_count_reg[8]_i_1__2\,
      Q => wait_bypass_count_reg(11),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_7_wait_bypass_count_reg[12]_i_1__2\,
      Q => wait_bypass_count_reg(12),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[8]_i_1__2\,
      CO(3) => \n_0_wait_bypass_count_reg[12]_i_1__2\,
      CO(2) => \n_1_wait_bypass_count_reg[12]_i_1__2\,
      CO(1) => \n_2_wait_bypass_count_reg[12]_i_1__2\,
      CO(0) => \n_3_wait_bypass_count_reg[12]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[12]_i_1__2\,
      O(2) => \n_5_wait_bypass_count_reg[12]_i_1__2\,
      O(1) => \n_6_wait_bypass_count_reg[12]_i_1__2\,
      O(0) => \n_7_wait_bypass_count_reg[12]_i_1__2\,
      S(3) => \n_0_wait_bypass_count[12]_i_2__2\,
      S(2) => \n_0_wait_bypass_count[12]_i_3__2\,
      S(1) => \n_0_wait_bypass_count[12]_i_4__2\,
      S(0) => \n_0_wait_bypass_count[12]_i_5__2\
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_6_wait_bypass_count_reg[12]_i_1__2\,
      Q => wait_bypass_count_reg(13),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_5_wait_bypass_count_reg[12]_i_1__2\,
      Q => wait_bypass_count_reg(14),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_4_wait_bypass_count_reg[12]_i_1__2\,
      Q => wait_bypass_count_reg(15),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_7_wait_bypass_count_reg[16]_i_1__2\,
      Q => wait_bypass_count_reg(16),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[12]_i_1__2\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \n_7_wait_bypass_count_reg[16]_i_1__2\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \n_0_wait_bypass_count[16]_i_2__2\
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_6_wait_bypass_count_reg[0]_i_3__2\,
      Q => wait_bypass_count_reg(1),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_5_wait_bypass_count_reg[0]_i_3__2\,
      Q => wait_bypass_count_reg(2),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_4_wait_bypass_count_reg[0]_i_3__2\,
      Q => wait_bypass_count_reg(3),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_7_wait_bypass_count_reg[4]_i_1__2\,
      Q => wait_bypass_count_reg(4),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[0]_i_3__2\,
      CO(3) => \n_0_wait_bypass_count_reg[4]_i_1__2\,
      CO(2) => \n_1_wait_bypass_count_reg[4]_i_1__2\,
      CO(1) => \n_2_wait_bypass_count_reg[4]_i_1__2\,
      CO(0) => \n_3_wait_bypass_count_reg[4]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[4]_i_1__2\,
      O(2) => \n_5_wait_bypass_count_reg[4]_i_1__2\,
      O(1) => \n_6_wait_bypass_count_reg[4]_i_1__2\,
      O(0) => \n_7_wait_bypass_count_reg[4]_i_1__2\,
      S(3) => \n_0_wait_bypass_count[4]_i_2__2\,
      S(2) => \n_0_wait_bypass_count[4]_i_3__2\,
      S(1) => \n_0_wait_bypass_count[4]_i_4__2\,
      S(0) => \n_0_wait_bypass_count[4]_i_5__2\
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_6_wait_bypass_count_reg[4]_i_1__2\,
      Q => wait_bypass_count_reg(5),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_5_wait_bypass_count_reg[4]_i_1__2\,
      Q => wait_bypass_count_reg(6),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_4_wait_bypass_count_reg[4]_i_1__2\,
      Q => wait_bypass_count_reg(7),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_7_wait_bypass_count_reg[8]_i_1__2\,
      Q => wait_bypass_count_reg(8),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_bypass_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_wait_bypass_count_reg[4]_i_1__2\,
      CO(3) => \n_0_wait_bypass_count_reg[8]_i_1__2\,
      CO(2) => \n_1_wait_bypass_count_reg[8]_i_1__2\,
      CO(1) => \n_2_wait_bypass_count_reg[8]_i_1__2\,
      CO(0) => \n_3_wait_bypass_count_reg[8]_i_1__2\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => \n_4_wait_bypass_count_reg[8]_i_1__2\,
      O(2) => \n_5_wait_bypass_count_reg[8]_i_1__2\,
      O(1) => \n_6_wait_bypass_count_reg[8]_i_1__2\,
      O(0) => \n_7_wait_bypass_count_reg[8]_i_1__2\,
      S(3) => \n_0_wait_bypass_count[8]_i_2__2\,
      S(2) => \n_0_wait_bypass_count[8]_i_3__2\,
      S(1) => \n_0_wait_bypass_count[8]_i_4__2\,
      S(0) => \n_0_wait_bypass_count[8]_i_5__2\
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    port map (
      C => gt3_txusrclk_in,
      CE => \n_0_wait_bypass_count[0]_i_2__2\,
      D => \n_6_wait_bypass_count_reg[8]_i_1__2\,
      Q => wait_bypass_count_reg(9),
      R => \n_0_wait_bypass_count[0]_i_1__2\
    );
\wait_time_cnt[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__2\(0)
    );
\wait_time_cnt[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(0),
      I1 => \wait_time_cnt_reg__0\(1),
      O => \n_0_wait_time_cnt[1]_i_1__2\
    );
\wait_time_cnt[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(2),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      O => \wait_time_cnt0__2\(2)
    );
\wait_time_cnt[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(3),
      I1 => \wait_time_cnt_reg__0\(2),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(1),
      O => \wait_time_cnt0__2\(3)
    );
\wait_time_cnt[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(4),
      I1 => \wait_time_cnt_reg__0\(1),
      I2 => \wait_time_cnt_reg__0\(0),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      O => \n_0_wait_time_cnt[4]_i_1__2\
    );
\wait_time_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(5),
      I1 => \wait_time_cnt_reg__0\(3),
      I2 => \wait_time_cnt_reg__0\(2),
      I3 => \wait_time_cnt_reg__0\(0),
      I4 => \wait_time_cnt_reg__0\(1),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__2\(5)
    );
\wait_time_cnt[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
    port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      O => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \wait_time_cnt_reg__0\(4),
      I2 => \wait_time_cnt_reg__0\(5),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(3),
      I5 => \n_0_wait_time_cnt[6]_i_4__2\,
      O => \n_0_wait_time_cnt[6]_i_2__2\
    );
\wait_time_cnt[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(6),
      I1 => \n_0_wait_time_cnt[6]_i_4__2\,
      I2 => \wait_time_cnt_reg__0\(3),
      I3 => \wait_time_cnt_reg__0\(2),
      I4 => \wait_time_cnt_reg__0\(5),
      I5 => \wait_time_cnt_reg__0\(4),
      O => \wait_time_cnt0__2\(6)
    );
\wait_time_cnt[6]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \wait_time_cnt_reg__0\(1),
      I1 => \wait_time_cnt_reg__0\(0),
      O => \n_0_wait_time_cnt[6]_i_4__2\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \wait_time_cnt0__2\(0),
      Q => \wait_time_cnt_reg__0\(0),
      R => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \n_0_wait_time_cnt[1]_i_1__2\,
      Q => \wait_time_cnt_reg__0\(1),
      R => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \wait_time_cnt0__2\(2),
      Q => \wait_time_cnt_reg__0\(2),
      S => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \wait_time_cnt0__2\(3),
      Q => \wait_time_cnt_reg__0\(3),
      R => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \n_0_wait_time_cnt[4]_i_1__2\,
      Q => \wait_time_cnt_reg__0\(4),
      R => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \wait_time_cnt0__2\(5),
      Q => \wait_time_cnt_reg__0\(5),
      S => \n_0_wait_time_cnt[6]_i_1__2\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
    port map (
      C => SYSCLK_IN,
      CE => \n_0_wait_time_cnt[6]_i_2__2\,
      D => \wait_time_cnt0__2\(6),
      Q => \wait_time_cnt_reg__0\(6),
      S => \n_0_wait_time_cnt[6]_i_1__2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_multi_gt__parameterized0\ is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gthtxn_out : out STD_LOGIC;
    gt0_gthtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    GT0_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxdatavalid_out : out STD_LOGIC;
    gt0_rxheadervalid_out : out STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gthtxn_out : out STD_LOGIC;
    gt1_gthtxp_out : out STD_LOGIC;
    gt1_rxoutclk_out : out STD_LOGIC;
    GT1_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxdatavalid_out : out STD_LOGIC;
    gt1_rxheadervalid_out : out STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drprdy_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_gthtxn_out : out STD_LOGIC;
    gt2_gthtxp_out : out STD_LOGIC;
    gt2_rxoutclk_out : out STD_LOGIC;
    GT2_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxdatavalid_out : out STD_LOGIC;
    gt2_rxheadervalid_out : out STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drprdy_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_gthtxn_out : out STD_LOGIC;
    gt3_gthtxp_out : out STD_LOGIC;
    gt3_rxoutclk_out : out STD_LOGIC;
    GT3_RXPMARESETDONE_OUT : out STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxdatavalid_out : out STD_LOGIC;
    gt3_rxheadervalid_out : out STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_gthrxn_in : in STD_LOGIC;
    gt0_gthrxp_in : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxgearboxslip_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_gthrxn_in : in STD_LOGIC;
    gt1_gthrxp_in : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxgearboxslip_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_gthrxn_in : in STD_LOGIC;
    gt2_gthrxp_in : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxgearboxslip_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_txelecidle_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpen_in : in STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_gthrxn_in : in STD_LOGIC;
    gt3_gthrxp_in : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxgearboxslip_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_multi_gt__parameterized0\ : entity is "XLAUI_multi_gt";
end \XLAUI_XLAUI_multi_gt__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_multi_gt__parameterized0\ is
begin
gt0_XLAUI_i: entity work.\XLAUI_XLAUI_GT__parameterized0\
    port map (
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT0_RXPMARESETDONE_OUT => GT0_RXPMARESETDONE_OUT,
      SR(0) => SR(0),
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gthrxn_in => gt0_gthrxn_in,
      gt0_gthrxp_in => gt0_gthrxp_in,
      gt0_gthtxn_out => gt0_gthtxn_out,
      gt0_gthtxp_out => gt0_gthtxp_out,
      gt0_gttxreset_in => gt0_gttxreset_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxdata_out(63 downto 0) => gt0_rxdata_out(63 downto 0),
      gt0_rxdatavalid_out => gt0_rxdatavalid_out,
      gt0_rxgearboxslip_in => gt0_rxgearboxslip_in,
      gt0_rxheader_out(1 downto 0) => gt0_rxheader_out(1 downto 0),
      gt0_rxheadervalid_out => gt0_rxheadervalid_out,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxuserrdy_in => gt0_rxuserrdy_in,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdata_in(63 downto 0) => gt0_txdata_in(63 downto 0),
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txheader_in(1 downto 0) => gt0_txheader_in(1 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txsequence_in(6 downto 0) => gt0_txsequence_in(6 downto 0),
      gt0_txuserrdy_in => gt0_txuserrdy_in,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
gt1_XLAUI_i: entity work.\XLAUI_XLAUI_GT__parameterized0_65\
    port map (
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT1_RXPMARESETDONE_OUT => GT1_RXPMARESETDONE_OUT,
      I1(0) => I1(0),
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gthrxn_in => gt1_gthrxn_in,
      gt1_gthrxp_in => gt1_gthrxp_in,
      gt1_gthtxn_out => gt1_gthtxn_out,
      gt1_gthtxp_out => gt1_gthtxp_out,
      gt1_gttxreset_in => gt1_gttxreset_in,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxdata_out(63 downto 0) => gt1_rxdata_out(63 downto 0),
      gt1_rxdatavalid_out => gt1_rxdatavalid_out,
      gt1_rxgearboxslip_in => gt1_rxgearboxslip_in,
      gt1_rxheader_out(1 downto 0) => gt1_rxheader_out(1 downto 0),
      gt1_rxheadervalid_out => gt1_rxheadervalid_out,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxuserrdy_in => gt1_rxuserrdy_in,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txbufstatus_out(1 downto 0) => gt1_txbufstatus_out(1 downto 0),
      gt1_txdata_in(63 downto 0) => gt1_txdata_in(63 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txheader_in(1 downto 0) => gt1_txheader_in(1 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txsequence_in(6 downto 0) => gt1_txsequence_in(6 downto 0),
      gt1_txuserrdy_in => gt1_txuserrdy_in,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
gt2_XLAUI_i: entity work.\XLAUI_XLAUI_GT__parameterized0_66\
    port map (
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT2_RXPMARESETDONE_OUT => GT2_RXPMARESETDONE_OUT,
      I2(0) => I2(0),
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gthrxn_in => gt2_gthrxn_in,
      gt2_gthrxp_in => gt2_gthrxp_in,
      gt2_gthtxn_out => gt2_gthtxn_out,
      gt2_gthtxp_out => gt2_gthtxp_out,
      gt2_gttxreset_in => gt2_gttxreset_in,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxbufreset_in => gt2_rxbufreset_in,
      gt2_rxbufstatus_out(2 downto 0) => gt2_rxbufstatus_out(2 downto 0),
      gt2_rxdata_out(63 downto 0) => gt2_rxdata_out(63 downto 0),
      gt2_rxdatavalid_out => gt2_rxdatavalid_out,
      gt2_rxgearboxslip_in => gt2_rxgearboxslip_in,
      gt2_rxheader_out(1 downto 0) => gt2_rxheader_out(1 downto 0),
      gt2_rxheadervalid_out => gt2_rxheadervalid_out,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_rxuserrdy_in => gt2_rxuserrdy_in,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_txbufstatus_out(1 downto 0) => gt2_txbufstatus_out(1 downto 0),
      gt2_txdata_in(63 downto 0) => gt2_txdata_in(63 downto 0),
      gt2_txelecidle_in => gt2_txelecidle_in,
      gt2_txheader_in(1 downto 0) => gt2_txheader_in(1 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt2_txsequence_in(6 downto 0) => gt2_txsequence_in(6 downto 0),
      gt2_txuserrdy_in => gt2_txuserrdy_in,
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in
    );
gt3_XLAUI_i: entity work.\XLAUI_XLAUI_GT__parameterized0_67\
    port map (
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT3_RXPMARESETDONE_OUT => GT3_RXPMARESETDONE_OUT,
      I3(0) => I3(0),
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gthrxn_in => gt3_gthrxn_in,
      gt3_gthrxp_in => gt3_gthrxp_in,
      gt3_gthtxn_out => gt3_gthtxn_out,
      gt3_gthtxp_out => gt3_gthtxp_out,
      gt3_gttxreset_in => gt3_gttxreset_in,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxbufreset_in => gt3_rxbufreset_in,
      gt3_rxbufstatus_out(2 downto 0) => gt3_rxbufstatus_out(2 downto 0),
      gt3_rxdata_out(63 downto 0) => gt3_rxdata_out(63 downto 0),
      gt3_rxdatavalid_out => gt3_rxdatavalid_out,
      gt3_rxgearboxslip_in => gt3_rxgearboxslip_in,
      gt3_rxheader_out(1 downto 0) => gt3_rxheader_out(1 downto 0),
      gt3_rxheadervalid_out => gt3_rxheadervalid_out,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_rxuserrdy_in => gt3_rxuserrdy_in,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_txbufstatus_out(1 downto 0) => gt3_txbufstatus_out(1 downto 0),
      gt3_txdata_in(63 downto 0) => gt3_txdata_in(63 downto 0),
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txheader_in(1 downto 0) => gt3_txheader_in(1 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt3_txsequence_in(6 downto 0) => gt3_txsequence_in(6 downto 0),
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \XLAUI_XLAUI_init__parameterized0\ is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_gthtxn_out : out STD_LOGIC;
    gt0_gthtxp_out : out STD_LOGIC;
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxdatavalid_out : out STD_LOGIC;
    gt0_rxheadervalid_out : out STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drprdy_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_gthtxn_out : out STD_LOGIC;
    gt1_gthtxp_out : out STD_LOGIC;
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxdatavalid_out : out STD_LOGIC;
    gt1_rxheadervalid_out : out STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drprdy_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_gthtxn_out : out STD_LOGIC;
    gt2_gthtxp_out : out STD_LOGIC;
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxdatavalid_out : out STD_LOGIC;
    gt2_rxheadervalid_out : out STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drprdy_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_gthtxn_out : out STD_LOGIC;
    gt3_gthtxp_out : out STD_LOGIC;
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxdatavalid_out : out STD_LOGIC;
    gt3_rxheadervalid_out : out STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    GT0_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT1_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT2_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT3_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT1_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT2_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT3_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT0_QPLLRESET_OUT : out STD_LOGIC;
    GT1_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT0_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT1_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_RX_MMCM_RESET_OUT : out STD_LOGIC;
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_gthrxn_in : in STD_LOGIC;
    gt0_gthrxp_in : in STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxgearboxslip_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_gthrxn_in : in STD_LOGIC;
    gt1_gthrxp_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxgearboxslip_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_gthrxn_in : in STD_LOGIC;
    gt2_gthrxp_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxgearboxslip_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_txelecidle_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpen_in : in STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_gthrxn_in : in STD_LOGIC;
    gt3_gthrxp_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxgearboxslip_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SYSCLK_IN : in STD_LOGIC;
    GT0_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    GT1_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT2_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT3_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_DATA_VALID_IN : in STD_LOGIC;
    GT1_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT1_DATA_VALID_IN : in STD_LOGIC;
    GT2_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT2_DATA_VALID_IN : in STD_LOGIC;
    GT3_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT3_DATA_VALID_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \XLAUI_XLAUI_init__parameterized0\ : entity is "XLAUI_init";
end \XLAUI_XLAUI_init__parameterized0\;

architecture STRUCTURE of \XLAUI_XLAUI_init__parameterized0\ is
  signal GTRXRESET : STD_LOGIC;
  signal GTTXRESET : STD_LOGIC;
  signal RXOUTCLK : STD_LOGIC;
  signal RXPMARESETDONE : STD_LOGIC;
  signal RXUSERRDY : STD_LOGIC;
  signal TXUSERRDY : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt0_rx_cdrlocked : STD_LOGIC;
  signal \^gt0_rxoutclk_out\ : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal gt1_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt1_rx_cdrlock_counter_1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt1_rx_cdrlocked : STD_LOGIC;
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal \^gt1_txresetdone_out\ : STD_LOGIC;
  signal gt2_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt2_rx_cdrlock_counter_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt2_rx_cdrlocked : STD_LOGIC;
  signal \^gt2_rxresetdone_out\ : STD_LOGIC;
  signal \^gt2_txresetdone_out\ : STD_LOGIC;
  signal gt3_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt3_rx_cdrlock_counter_3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gt3_rx_cdrlocked : STD_LOGIC;
  signal \^gt3_rxresetdone_out\ : STD_LOGIC;
  signal \^gt3_txresetdone_out\ : STD_LOGIC;
  signal \n_0_gt0_rx_cdrlock_counter[1]_i_3\ : STD_LOGIC;
  signal \n_0_gt0_rx_cdrlock_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_gt0_rx_cdrlock_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_gt0_rx_cdrlock_counter[9]_i_2\ : STD_LOGIC;
  signal n_0_gt0_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_gt0_rx_cdrlocked_reg : STD_LOGIC;
  signal \n_0_gt1_rx_cdrlock_counter[1]_i_3\ : STD_LOGIC;
  signal \n_0_gt1_rx_cdrlock_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_gt1_rx_cdrlock_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_gt1_rx_cdrlock_counter[9]_i_2\ : STD_LOGIC;
  signal n_0_gt1_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_gt1_rx_cdrlocked_reg : STD_LOGIC;
  signal n_0_gt1_rxresetfsm_i : STD_LOGIC;
  signal n_0_gt1_txresetfsm_i : STD_LOGIC;
  signal \n_0_gt2_rx_cdrlock_counter[1]_i_3\ : STD_LOGIC;
  signal \n_0_gt2_rx_cdrlock_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_gt2_rx_cdrlock_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_gt2_rx_cdrlock_counter[9]_i_2\ : STD_LOGIC;
  signal n_0_gt2_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_gt2_rx_cdrlocked_reg : STD_LOGIC;
  signal n_0_gt2_rxresetfsm_i : STD_LOGIC;
  signal n_0_gt2_txresetfsm_i : STD_LOGIC;
  signal \n_0_gt3_rx_cdrlock_counter[1]_i_3\ : STD_LOGIC;
  signal \n_0_gt3_rx_cdrlock_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_gt3_rx_cdrlock_counter[8]_i_2\ : STD_LOGIC;
  signal \n_0_gt3_rx_cdrlock_counter[9]_i_2\ : STD_LOGIC;
  signal n_0_gt3_rx_cdrlocked_i_1 : STD_LOGIC;
  signal n_0_gt3_rx_cdrlocked_reg : STD_LOGIC;
  signal n_0_gt3_rxresetfsm_i : STD_LOGIC;
  signal n_0_gt3_txresetfsm_i : STD_LOGIC;
  signal n_128_XLAUI_i : STD_LOGIC;
  signal n_251_XLAUI_i : STD_LOGIC;
  signal n_374_XLAUI_i : STD_LOGIC;
  signal n_3_gt1_rxresetfsm_i : STD_LOGIC;
  signal n_3_gt1_txresetfsm_i : STD_LOGIC;
  signal n_3_gt2_rxresetfsm_i : STD_LOGIC;
  signal n_3_gt2_txresetfsm_i : STD_LOGIC;
  signal n_3_gt3_rxresetfsm_i : STD_LOGIC;
  signal n_3_gt3_txresetfsm_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[8]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gt1_rx_cdrlock_counter[8]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gt2_rx_cdrlock_counter[8]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gt3_rx_cdrlock_counter[8]_i_2\ : label is "soft_lutpair103";
  attribute box_type : string;
  attribute box_type of rxout0_i : label is "PRIMITIVE";
begin
  gt0_rxoutclk_out <= \^gt0_rxoutclk_out\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txresetdone_out <= \^gt1_txresetdone_out\;
  gt2_rxresetdone_out <= \^gt2_rxresetdone_out\;
  gt2_txresetdone_out <= \^gt2_txresetdone_out\;
  gt3_rxresetdone_out <= \^gt3_rxresetdone_out\;
  gt3_txresetdone_out <= \^gt3_txresetdone_out\;
XLAUI_i: entity work.\XLAUI_XLAUI_multi_gt__parameterized0\
    port map (
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT0_RXPMARESETDONE_OUT => RXPMARESETDONE,
      GT1_RXPMARESETDONE_OUT => n_128_XLAUI_i,
      GT2_RXPMARESETDONE_OUT => n_251_XLAUI_i,
      GT3_RXPMARESETDONE_OUT => n_374_XLAUI_i,
      I1(0) => n_0_gt1_rxresetfsm_i,
      I2(0) => n_0_gt2_rxresetfsm_i,
      I3(0) => n_0_gt3_rxresetfsm_i,
      SR(0) => GTRXRESET,
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gthrxn_in => gt0_gthrxn_in,
      gt0_gthrxp_in => gt0_gthrxp_in,
      gt0_gthtxn_out => gt0_gthtxn_out,
      gt0_gthtxp_out => gt0_gthtxp_out,
      gt0_gttxreset_in => GTTXRESET,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxdata_out(63 downto 0) => gt0_rxdata_out(63 downto 0),
      gt0_rxdatavalid_out => gt0_rxdatavalid_out,
      gt0_rxgearboxslip_in => gt0_rxgearboxslip_in,
      gt0_rxheader_out(1 downto 0) => gt0_rxheader_out(1 downto 0),
      gt0_rxheadervalid_out => gt0_rxheadervalid_out,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => \^gt0_rxoutclk_out\,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxuserrdy_in => RXUSERRDY,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdata_in(63 downto 0) => gt0_txdata_in(63 downto 0),
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txheader_in(1 downto 0) => gt0_txheader_in(1 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txsequence_in(6 downto 0) => gt0_txsequence_in(6 downto 0),
      gt0_txuserrdy_in => TXUSERRDY,
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gthrxn_in => gt1_gthrxn_in,
      gt1_gthrxp_in => gt1_gthrxp_in,
      gt1_gthtxn_out => gt1_gthtxn_out,
      gt1_gthtxp_out => gt1_gthtxp_out,
      gt1_gttxreset_in => n_0_gt1_txresetfsm_i,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxdata_out(63 downto 0) => gt1_rxdata_out(63 downto 0),
      gt1_rxdatavalid_out => gt1_rxdatavalid_out,
      gt1_rxgearboxslip_in => gt1_rxgearboxslip_in,
      gt1_rxheader_out(1 downto 0) => gt1_rxheader_out(1 downto 0),
      gt1_rxheadervalid_out => gt1_rxheadervalid_out,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxuserrdy_in => n_3_gt1_rxresetfsm_i,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txbufstatus_out(1 downto 0) => gt1_txbufstatus_out(1 downto 0),
      gt1_txdata_in(63 downto 0) => gt1_txdata_in(63 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txheader_in(1 downto 0) => gt1_txheader_in(1 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txsequence_in(6 downto 0) => gt1_txsequence_in(6 downto 0),
      gt1_txuserrdy_in => n_3_gt1_txresetfsm_i,
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gthrxn_in => gt2_gthrxn_in,
      gt2_gthrxp_in => gt2_gthrxp_in,
      gt2_gthtxn_out => gt2_gthtxn_out,
      gt2_gthtxp_out => gt2_gthtxp_out,
      gt2_gttxreset_in => n_0_gt2_txresetfsm_i,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxbufreset_in => gt2_rxbufreset_in,
      gt2_rxbufstatus_out(2 downto 0) => gt2_rxbufstatus_out(2 downto 0),
      gt2_rxdata_out(63 downto 0) => gt2_rxdata_out(63 downto 0),
      gt2_rxdatavalid_out => gt2_rxdatavalid_out,
      gt2_rxgearboxslip_in => gt2_rxgearboxslip_in,
      gt2_rxheader_out(1 downto 0) => gt2_rxheader_out(1 downto 0),
      gt2_rxheadervalid_out => gt2_rxheadervalid_out,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_rxuserrdy_in => n_3_gt2_rxresetfsm_i,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_txbufstatus_out(1 downto 0) => gt2_txbufstatus_out(1 downto 0),
      gt2_txdata_in(63 downto 0) => gt2_txdata_in(63 downto 0),
      gt2_txelecidle_in => gt2_txelecidle_in,
      gt2_txheader_in(1 downto 0) => gt2_txheader_in(1 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt2_txsequence_in(6 downto 0) => gt2_txsequence_in(6 downto 0),
      gt2_txuserrdy_in => n_3_gt2_txresetfsm_i,
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in,
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gthrxn_in => gt3_gthrxn_in,
      gt3_gthrxp_in => gt3_gthrxp_in,
      gt3_gthtxn_out => gt3_gthtxn_out,
      gt3_gthtxp_out => gt3_gthtxp_out,
      gt3_gttxreset_in => n_0_gt3_txresetfsm_i,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxbufreset_in => gt3_rxbufreset_in,
      gt3_rxbufstatus_out(2 downto 0) => gt3_rxbufstatus_out(2 downto 0),
      gt3_rxdata_out(63 downto 0) => gt3_rxdata_out(63 downto 0),
      gt3_rxdatavalid_out => gt3_rxdatavalid_out,
      gt3_rxgearboxslip_in => gt3_rxgearboxslip_in,
      gt3_rxheader_out(1 downto 0) => gt3_rxheader_out(1 downto 0),
      gt3_rxheadervalid_out => gt3_rxheadervalid_out,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      gt3_rxuserrdy_in => n_3_gt3_rxresetfsm_i,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_txbufstatus_out(1 downto 0) => gt3_txbufstatus_out(1 downto 0),
      gt3_txdata_in(63 downto 0) => gt3_txdata_in(63 downto 0),
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txheader_in(1 downto 0) => gt3_txheader_in(1 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txresetdone_out => \^gt3_txresetdone_out\,
      gt3_txsequence_in(6 downto 0) => gt3_txsequence_in(6 downto 0),
      gt3_txuserrdy_in => n_3_gt3_txresetfsm_i,
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gt0_rx_cdrlocked,
      I1 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(1),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => gt0_rx_cdrlocked,
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      I4 => \n_0_gt0_rx_cdrlock_counter[1]_i_3\,
      O => gt0_rx_cdrlocked
    );
\gt0_rx_cdrlock_counter[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => gt0_rx_cdrlock_counter(0),
      I5 => gt0_rx_cdrlock_counter(1),
      O => \n_0_gt0_rx_cdrlock_counter[1]_i_3\
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(2),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => gt0_rx_cdrlock_counter(1),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(3),
      I1 => gt0_rx_cdrlock_counter(1),
      I2 => gt0_rx_cdrlock_counter(0),
      I3 => gt0_rx_cdrlock_counter(2),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(3),
      I2 => gt0_rx_cdrlock_counter(1),
      I3 => gt0_rx_cdrlock_counter(0),
      I4 => gt0_rx_cdrlock_counter(2),
      O => \n_0_gt0_rx_cdrlock_counter[4]_i_1\
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(5),
      I1 => gt0_rx_cdrlock_counter(2),
      I2 => gt0_rx_cdrlock_counter(0),
      I3 => gt0_rx_cdrlock_counter(1),
      I4 => gt0_rx_cdrlock_counter(3),
      I5 => gt0_rx_cdrlock_counter(4),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(4),
      I2 => \n_0_gt0_rx_cdrlock_counter[8]_i_2\,
      I3 => gt0_rx_cdrlock_counter(5),
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(7),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => \n_0_gt0_rx_cdrlock_counter[8]_i_2\,
      I3 => gt0_rx_cdrlock_counter(4),
      I4 => gt0_rx_cdrlock_counter(6),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(8),
      I1 => gt0_rx_cdrlock_counter(6),
      I2 => gt0_rx_cdrlock_counter(4),
      I3 => \n_0_gt0_rx_cdrlock_counter[8]_i_2\,
      I4 => gt0_rx_cdrlock_counter(5),
      I5 => gt0_rx_cdrlock_counter(7),
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(2),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => gt0_rx_cdrlock_counter(1),
      I3 => gt0_rx_cdrlock_counter(3),
      O => \n_0_gt0_rx_cdrlock_counter[8]_i_2\
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(9),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => \n_0_gt0_rx_cdrlock_counter[9]_i_2\,
      I3 => gt0_rx_cdrlock_counter(6),
      I4 => gt0_rx_cdrlock_counter(8),
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => gt0_rx_cdrlock_counter(5),
      I1 => gt0_rx_cdrlock_counter(2),
      I2 => gt0_rx_cdrlock_counter(0),
      I3 => gt0_rx_cdrlock_counter(1),
      I4 => gt0_rx_cdrlock_counter(3),
      I5 => gt0_rx_cdrlock_counter(4),
      O => \n_0_gt0_rx_cdrlock_counter[9]_i_2\
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gt0_rx_cdrlock_counter[4]_i_1\,
      Q => gt0_rx_cdrlock_counter(4),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => GTRXRESET
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => GTRXRESET
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gt0_rx_cdrlocked,
      I1 => n_0_gt0_rx_cdrlocked_reg,
      O => n_0_gt0_rx_cdrlocked_i_1
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gt0_rx_cdrlocked_i_1,
      Q => n_0_gt0_rx_cdrlocked_reg,
      R => GTRXRESET
    );
gt0_rxresetfsm_i: entity work.\XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0\
    port map (
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      GT0_DATA_VALID_IN => GT0_DATA_VALID_IN,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT0_RX_FSM_RESET_DONE_OUT => GT0_RX_FSM_RESET_DONE_OUT,
      GT0_RX_MMCM_LOCK_IN => GT0_RX_MMCM_LOCK_IN,
      GT0_RX_MMCM_RESET_OUT => GT0_RX_MMCM_RESET_OUT,
      I1 => n_0_gt0_rx_cdrlocked_reg,
      RXOUTCLK => RXOUTCLK,
      RXUSERRDY => RXUSERRDY,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SR(0) => GTRXRESET,
      SYSCLK_IN => SYSCLK_IN,
      data_in => RXPMARESETDONE,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_rxusrclk_in => gt0_rxusrclk_in
    );
gt0_txresetfsm_i: entity work.\XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT0_QPLLRESET_OUT => GT0_QPLLRESET_OUT,
      GT0_TX_FSM_RESET_DONE_OUT => GT0_TX_FSM_RESET_DONE_OUT,
      GT0_TX_MMCM_LOCK_IN => GT0_TX_MMCM_LOCK_IN,
      GT0_TX_MMCM_RESET_OUT => GT0_TX_MMCM_RESET_OUT,
      GTTXRESET => GTTXRESET,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SYSCLK_IN => SYSCLK_IN,
      TXUSERRDY => TXUSERRDY,
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt0_txusrclk_in => gt0_txusrclk_in
    );
\gt1_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gt1_rx_cdrlocked,
      I1 => gt1_rx_cdrlock_counter(0),
      O => gt1_rx_cdrlock_counter_1(0)
    );
\gt1_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(1),
      I1 => gt1_rx_cdrlock_counter(0),
      I2 => gt1_rx_cdrlocked,
      O => gt1_rx_cdrlock_counter_1(1)
    );
\gt1_rx_cdrlock_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(6),
      I1 => gt1_rx_cdrlock_counter(7),
      I2 => gt1_rx_cdrlock_counter(9),
      I3 => gt1_rx_cdrlock_counter(8),
      I4 => \n_0_gt1_rx_cdrlock_counter[1]_i_3\,
      O => gt1_rx_cdrlocked
    );
\gt1_rx_cdrlock_counter[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(4),
      I1 => gt1_rx_cdrlock_counter(5),
      I2 => gt1_rx_cdrlock_counter(2),
      I3 => gt1_rx_cdrlock_counter(3),
      I4 => gt1_rx_cdrlock_counter(0),
      I5 => gt1_rx_cdrlock_counter(1),
      O => \n_0_gt1_rx_cdrlock_counter[1]_i_3\
    );
\gt1_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(2),
      I1 => gt1_rx_cdrlock_counter(0),
      I2 => gt1_rx_cdrlock_counter(1),
      O => gt1_rx_cdrlock_counter_1(2)
    );
\gt1_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(3),
      I1 => gt1_rx_cdrlock_counter(1),
      I2 => gt1_rx_cdrlock_counter(0),
      I3 => gt1_rx_cdrlock_counter(2),
      O => gt1_rx_cdrlock_counter_1(3)
    );
\gt1_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(4),
      I1 => gt1_rx_cdrlock_counter(3),
      I2 => gt1_rx_cdrlock_counter(1),
      I3 => gt1_rx_cdrlock_counter(0),
      I4 => gt1_rx_cdrlock_counter(2),
      O => \n_0_gt1_rx_cdrlock_counter[4]_i_1\
    );
\gt1_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(5),
      I1 => gt1_rx_cdrlock_counter(2),
      I2 => gt1_rx_cdrlock_counter(0),
      I3 => gt1_rx_cdrlock_counter(1),
      I4 => gt1_rx_cdrlock_counter(3),
      I5 => gt1_rx_cdrlock_counter(4),
      O => gt1_rx_cdrlock_counter_1(5)
    );
\gt1_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(6),
      I1 => gt1_rx_cdrlock_counter(4),
      I2 => \n_0_gt1_rx_cdrlock_counter[8]_i_2\,
      I3 => gt1_rx_cdrlock_counter(5),
      O => gt1_rx_cdrlock_counter_1(6)
    );
\gt1_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(7),
      I1 => gt1_rx_cdrlock_counter(5),
      I2 => \n_0_gt1_rx_cdrlock_counter[8]_i_2\,
      I3 => gt1_rx_cdrlock_counter(4),
      I4 => gt1_rx_cdrlock_counter(6),
      O => gt1_rx_cdrlock_counter_1(7)
    );
\gt1_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(8),
      I1 => gt1_rx_cdrlock_counter(6),
      I2 => gt1_rx_cdrlock_counter(4),
      I3 => \n_0_gt1_rx_cdrlock_counter[8]_i_2\,
      I4 => gt1_rx_cdrlock_counter(5),
      I5 => gt1_rx_cdrlock_counter(7),
      O => gt1_rx_cdrlock_counter_1(8)
    );
\gt1_rx_cdrlock_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(2),
      I1 => gt1_rx_cdrlock_counter(0),
      I2 => gt1_rx_cdrlock_counter(1),
      I3 => gt1_rx_cdrlock_counter(3),
      O => \n_0_gt1_rx_cdrlock_counter[8]_i_2\
    );
\gt1_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(9),
      I1 => gt1_rx_cdrlock_counter(7),
      I2 => \n_0_gt1_rx_cdrlock_counter[9]_i_2\,
      I3 => gt1_rx_cdrlock_counter(6),
      I4 => gt1_rx_cdrlock_counter(8),
      O => gt1_rx_cdrlock_counter_1(9)
    );
\gt1_rx_cdrlock_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => gt1_rx_cdrlock_counter(5),
      I1 => gt1_rx_cdrlock_counter(2),
      I2 => gt1_rx_cdrlock_counter(0),
      I3 => gt1_rx_cdrlock_counter(1),
      I4 => gt1_rx_cdrlock_counter(3),
      I5 => gt1_rx_cdrlock_counter(4),
      O => \n_0_gt1_rx_cdrlock_counter[9]_i_2\
    );
\gt1_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(0),
      Q => gt1_rx_cdrlock_counter(0),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(1),
      Q => gt1_rx_cdrlock_counter(1),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(2),
      Q => gt1_rx_cdrlock_counter(2),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(3),
      Q => gt1_rx_cdrlock_counter(3),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gt1_rx_cdrlock_counter[4]_i_1\,
      Q => gt1_rx_cdrlock_counter(4),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(5),
      Q => gt1_rx_cdrlock_counter(5),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(6),
      Q => gt1_rx_cdrlock_counter(6),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(7),
      Q => gt1_rx_cdrlock_counter(7),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(8),
      Q => gt1_rx_cdrlock_counter(8),
      R => n_0_gt1_rxresetfsm_i
    );
\gt1_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt1_rx_cdrlock_counter_1(9),
      Q => gt1_rx_cdrlock_counter(9),
      R => n_0_gt1_rxresetfsm_i
    );
gt1_rx_cdrlocked_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gt1_rx_cdrlocked,
      I1 => n_0_gt1_rx_cdrlocked_reg,
      O => n_0_gt1_rx_cdrlocked_i_1
    );
gt1_rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gt1_rx_cdrlocked_i_1,
      Q => n_0_gt1_rx_cdrlocked_reg,
      R => n_0_gt1_rxresetfsm_i
    );
gt1_rxresetfsm_i: entity work.\XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_0\
    port map (
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT1_DATA_VALID_IN => GT1_DATA_VALID_IN,
      GT1_RX_FSM_RESET_DONE_OUT => GT1_RX_FSM_RESET_DONE_OUT,
      GT1_RX_MMCM_LOCK_IN => GT1_RX_MMCM_LOCK_IN,
      GT1_RX_MMCM_RESET_OUT => GT1_RX_MMCM_RESET_OUT,
      I1 => n_0_gt1_rx_cdrlocked_reg,
      O1 => n_3_gt1_rxresetfsm_i,
      RXOUTCLK => RXOUTCLK,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SR(0) => n_0_gt1_rxresetfsm_i,
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_128_XLAUI_i,
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_rxusrclk_in => gt1_rxusrclk_in
    );
gt1_txresetfsm_i: entity work.\XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_1\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT1_TX_FSM_RESET_DONE_OUT => GT1_TX_FSM_RESET_DONE_OUT,
      GT1_TX_MMCM_LOCK_IN => GT1_TX_MMCM_LOCK_IN,
      GT1_TX_MMCM_RESET_OUT => GT1_TX_MMCM_RESET_OUT,
      O1 => n_0_gt1_txresetfsm_i,
      O2 => n_3_gt1_txresetfsm_i,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SYSCLK_IN => SYSCLK_IN,
      gt1_txresetdone_out => \^gt1_txresetdone_out\,
      gt1_txusrclk_in => gt1_txusrclk_in
    );
\gt2_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gt2_rx_cdrlocked,
      I1 => gt2_rx_cdrlock_counter(0),
      O => gt2_rx_cdrlock_counter_2(0)
    );
\gt2_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(1),
      I1 => gt2_rx_cdrlock_counter(0),
      I2 => gt2_rx_cdrlocked,
      O => gt2_rx_cdrlock_counter_2(1)
    );
\gt2_rx_cdrlock_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(6),
      I1 => gt2_rx_cdrlock_counter(7),
      I2 => gt2_rx_cdrlock_counter(9),
      I3 => gt2_rx_cdrlock_counter(8),
      I4 => \n_0_gt2_rx_cdrlock_counter[1]_i_3\,
      O => gt2_rx_cdrlocked
    );
\gt2_rx_cdrlock_counter[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(4),
      I1 => gt2_rx_cdrlock_counter(5),
      I2 => gt2_rx_cdrlock_counter(2),
      I3 => gt2_rx_cdrlock_counter(3),
      I4 => gt2_rx_cdrlock_counter(0),
      I5 => gt2_rx_cdrlock_counter(1),
      O => \n_0_gt2_rx_cdrlock_counter[1]_i_3\
    );
\gt2_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(2),
      I1 => gt2_rx_cdrlock_counter(0),
      I2 => gt2_rx_cdrlock_counter(1),
      O => gt2_rx_cdrlock_counter_2(2)
    );
\gt2_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(3),
      I1 => gt2_rx_cdrlock_counter(1),
      I2 => gt2_rx_cdrlock_counter(0),
      I3 => gt2_rx_cdrlock_counter(2),
      O => gt2_rx_cdrlock_counter_2(3)
    );
\gt2_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(4),
      I1 => gt2_rx_cdrlock_counter(3),
      I2 => gt2_rx_cdrlock_counter(1),
      I3 => gt2_rx_cdrlock_counter(0),
      I4 => gt2_rx_cdrlock_counter(2),
      O => \n_0_gt2_rx_cdrlock_counter[4]_i_1\
    );
\gt2_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(5),
      I1 => gt2_rx_cdrlock_counter(2),
      I2 => gt2_rx_cdrlock_counter(0),
      I3 => gt2_rx_cdrlock_counter(1),
      I4 => gt2_rx_cdrlock_counter(3),
      I5 => gt2_rx_cdrlock_counter(4),
      O => gt2_rx_cdrlock_counter_2(5)
    );
\gt2_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(6),
      I1 => gt2_rx_cdrlock_counter(4),
      I2 => \n_0_gt2_rx_cdrlock_counter[8]_i_2\,
      I3 => gt2_rx_cdrlock_counter(5),
      O => gt2_rx_cdrlock_counter_2(6)
    );
\gt2_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(7),
      I1 => gt2_rx_cdrlock_counter(5),
      I2 => \n_0_gt2_rx_cdrlock_counter[8]_i_2\,
      I3 => gt2_rx_cdrlock_counter(4),
      I4 => gt2_rx_cdrlock_counter(6),
      O => gt2_rx_cdrlock_counter_2(7)
    );
\gt2_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(8),
      I1 => gt2_rx_cdrlock_counter(6),
      I2 => gt2_rx_cdrlock_counter(4),
      I3 => \n_0_gt2_rx_cdrlock_counter[8]_i_2\,
      I4 => gt2_rx_cdrlock_counter(5),
      I5 => gt2_rx_cdrlock_counter(7),
      O => gt2_rx_cdrlock_counter_2(8)
    );
\gt2_rx_cdrlock_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(2),
      I1 => gt2_rx_cdrlock_counter(0),
      I2 => gt2_rx_cdrlock_counter(1),
      I3 => gt2_rx_cdrlock_counter(3),
      O => \n_0_gt2_rx_cdrlock_counter[8]_i_2\
    );
\gt2_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(9),
      I1 => gt2_rx_cdrlock_counter(7),
      I2 => \n_0_gt2_rx_cdrlock_counter[9]_i_2\,
      I3 => gt2_rx_cdrlock_counter(6),
      I4 => gt2_rx_cdrlock_counter(8),
      O => gt2_rx_cdrlock_counter_2(9)
    );
\gt2_rx_cdrlock_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => gt2_rx_cdrlock_counter(5),
      I1 => gt2_rx_cdrlock_counter(2),
      I2 => gt2_rx_cdrlock_counter(0),
      I3 => gt2_rx_cdrlock_counter(1),
      I4 => gt2_rx_cdrlock_counter(3),
      I5 => gt2_rx_cdrlock_counter(4),
      O => \n_0_gt2_rx_cdrlock_counter[9]_i_2\
    );
\gt2_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(0),
      Q => gt2_rx_cdrlock_counter(0),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(1),
      Q => gt2_rx_cdrlock_counter(1),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(2),
      Q => gt2_rx_cdrlock_counter(2),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(3),
      Q => gt2_rx_cdrlock_counter(3),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gt2_rx_cdrlock_counter[4]_i_1\,
      Q => gt2_rx_cdrlock_counter(4),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(5),
      Q => gt2_rx_cdrlock_counter(5),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(6),
      Q => gt2_rx_cdrlock_counter(6),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(7),
      Q => gt2_rx_cdrlock_counter(7),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(8),
      Q => gt2_rx_cdrlock_counter(8),
      R => n_0_gt2_rxresetfsm_i
    );
\gt2_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt2_rx_cdrlock_counter_2(9),
      Q => gt2_rx_cdrlock_counter(9),
      R => n_0_gt2_rxresetfsm_i
    );
gt2_rx_cdrlocked_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gt2_rx_cdrlocked,
      I1 => n_0_gt2_rx_cdrlocked_reg,
      O => n_0_gt2_rx_cdrlocked_i_1
    );
gt2_rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gt2_rx_cdrlocked_i_1,
      Q => n_0_gt2_rx_cdrlocked_reg,
      R => n_0_gt2_rxresetfsm_i
    );
gt2_rxresetfsm_i: entity work.\XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_2\
    port map (
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT2_DATA_VALID_IN => GT2_DATA_VALID_IN,
      GT2_RX_FSM_RESET_DONE_OUT => GT2_RX_FSM_RESET_DONE_OUT,
      GT2_RX_MMCM_LOCK_IN => GT2_RX_MMCM_LOCK_IN,
      GT2_RX_MMCM_RESET_OUT => GT2_RX_MMCM_RESET_OUT,
      I1 => n_0_gt2_rx_cdrlocked_reg,
      O1 => n_3_gt2_rxresetfsm_i,
      RXOUTCLK => RXOUTCLK,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SR(0) => n_0_gt2_rxresetfsm_i,
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_251_XLAUI_i,
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_rxusrclk_in => gt2_rxusrclk_in
    );
gt2_txresetfsm_i: entity work.\XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_3\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT2_TX_FSM_RESET_DONE_OUT => GT2_TX_FSM_RESET_DONE_OUT,
      GT2_TX_MMCM_LOCK_IN => GT2_TX_MMCM_LOCK_IN,
      GT2_TX_MMCM_RESET_OUT => GT2_TX_MMCM_RESET_OUT,
      O1 => n_0_gt2_txresetfsm_i,
      O2 => n_3_gt2_txresetfsm_i,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SYSCLK_IN => SYSCLK_IN,
      gt2_txresetdone_out => \^gt2_txresetdone_out\,
      gt2_txusrclk_in => gt2_txusrclk_in
    );
\gt3_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => gt3_rx_cdrlocked,
      I1 => gt3_rx_cdrlock_counter(0),
      O => gt3_rx_cdrlock_counter_3(0)
    );
\gt3_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(1),
      I1 => gt3_rx_cdrlock_counter(0),
      I2 => gt3_rx_cdrlocked,
      O => gt3_rx_cdrlock_counter_3(1)
    );
\gt3_rx_cdrlock_counter[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(6),
      I1 => gt3_rx_cdrlock_counter(7),
      I2 => gt3_rx_cdrlock_counter(9),
      I3 => gt3_rx_cdrlock_counter(8),
      I4 => \n_0_gt3_rx_cdrlock_counter[1]_i_3\,
      O => gt3_rx_cdrlocked
    );
\gt3_rx_cdrlock_counter[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(4),
      I1 => gt3_rx_cdrlock_counter(5),
      I2 => gt3_rx_cdrlock_counter(2),
      I3 => gt3_rx_cdrlock_counter(3),
      I4 => gt3_rx_cdrlock_counter(0),
      I5 => gt3_rx_cdrlock_counter(1),
      O => \n_0_gt3_rx_cdrlock_counter[1]_i_3\
    );
\gt3_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(2),
      I1 => gt3_rx_cdrlock_counter(0),
      I2 => gt3_rx_cdrlock_counter(1),
      O => gt3_rx_cdrlock_counter_3(2)
    );
\gt3_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(3),
      I1 => gt3_rx_cdrlock_counter(1),
      I2 => gt3_rx_cdrlock_counter(0),
      I3 => gt3_rx_cdrlock_counter(2),
      O => gt3_rx_cdrlock_counter_3(3)
    );
\gt3_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(4),
      I1 => gt3_rx_cdrlock_counter(3),
      I2 => gt3_rx_cdrlock_counter(1),
      I3 => gt3_rx_cdrlock_counter(0),
      I4 => gt3_rx_cdrlock_counter(2),
      O => \n_0_gt3_rx_cdrlock_counter[4]_i_1\
    );
\gt3_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(5),
      I1 => gt3_rx_cdrlock_counter(2),
      I2 => gt3_rx_cdrlock_counter(0),
      I3 => gt3_rx_cdrlock_counter(1),
      I4 => gt3_rx_cdrlock_counter(3),
      I5 => gt3_rx_cdrlock_counter(4),
      O => gt3_rx_cdrlock_counter_3(5)
    );
\gt3_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(6),
      I1 => gt3_rx_cdrlock_counter(4),
      I2 => \n_0_gt3_rx_cdrlock_counter[8]_i_2\,
      I3 => gt3_rx_cdrlock_counter(5),
      O => gt3_rx_cdrlock_counter_3(6)
    );
\gt3_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(7),
      I1 => gt3_rx_cdrlock_counter(5),
      I2 => \n_0_gt3_rx_cdrlock_counter[8]_i_2\,
      I3 => gt3_rx_cdrlock_counter(4),
      I4 => gt3_rx_cdrlock_counter(6),
      O => gt3_rx_cdrlock_counter_3(7)
    );
\gt3_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(8),
      I1 => gt3_rx_cdrlock_counter(6),
      I2 => gt3_rx_cdrlock_counter(4),
      I3 => \n_0_gt3_rx_cdrlock_counter[8]_i_2\,
      I4 => gt3_rx_cdrlock_counter(5),
      I5 => gt3_rx_cdrlock_counter(7),
      O => gt3_rx_cdrlock_counter_3(8)
    );
\gt3_rx_cdrlock_counter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(2),
      I1 => gt3_rx_cdrlock_counter(0),
      I2 => gt3_rx_cdrlock_counter(1),
      I3 => gt3_rx_cdrlock_counter(3),
      O => \n_0_gt3_rx_cdrlock_counter[8]_i_2\
    );
\gt3_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(9),
      I1 => gt3_rx_cdrlock_counter(7),
      I2 => \n_0_gt3_rx_cdrlock_counter[9]_i_2\,
      I3 => gt3_rx_cdrlock_counter(6),
      I4 => gt3_rx_cdrlock_counter(8),
      O => gt3_rx_cdrlock_counter_3(9)
    );
\gt3_rx_cdrlock_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => gt3_rx_cdrlock_counter(5),
      I1 => gt3_rx_cdrlock_counter(2),
      I2 => gt3_rx_cdrlock_counter(0),
      I3 => gt3_rx_cdrlock_counter(1),
      I4 => gt3_rx_cdrlock_counter(3),
      I5 => gt3_rx_cdrlock_counter(4),
      O => \n_0_gt3_rx_cdrlock_counter[9]_i_2\
    );
\gt3_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(0),
      Q => gt3_rx_cdrlock_counter(0),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(1),
      Q => gt3_rx_cdrlock_counter(1),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(2),
      Q => gt3_rx_cdrlock_counter(2),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(3),
      Q => gt3_rx_cdrlock_counter(3),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => \n_0_gt3_rx_cdrlock_counter[4]_i_1\,
      Q => gt3_rx_cdrlock_counter(4),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(5),
      Q => gt3_rx_cdrlock_counter(5),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(6),
      Q => gt3_rx_cdrlock_counter(6),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(7),
      Q => gt3_rx_cdrlock_counter(7),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(8),
      Q => gt3_rx_cdrlock_counter(8),
      R => n_0_gt3_rxresetfsm_i
    );
\gt3_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => gt3_rx_cdrlock_counter_3(9),
      Q => gt3_rx_cdrlock_counter(9),
      R => n_0_gt3_rxresetfsm_i
    );
gt3_rx_cdrlocked_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => gt3_rx_cdrlocked,
      I1 => n_0_gt3_rx_cdrlocked_reg,
      O => n_0_gt3_rx_cdrlocked_i_1
    );
gt3_rx_cdrlocked_reg: unisim.vcomponents.FDRE
    port map (
      C => SYSCLK_IN,
      CE => '1',
      D => n_0_gt3_rx_cdrlocked_i_1,
      Q => n_0_gt3_rx_cdrlocked_reg,
      R => n_0_gt3_rxresetfsm_i
    );
gt3_rxresetfsm_i: entity work.\XLAUI_XLAUI_RX_STARTUP_FSM__parameterized0_4\
    port map (
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT3_DATA_VALID_IN => GT3_DATA_VALID_IN,
      GT3_RX_FSM_RESET_DONE_OUT => GT3_RX_FSM_RESET_DONE_OUT,
      GT3_RX_MMCM_LOCK_IN => GT3_RX_MMCM_LOCK_IN,
      GT3_RX_MMCM_RESET_OUT => GT3_RX_MMCM_RESET_OUT,
      I1 => n_0_gt3_rx_cdrlocked_reg,
      O1 => n_3_gt3_rxresetfsm_i,
      RXOUTCLK => RXOUTCLK,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SR(0) => n_0_gt3_rxresetfsm_i,
      SYSCLK_IN => SYSCLK_IN,
      data_in => n_374_XLAUI_i,
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      gt3_rxusrclk_in => gt3_rxusrclk_in
    );
gt3_txresetfsm_i: entity work.\XLAUI_XLAUI_TX_STARTUP_FSM__parameterized0_5\
    port map (
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT3_TX_FSM_RESET_DONE_OUT => GT3_TX_FSM_RESET_DONE_OUT,
      GT3_TX_MMCM_LOCK_IN => GT3_TX_MMCM_LOCK_IN,
      GT3_TX_MMCM_RESET_OUT => GT3_TX_MMCM_RESET_OUT,
      O1 => n_0_gt3_txresetfsm_i,
      O2 => n_3_gt3_txresetfsm_i,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SYSCLK_IN => SYSCLK_IN,
      gt3_txresetdone_out => \^gt3_txresetdone_out\,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
rxout0_i: unisim.vcomponents.BUFH
    port map (
      I => \^gt0_rxoutclk_out\,
      O => RXOUTCLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity XLAUI is
  port (
    SYSCLK_IN : in STD_LOGIC;
    SOFT_RESET_IN : in STD_LOGIC;
    DONT_RESET_ON_DATA_ERROR_IN : in STD_LOGIC;
    GT0_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT0_DATA_VALID_IN : in STD_LOGIC;
    GT0_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT0_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT0_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT1_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT1_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT1_DATA_VALID_IN : in STD_LOGIC;
    GT1_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT1_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT1_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT1_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT2_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT2_DATA_VALID_IN : in STD_LOGIC;
    GT2_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT2_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT2_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT2_RX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_TX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT3_RX_FSM_RESET_DONE_OUT : out STD_LOGIC;
    GT3_DATA_VALID_IN : in STD_LOGIC;
    GT3_TX_MMCM_LOCK_IN : in STD_LOGIC;
    GT3_TX_MMCM_RESET_OUT : out STD_LOGIC;
    GT3_RX_MMCM_LOCK_IN : in STD_LOGIC;
    GT3_RX_MMCM_RESET_OUT : out STD_LOGIC;
    gt0_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpclk_in : in STD_LOGIC;
    gt0_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen_in : in STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_rxuserrdy_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_rxusrclk_in : in STD_LOGIC;
    gt0_rxusrclk2_in : in STD_LOGIC;
    gt0_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_gthrxn_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxoutclk_out : out STD_LOGIC;
    gt0_rxdatavalid_out : out STD_LOGIC;
    gt0_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxheadervalid_out : out STD_LOGIC;
    gt0_rxgearboxslip_in : in STD_LOGIC;
    gt0_gtrxreset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_gthrxp_in : in STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_gttxreset_in : in STD_LOGIC;
    gt0_txuserrdy_in : in STD_LOGIC;
    gt0_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txusrclk_in : in STD_LOGIC;
    gt0_txusrclk2_in : in STD_LOGIC;
    gt0_txelecidle_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_gthtxn_out : out STD_LOGIC;
    gt0_gthtxp_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txoutclkfabric_out : out STD_LOGIC;
    gt0_txoutclkpcs_out : out STD_LOGIC;
    gt0_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpclk_in : in STD_LOGIC;
    gt1_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drprdy_out : out STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_rxuserrdy_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_rxusrclk_in : in STD_LOGIC;
    gt1_rxusrclk2_in : in STD_LOGIC;
    gt1_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_gthrxn_in : in STD_LOGIC;
    gt1_rxbufreset_in : in STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxoutclk_out : out STD_LOGIC;
    gt1_rxdatavalid_out : out STD_LOGIC;
    gt1_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxheadervalid_out : out STD_LOGIC;
    gt1_rxgearboxslip_in : in STD_LOGIC;
    gt1_gtrxreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_gthrxp_in : in STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_gttxreset_in : in STD_LOGIC;
    gt1_txuserrdy_in : in STD_LOGIC;
    gt1_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txusrclk_in : in STD_LOGIC;
    gt1_txusrclk2_in : in STD_LOGIC;
    gt1_txelecidle_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt1_gthtxn_out : out STD_LOGIC;
    gt1_gthtxp_out : out STD_LOGIC;
    gt1_txoutclk_out : out STD_LOGIC;
    gt1_txoutclkfabric_out : out STD_LOGIC;
    gt1_txoutclkpcs_out : out STD_LOGIC;
    gt1_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpclk_in : in STD_LOGIC;
    gt2_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_rxuserrdy_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_rxusrclk_in : in STD_LOGIC;
    gt2_rxusrclk2_in : in STD_LOGIC;
    gt2_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_gthrxn_in : in STD_LOGIC;
    gt2_rxbufreset_in : in STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxoutclk_out : out STD_LOGIC;
    gt2_rxdatavalid_out : out STD_LOGIC;
    gt2_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxheadervalid_out : out STD_LOGIC;
    gt2_rxgearboxslip_in : in STD_LOGIC;
    gt2_gtrxreset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_gthrxp_in : in STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_gttxreset_in : in STD_LOGIC;
    gt2_txuserrdy_in : in STD_LOGIC;
    gt2_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txusrclk_in : in STD_LOGIC;
    gt2_txusrclk2_in : in STD_LOGIC;
    gt2_txelecidle_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt2_gthtxn_out : out STD_LOGIC;
    gt2_gthtxp_out : out STD_LOGIC;
    gt2_txoutclk_out : out STD_LOGIC;
    gt2_txoutclkfabric_out : out STD_LOGIC;
    gt2_txoutclkpcs_out : out STD_LOGIC;
    gt2_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpclk_in : in STD_LOGIC;
    gt3_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpen_in : in STD_LOGIC;
    gt3_drprdy_out : out STD_LOGIC;
    gt3_drpwe_in : in STD_LOGIC;
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_rxuserrdy_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_rxusrclk_in : in STD_LOGIC;
    gt3_rxusrclk2_in : in STD_LOGIC;
    gt3_rxdata_out : out STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_gthrxn_in : in STD_LOGIC;
    gt3_rxbufreset_in : in STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxoutclk_out : out STD_LOGIC;
    gt3_rxdatavalid_out : out STD_LOGIC;
    gt3_rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxheadervalid_out : out STD_LOGIC;
    gt3_rxgearboxslip_in : in STD_LOGIC;
    gt3_gtrxreset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_gthrxp_in : in STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_gttxreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt3_txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txusrclk_in : in STD_LOGIC;
    gt3_txusrclk2_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdata_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt3_gthtxn_out : out STD_LOGIC;
    gt3_gthtxp_out : out STD_LOGIC;
    gt3_txoutclk_out : out STD_LOGIC;
    gt3_txoutclkfabric_out : out STD_LOGIC;
    gt3_txoutclkpcs_out : out STD_LOGIC;
    gt3_txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    GT0_QPLLLOCK_IN : in STD_LOGIC;
    GT0_QPLLREFCLKLOST_IN : in STD_LOGIC;
    GT0_QPLLRESET_OUT : out STD_LOGIC;
    GT0_QPLLOUTCLK_IN : in STD_LOGIC;
    GT0_QPLLOUTREFCLK_IN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of XLAUI : entity is true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of XLAUI : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of XLAUI : entity is "XLAUI,gtwizard_v3_4,{protocol_file=xlaui}";
  attribute core_generation_info : string;
  attribute core_generation_info of XLAUI : entity is "XLAUI,gtwizard_v3_4,{protocol_file=xlaui}";
end XLAUI;

architecture STRUCTURE of XLAUI is
begin
U0: entity work.\XLAUI_XLAUI_init__parameterized0\
    port map (
      DONT_RESET_ON_DATA_ERROR_IN => DONT_RESET_ON_DATA_ERROR_IN,
      GT0_DATA_VALID_IN => GT0_DATA_VALID_IN,
      GT0_QPLLLOCK_IN => GT0_QPLLLOCK_IN,
      GT0_QPLLOUTCLK_IN => GT0_QPLLOUTCLK_IN,
      GT0_QPLLOUTREFCLK_IN => GT0_QPLLOUTREFCLK_IN,
      GT0_QPLLRESET_OUT => GT0_QPLLRESET_OUT,
      GT0_RX_FSM_RESET_DONE_OUT => GT0_RX_FSM_RESET_DONE_OUT,
      GT0_RX_MMCM_LOCK_IN => GT0_RX_MMCM_LOCK_IN,
      GT0_RX_MMCM_RESET_OUT => GT0_RX_MMCM_RESET_OUT,
      GT0_TX_FSM_RESET_DONE_OUT => GT0_TX_FSM_RESET_DONE_OUT,
      GT0_TX_MMCM_LOCK_IN => GT0_TX_MMCM_LOCK_IN,
      GT0_TX_MMCM_RESET_OUT => GT0_TX_MMCM_RESET_OUT,
      GT1_DATA_VALID_IN => GT1_DATA_VALID_IN,
      GT1_RX_FSM_RESET_DONE_OUT => GT1_RX_FSM_RESET_DONE_OUT,
      GT1_RX_MMCM_LOCK_IN => GT1_RX_MMCM_LOCK_IN,
      GT1_RX_MMCM_RESET_OUT => GT1_RX_MMCM_RESET_OUT,
      GT1_TX_FSM_RESET_DONE_OUT => GT1_TX_FSM_RESET_DONE_OUT,
      GT1_TX_MMCM_LOCK_IN => GT1_TX_MMCM_LOCK_IN,
      GT1_TX_MMCM_RESET_OUT => GT1_TX_MMCM_RESET_OUT,
      GT2_DATA_VALID_IN => GT2_DATA_VALID_IN,
      GT2_RX_FSM_RESET_DONE_OUT => GT2_RX_FSM_RESET_DONE_OUT,
      GT2_RX_MMCM_LOCK_IN => GT2_RX_MMCM_LOCK_IN,
      GT2_RX_MMCM_RESET_OUT => GT2_RX_MMCM_RESET_OUT,
      GT2_TX_FSM_RESET_DONE_OUT => GT2_TX_FSM_RESET_DONE_OUT,
      GT2_TX_MMCM_LOCK_IN => GT2_TX_MMCM_LOCK_IN,
      GT2_TX_MMCM_RESET_OUT => GT2_TX_MMCM_RESET_OUT,
      GT3_DATA_VALID_IN => GT3_DATA_VALID_IN,
      GT3_RX_FSM_RESET_DONE_OUT => GT3_RX_FSM_RESET_DONE_OUT,
      GT3_RX_MMCM_LOCK_IN => GT3_RX_MMCM_LOCK_IN,
      GT3_RX_MMCM_RESET_OUT => GT3_RX_MMCM_RESET_OUT,
      GT3_TX_FSM_RESET_DONE_OUT => GT3_TX_FSM_RESET_DONE_OUT,
      GT3_TX_MMCM_LOCK_IN => GT3_TX_MMCM_LOCK_IN,
      GT3_TX_MMCM_RESET_OUT => GT3_TX_MMCM_RESET_OUT,
      SOFT_RESET_IN => SOFT_RESET_IN,
      SYSCLK_IN => SYSCLK_IN,
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drpaddr_in(8 downto 0) => gt0_drpaddr_in(8 downto 0),
      gt0_drpclk_in => gt0_drpclk_in,
      gt0_drpdi_in(15 downto 0) => gt0_drpdi_in(15 downto 0),
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_gthrxn_in => gt0_gthrxn_in,
      gt0_gthrxp_in => gt0_gthrxp_in,
      gt0_gthtxn_out => gt0_gthtxn_out,
      gt0_gthtxp_out => gt0_gthtxp_out,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxdata_out(63 downto 0) => gt0_rxdata_out(63 downto 0),
      gt0_rxdatavalid_out => gt0_rxdatavalid_out,
      gt0_rxgearboxslip_in => gt0_rxgearboxslip_in,
      gt0_rxheader_out(1 downto 0) => gt0_rxheader_out(1 downto 0),
      gt0_rxheadervalid_out => gt0_rxheadervalid_out,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxoutclk_out => gt0_rxoutclk_out,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_rxusrclk2_in => gt0_rxusrclk2_in,
      gt0_rxusrclk_in => gt0_rxusrclk_in,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdata_in(63 downto 0) => gt0_txdata_in(63 downto 0),
      gt0_txelecidle_in => gt0_txelecidle_in,
      gt0_txheader_in(1 downto 0) => gt0_txheader_in(1 downto 0),
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txoutclkfabric_out => gt0_txoutclkfabric_out,
      gt0_txoutclkpcs_out => gt0_txoutclkpcs_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt0_txsequence_in(6 downto 0) => gt0_txsequence_in(6 downto 0),
      gt0_txusrclk2_in => gt0_txusrclk2_in,
      gt0_txusrclk_in => gt0_txusrclk_in,
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drpaddr_in(8 downto 0) => gt1_drpaddr_in(8 downto 0),
      gt1_drpclk_in => gt1_drpclk_in,
      gt1_drpdi_in(15 downto 0) => gt1_drpdi_in(15 downto 0),
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_gthrxn_in => gt1_gthrxn_in,
      gt1_gthrxp_in => gt1_gthrxp_in,
      gt1_gthtxn_out => gt1_gthtxn_out,
      gt1_gthtxp_out => gt1_gthtxp_out,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufreset_in => gt1_rxbufreset_in,
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxdata_out(63 downto 0) => gt1_rxdata_out(63 downto 0),
      gt1_rxdatavalid_out => gt1_rxdatavalid_out,
      gt1_rxgearboxslip_in => gt1_rxgearboxslip_in,
      gt1_rxheader_out(1 downto 0) => gt1_rxheader_out(1 downto 0),
      gt1_rxheadervalid_out => gt1_rxheadervalid_out,
      gt1_rxmonitorout_out(6 downto 0) => gt1_rxmonitorout_out(6 downto 0),
      gt1_rxmonitorsel_in(1 downto 0) => gt1_rxmonitorsel_in(1 downto 0),
      gt1_rxoutclk_out => gt1_rxoutclk_out,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_rxusrclk2_in => gt1_rxusrclk2_in,
      gt1_rxusrclk_in => gt1_rxusrclk_in,
      gt1_txbufstatus_out(1 downto 0) => gt1_txbufstatus_out(1 downto 0),
      gt1_txdata_in(63 downto 0) => gt1_txdata_in(63 downto 0),
      gt1_txelecidle_in => gt1_txelecidle_in,
      gt1_txheader_in(1 downto 0) => gt1_txheader_in(1 downto 0),
      gt1_txoutclk_out => gt1_txoutclk_out,
      gt1_txoutclkfabric_out => gt1_txoutclkfabric_out,
      gt1_txoutclkpcs_out => gt1_txoutclkpcs_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt1_txsequence_in(6 downto 0) => gt1_txsequence_in(6 downto 0),
      gt1_txusrclk2_in => gt1_txusrclk2_in,
      gt1_txusrclk_in => gt1_txusrclk_in,
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drpaddr_in(8 downto 0) => gt2_drpaddr_in(8 downto 0),
      gt2_drpclk_in => gt2_drpclk_in,
      gt2_drpdi_in(15 downto 0) => gt2_drpdi_in(15 downto 0),
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_gthrxn_in => gt2_gthrxn_in,
      gt2_gthrxp_in => gt2_gthrxp_in,
      gt2_gthtxn_out => gt2_gthtxn_out,
      gt2_gthtxp_out => gt2_gthtxp_out,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxbufreset_in => gt2_rxbufreset_in,
      gt2_rxbufstatus_out(2 downto 0) => gt2_rxbufstatus_out(2 downto 0),
      gt2_rxdata_out(63 downto 0) => gt2_rxdata_out(63 downto 0),
      gt2_rxdatavalid_out => gt2_rxdatavalid_out,
      gt2_rxgearboxslip_in => gt2_rxgearboxslip_in,
      gt2_rxheader_out(1 downto 0) => gt2_rxheader_out(1 downto 0),
      gt2_rxheadervalid_out => gt2_rxheadervalid_out,
      gt2_rxmonitorout_out(6 downto 0) => gt2_rxmonitorout_out(6 downto 0),
      gt2_rxmonitorsel_in(1 downto 0) => gt2_rxmonitorsel_in(1 downto 0),
      gt2_rxoutclk_out => gt2_rxoutclk_out,
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_rxusrclk2_in => gt2_rxusrclk2_in,
      gt2_rxusrclk_in => gt2_rxusrclk_in,
      gt2_txbufstatus_out(1 downto 0) => gt2_txbufstatus_out(1 downto 0),
      gt2_txdata_in(63 downto 0) => gt2_txdata_in(63 downto 0),
      gt2_txelecidle_in => gt2_txelecidle_in,
      gt2_txheader_in(1 downto 0) => gt2_txheader_in(1 downto 0),
      gt2_txoutclk_out => gt2_txoutclk_out,
      gt2_txoutclkfabric_out => gt2_txoutclkfabric_out,
      gt2_txoutclkpcs_out => gt2_txoutclkpcs_out,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt2_txsequence_in(6 downto 0) => gt2_txsequence_in(6 downto 0),
      gt2_txusrclk2_in => gt2_txusrclk2_in,
      gt2_txusrclk_in => gt2_txusrclk_in,
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drpaddr_in(8 downto 0) => gt3_drpaddr_in(8 downto 0),
      gt3_drpclk_in => gt3_drpclk_in,
      gt3_drpdi_in(15 downto 0) => gt3_drpdi_in(15 downto 0),
      gt3_drpdo_out(15 downto 0) => gt3_drpdo_out(15 downto 0),
      gt3_drpen_in => gt3_drpen_in,
      gt3_drprdy_out => gt3_drprdy_out,
      gt3_drpwe_in => gt3_drpwe_in,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_gthrxn_in => gt3_gthrxn_in,
      gt3_gthrxp_in => gt3_gthrxp_in,
      gt3_gthtxn_out => gt3_gthtxn_out,
      gt3_gthtxp_out => gt3_gthtxp_out,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxbufreset_in => gt3_rxbufreset_in,
      gt3_rxbufstatus_out(2 downto 0) => gt3_rxbufstatus_out(2 downto 0),
      gt3_rxdata_out(63 downto 0) => gt3_rxdata_out(63 downto 0),
      gt3_rxdatavalid_out => gt3_rxdatavalid_out,
      gt3_rxgearboxslip_in => gt3_rxgearboxslip_in,
      gt3_rxheader_out(1 downto 0) => gt3_rxheader_out(1 downto 0),
      gt3_rxheadervalid_out => gt3_rxheadervalid_out,
      gt3_rxmonitorout_out(6 downto 0) => gt3_rxmonitorout_out(6 downto 0),
      gt3_rxmonitorsel_in(1 downto 0) => gt3_rxmonitorsel_in(1 downto 0),
      gt3_rxoutclk_out => gt3_rxoutclk_out,
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_rxusrclk2_in => gt3_rxusrclk2_in,
      gt3_rxusrclk_in => gt3_rxusrclk_in,
      gt3_txbufstatus_out(1 downto 0) => gt3_txbufstatus_out(1 downto 0),
      gt3_txdata_in(63 downto 0) => gt3_txdata_in(63 downto 0),
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txheader_in(1 downto 0) => gt3_txheader_in(1 downto 0),
      gt3_txoutclk_out => gt3_txoutclk_out,
      gt3_txoutclkfabric_out => gt3_txoutclkfabric_out,
      gt3_txoutclkpcs_out => gt3_txoutclkpcs_out,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt3_txsequence_in(6 downto 0) => gt3_txsequence_in(6 downto 0),
      gt3_txusrclk2_in => gt3_txusrclk2_in,
      gt3_txusrclk_in => gt3_txusrclk_in
    );
end STRUCTURE;
