// Seed: 1596788981
module module_0 #(
    parameter id_6 = 32'd99,
    parameter id_7 = 32'd84
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_27 = 0;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign id_5 = 1;
  assign id_1 = id_1++;
  localparam id_6 = -1, id_7 = id_7, id_8 = -1, id_9 = id_8, id_10 = -1;
  wire [id_6 : -1  +  id_7] id_11;
endmodule
module module_1 #(
    parameter id_12 = 32'd63,
    parameter id_20 = 32'd33,
    parameter id_22 = 32'd15,
    parameter id_23 = 32'd60,
    parameter id_28 = 32'd81,
    parameter id_29 = 32'd14
) (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3
    , id_25,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    output tri id_7,
    output tri0 id_8,
    input wor id_9,
    output tri id_10
    , id_26,
    output supply1 id_11,
    input supply1 _id_12,
    output wor id_13,
    input supply1 id_14,
    input uwire id_15,
    input tri0 id_16,
    output tri id_17,
    input tri1 id_18,
    input tri1 id_19,
    output tri _id_20,
    output tri id_21,
    input tri1 _id_22,
    input uwire _id_23
);
  logic [-1  ^  ~  id_20 : 1 'b0] id_27;
  wire _id_28;
  module_0 modCall_1 (
      id_25,
      id_27,
      id_25,
      id_25,
      id_25
  );
  logic _id_29[-1 : -1];
  always begin : LABEL_0
    $clog2(90);
    ;
    SystemTFIdentifier("" ? id_26 : id_18, (-1'b0));
  end
  assign id_25 = 1;
  assign id_3  = id_0;
  wire id_30;
  wire [-1 : 1] id_31;
  wire [id_12 : -1 'b0] id_32;
  wire [id_22 : -1] id_33;
  logic [id_29  !==  id_28  |  id_12  |  id_23 : -1] id_34;
  ;
  wire id_35;
  assign id_34 = id_14;
  assign id_27 = -1;
  assign id_13 = id_14;
endmodule
