

================================================================
== Vivado HLS Report for 'digitrec_MatVecMul'
================================================================
* Date:           Tue Dec  6 21:46:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  932|  932|  932|  932|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- MatVecMul_pipe1     |   10|   10|         1|          -|          -|    10|    no    |
        |- MatVecMul_pipe2     |  920|  920|        92|          -|          -|    10|    no    |
        | + MatVecMul_pipe2.1  |   90|   90|         9|          -|          -|    10|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     107|    120|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+---+----+
    |            Instance           |           Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |digitrec_mul_32s_32s_32_6_U11  |digitrec_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |Total                          |                           |        0|      4|  0|   0|
    +-------------------------------+---------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_122_p2        |     +    |      0|  0|   4|           4|           1|
    |i_3_fu_186_p2        |     +    |      0|  0|   4|           4|           1|
    |r_1_fu_139_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp_3_fu_174_p2      |     +    |      0|  0|   8|           8|           8|
    |tmp_8_fu_216_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_196_p2      |     +    |      0|  0|   8|           8|           8|
    |exitcond1_fu_133_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond2_fu_116_p2  |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_180_p2   |   icmp   |      0|  0|   2|           4|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  66|          72|          63|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   6|         13|    1|         13|
    |i1_reg_104    |   4|          2|    4|          8|
    |i_reg_82      |   4|          2|    4|          8|
    |r_reg_93      |   4|          2|    4|          8|
    |res_address0  |   4|          3|    4|         12|
    |res_d0        |  32|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         |  54|         25|   49|        145|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_load_reg_261      |  32|   0|   32|          0|
    |ap_CS_fsm           |  12|   0|   12|          0|
    |i1_reg_104          |   4|   0|    4|          0|
    |i_3_reg_251         |   4|   0|    4|          0|
    |i_reg_82            |   4|   0|    4|          0|
    |r_1_reg_233         |   4|   0|    4|          0|
    |r_reg_93            |   4|   0|    4|          0|
    |res_addr_1_reg_243  |   4|   0|    4|          0|
    |tmp_3_reg_238       |   7|   0|    8|          1|
    |tmp_7_reg_276       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 107|   0|  108|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_start      |  in |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_done       | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_idle       | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|ap_ready      | out |    1| ap_ctrl_hs | digitrec_MatVecMul | return value |
|A_address0    | out |    7|  ap_memory |          A         |     array    |
|A_ce0         | out |    1|  ap_memory |          A         |     array    |
|A_q0          |  in |   32|  ap_memory |          A         |     array    |
|x_address0    | out |    4|  ap_memory |          x         |     array    |
|x_ce0         | out |    1|  ap_memory |          x         |     array    |
|x_q0          |  in |   32|  ap_memory |          x         |     array    |
|res_address0  | out |    4|  ap_memory |         res        |     array    |
|res_ce0       | out |    1|  ap_memory |         res        |     array    |
|res_we0       | out |    1|  ap_memory |         res        |     array    |
|res_d0        | out |   32|  ap_memory |         res        |     array    |
|res_q0        |  in |   32|  ap_memory |         res        |     array    |
+--------------+-----+-----+------------+--------------------+--------------+

