Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 19:15:50 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./sha512_w2_g0_i64_o64.rpt
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50fgga484-2
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 13832 |     0 |     32600 | 42.43 |
|   LUT as Logic             | 13704 |     0 |     32600 | 42.04 |
|   LUT as Memory            |   128 |     0 |      9600 |  1.33 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  3377 |     0 |     65200 |  5.18 |
|   Register as Flip Flop    |  3377 |     0 |     65200 |  5.18 |
|   Register as Latch        |     0 |     0 |     65200 |  0.00 |
| F7 Muxes                   |     0 |     0 |     16300 |  0.00 |
| F8 Muxes                   |     0 |     0 |      8150 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 556   |          Yes |           - |          Set |
| 2693  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 128   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| Slice                                     |  3867 |     0 |      8150 | 47.45 |
|   SLICEL                                  |  2673 |     0 |           |       |
|   SLICEM                                  |  1194 |     0 |           |       |
| LUT as Logic                              | 13704 |     0 |     32600 | 42.04 |
|   using O5 output only                    |     9 |       |           |       |
|   using O6 output only                    | 11909 |       |           |       |
|   using O5 and O6                         |  1786 |       |           |       |
| LUT as Memory                             |   128 |     0 |      9600 |  1.33 |
|   LUT as Distributed RAM                  |     0 |     0 |           |       |
|   LUT as Shift Register                   |   128 |     0 |           |       |
|     using O5 output only                  |   128 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  2523 |     0 |     32600 |  7.74 |
|   fully used LUT-FF pairs                 |   395 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  2051 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  2119 |       |           |       |
| Unique Control Sets                       |   141 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        75 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        75 |  0.00 |
|   RAMB18       |    0 |     0 |       150 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       120 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  152 |     0 |       250 | 60.80 |
|   IOB Master Pads           |   72 |       |           |       |
|   IOB Slave Pads            |   74 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       240 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| ILOGIC                      |    0 |     0 |       250 |  0.00 |
| OLOGIC                      |    0 |     0 |       250 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 6543 |                 LUT |
| LUT5     | 3746 |                 LUT |
| FDCE     | 2693 |        Flop & Latch |
| LUT2     | 2087 |                 LUT |
| LUT4     | 1549 |                 LUT |
| LUT3     | 1537 |                 LUT |
| FDPE     |  556 |        Flop & Latch |
| CARRY4   |  320 |          CarryLogic |
| SRL16E   |  128 |  Distributed Memory |
| FDRE     |  128 |        Flop & Latch |
| IBUF     |   77 |                  IO |
| OBUF     |   75 |                  IO |
| LUT1     |   28 |                 LUT |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Oct 13 19:16:05 2017
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./sha512_w2_g0_i64_o64.rpt -append
| Design       : SHA512_AXI4_STREAM
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 CORE/PRE_PROC/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.400ns period=14.800ns})
  Destination:            CORE/PRE_PROC/I_BUF/curr_queue_reg[30][DATA][6]/D
                            (rising edge-triggered cell FDCE clocked by ACLK  {rise@0.000ns fall@7.400ns period=14.800ns})
  Path Group:             ACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.800ns  (ACLK rise@14.800ns - ACLK rise@0.000ns)
  Data Path Delay:        14.592ns  (logic 3.406ns (23.342%)  route 11.186ns (76.658%))
  Logic Levels:           24  (LUT2=1 LUT3=3 LUT4=7 LUT6=13)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 18.585 - 14.800 ) 
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ACLK rise edge)       0.000     0.000 r  
    F21                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.617    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.698 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3505, routed)        1.344     4.042    CORE/PRE_PROC/ACLK_IBUF_BUFG
    SLICE_X35Y86         FDCE                                         r  CORE/PRE_PROC/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.379     4.421 f  CORE/PRE_PROC/curr_state_reg[0]/Q
                         net (fo=83, routed)          0.618     5.039    CORE/PRE_PROC/O_BUF/Q[0]
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.105     5.144 r  CORE/PRE_PROC/O_BUF/i___33_i_1/O
                         net (fo=109, routed)         0.717     5.861    CORE/PRE_PROC/O_BUF_n_7
    SLICE_X31Y89         LUT4 (Prop_lut4_I2_O)        0.108     5.969 r  CORE/PRE_PROC/i___111/O
                         net (fo=9, routed)           0.806     6.775    CORE/PRE_PROC/I_BUF/curr_queue_reg[19][VAL]_2
    SLICE_X34Y92         LUT6 (Prop_lut6_I2_O)        0.267     7.042 f  CORE/PRE_PROC/I_BUF/i___19_i_12/O
                         net (fo=1, routed)           0.233     7.275    CORE/PRE_PROC/I_BUF/i___19_i_12_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I5_O)        0.105     7.380 f  CORE/PRE_PROC/I_BUF/i___19_i_7/O
                         net (fo=1, routed)           0.113     7.493    CORE/PRE_PROC/I_BUF/i___19_i_7_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.105     7.598 f  CORE/PRE_PROC/I_BUF/i___19_i_2/O
                         net (fo=81, routed)          0.748     8.345    CORE/PRE_PROC/p_6_in320_in
    SLICE_X38Y93         LUT3 (Prop_lut3_I0_O)        0.115     8.460 r  CORE/PRE_PROC/i___20/O
                         net (fo=9, routed)           0.471     8.932    CORE/PRE_PROC/I_BUF/curr_queue_reg[15][VAL]_21
    SLICE_X39Y94         LUT6 (Prop_lut6_I2_O)        0.264     9.196 f  CORE/PRE_PROC/I_BUF/i___15_i_8/O
                         net (fo=1, routed)           0.113     9.308    CORE/PRE_PROC/I_BUF/i___15_i_8_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.105     9.413 f  CORE/PRE_PROC/I_BUF/i___15_i_5/O
                         net (fo=1, routed)           0.116     9.529    CORE/PRE_PROC/I_BUF/i___15_i_5_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I1_O)        0.105     9.634 f  CORE/PRE_PROC/I_BUF/i___15_i_2/O
                         net (fo=85, routed)          0.749    10.383    CORE/PRE_PROC/p_10_in[7]
    SLICE_X42Y94         LUT3 (Prop_lut3_I1_O)        0.105    10.488 r  CORE/PRE_PROC/i___15/O
                         net (fo=18, routed)          0.549    11.037    CORE/PRE_PROC/I_BUF/curr_state_reg[0]_70
    SLICE_X42Y94         LUT6 (Prop_lut6_I2_O)        0.105    11.142 f  CORE/PRE_PROC/I_BUF/i___457_i_1/O
                         net (fo=1, routed)           0.242    11.384    CORE/PRE_PROC/I_BUF_n_336
    SLICE_X46Y94         LUT6 (Prop_lut6_I5_O)        0.105    11.489 f  CORE/PRE_PROC/i___457/O
                         net (fo=1, routed)           0.314    11.803    CORE/PRE_PROC/I_BUF/curr_queue_reg[30][VAL]_11
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.105    11.908 f  CORE/PRE_PROC/I_BUF/i___12_i_1/O
                         net (fo=58, routed)          0.842    12.750    CORE/PRE_PROC/p_8_in[6]
    SLICE_X53Y94         LUT3 (Prop_lut3_I1_O)        0.105    12.855 r  CORE/PRE_PROC/i___12/O
                         net (fo=9, routed)           0.326    13.181    CORE/PRE_PROC/I_BUF/curr_state_reg[0]_47
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.105    13.286 r  CORE/PRE_PROC/I_BUF/i___359_i_3/O
                         net (fo=1, routed)           0.346    13.631    CORE/PRE_PROC/I_BUF/i___359_i_3_n_0
    SLICE_X53Y94         LUT4 (Prop_lut4_I0_O)        0.105    13.736 r  CORE/PRE_PROC/I_BUF/i___359_i_1/O
                         net (fo=73, routed)          0.772    14.508    CORE/PRE_PROC/I_BUF/p_0_in178_in
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.105    14.613 r  CORE/PRE_PROC/I_BUF/i___386_i_2/O
                         net (fo=1, routed)           0.520    15.133    CORE/PRE_PROC/I_BUF_n_247
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.105    15.238 r  CORE/PRE_PROC/i___386/O
                         net (fo=1, routed)           0.355    15.593    CORE/PRE_PROC/I_BUF/curr_state_reg[0]_45
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.105    15.698 r  CORE/PRE_PROC/I_BUF/curr_queue[30][VAL]_i_11/O
                         net (fo=28, routed)          0.568    16.266    CORE/PRE_PROC/I_BUF/p_0_in74_in
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.105    16.371 r  CORE/PRE_PROC/I_BUF/curr_queue[30][VAL]_i_12/O
                         net (fo=1, routed)           0.355    16.726    CORE/PRE_PROC/I_BUF/curr_queue[30][VAL]_i_12_n_0
    SLICE_X58Y90         LUT4 (Prop_lut4_I0_O)        0.105    16.831 r  CORE/PRE_PROC/I_BUF/curr_queue[30][VAL]_i_6/O
                         net (fo=19, routed)          0.427    17.258    CORE/PRE_PROC/I_BUF/p_0_in37_in
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.105    17.363 r  CORE/PRE_PROC/I_BUF/curr_queue[30][VAL]_i_2/O
                         net (fo=19, routed)          0.544    17.907    CORE/PRE_PROC/I_BUF/p_0_in[1]
    SLICE_X59Y86         LUT2 (Prop_lut2_I0_O)        0.108    18.015 r  CORE/PRE_PROC/I_BUF/curr_queue[30][DATA][6]_i_3/O
                         net (fo=1, routed)           0.344    18.359    CORE/PRE_PROC/I_BUF/curr_queue[30][DATA][6]_i_3_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.275    18.634 r  CORE/PRE_PROC/I_BUF/curr_queue[30][DATA][6]_i_1/O
                         net (fo=1, routed)           0.000    18.634    CORE/PRE_PROC/I_BUF/curr_queue[30][DATA][6]_i_1_n_0
    SLICE_X58Y88         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[30][DATA][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ACLK rise edge)      14.800    14.800 r  
    F21                                               0.000    14.800 r  ACLK (IN)
                         net (fo=0)                   0.000    14.800    ACLK
    F21                  IBUF (Prop_ibuf_I_O)         0.793    15.593 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.604    17.197    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.274 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=3505, routed)        1.311    18.585    CORE/PRE_PROC/I_BUF/ACLK_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  CORE/PRE_PROC/I_BUF/curr_queue_reg[30][DATA][6]/C
                         clock pessimism              0.230    18.815    
                         clock uncertainty           -0.035    18.779    
    SLICE_X58Y88         FDCE (Setup_fdce_C_D)        0.032    18.811    CORE/PRE_PROC/I_BUF/curr_queue_reg[30][DATA][6]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                  0.178    




