-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lteCellSearch is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    IN_R_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    IN_R_TVALID : IN STD_LOGIC;
    IN_R_TREADY : OUT STD_LOGIC;
    IN_R_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    IN_R_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    IN_R_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    IN_I_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    IN_I_TVALID : IN STD_LOGIC;
    IN_I_TREADY : OUT STD_LOGIC;
    IN_I_TKEEP : IN STD_LOGIC_VECTOR (1 downto 0);
    IN_I_TSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
    IN_I_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of lteCellSearch is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "lteCellSearch_lteCellSearch,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=16.299999,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.898999,HLS_SYN_LAT=32544017,HLS_SYN_TPT=none,HLS_SYN_MEM=461,HLS_SYN_DSP=0,HLS_SYN_FF=4873,HLS_SYN_LUT=24375,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_17700 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010111011100000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_46500 : STD_LOGIC_VECTOR (18 downto 0) := "1000110010100000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_17700 : STD_LOGIC_VECTOR (16 downto 0) := "10111011100000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv19_17700 : STD_LOGIC_VECTOR (18 downto 0) := "0010111011100000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal OUT_PSS_ID_ap_vld : STD_LOGIC;
    signal OUT_PEAK_INDEX_ap_vld : STD_LOGIC;
    signal OUT_RSLT : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal gmem0_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln878_1_reg_562 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_reg_562_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal IN_R_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln878_fu_389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal IN_I_TDATA_blk_n : STD_LOGIC;
    signal gmem0_AWVALID : STD_LOGIC;
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WVALID : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BREADY : STD_LOGIC;
    signal gmem0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_1_reg_308 : STD_LOGIC_VECTOR (16 downto 0);
    signal OUT_RSLT_read_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_84_fu_366_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_fu_383_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal mul_ln203_fu_454_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln203_reg_542 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln239_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln239_reg_547 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln196_fu_467_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln196_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln691_1_fu_471_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state8_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln878_1_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pss_rslt_temp_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pss_rslt_temp_load_reg_571 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state8 : STD_LOGIC;
    signal pss_rslt_temp_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal pss_rslt_temp_ce0 : STD_LOGIC;
    signal pss_rslt_temp_we0 : STD_LOGIC;
    signal pss_rslt_temp_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal pss_rslt_temp_ce1 : STD_LOGIC;
    signal pss_rslt_temp_we1 : STD_LOGIC;
    signal IN_real_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal IN_real_V_ce0 : STD_LOGIC;
    signal IN_real_V_we0 : STD_LOGIC;
    signal IN_real_V_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal IN_real_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal IN_real_V_ce1 : STD_LOGIC;
    signal IN_real_V_q1 : STD_LOGIC_VECTOR (22 downto 0);
    signal IN_imag_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal IN_imag_V_ce0 : STD_LOGIC;
    signal IN_imag_V_we0 : STD_LOGIC;
    signal IN_imag_V_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal IN_imag_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal IN_imag_V_ce1 : STD_LOGIC;
    signal IN_imag_V_q1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_d1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_real_V_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_d1 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_pss_id_temp : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_peak_id_temp : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we0 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we1 : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_pss_id_temp_ap_vld : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_peak_id_temp_ap_vld : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_ap_start : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_ap_done : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_ap_ready : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_ap_idle : STD_LOGIC;
    signal grp_dataflow_parent_loop_proc_fu_319_ap_continue : STD_LOGIC;
    signal empty_reg_286 : STD_LOGIC_VECTOR (18 downto 0);
    signal exitcond894_i_i_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_reg_297 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_dataflow_parent_loop_proc_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_ready : STD_LOGIC;
    signal ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done : STD_LOGIC := '0';
    signal pss_id_temp_fu_162 : STD_LOGIC_VECTOR (1 downto 0);
    signal peak_id_temp_fu_166 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast_fu_378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln878_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_3_fu_492_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln_fu_427_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln203_fu_454_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln203_fu_454_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln203_2_fu_483_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln203_fu_487_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal regslice_both_IN_R_V_data_V_U_apdone_blk : STD_LOGIC;
    signal IN_R_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal IN_R_TVALID_int_regslice : STD_LOGIC;
    signal IN_R_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_IN_R_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_R_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal IN_R_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_IN_R_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_R_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_R_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal IN_R_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_IN_R_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_R_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_R_V_last_V_U_apdone_blk : STD_LOGIC;
    signal IN_R_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_IN_R_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_R_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_I_V_data_V_U_apdone_blk : STD_LOGIC;
    signal IN_I_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal IN_I_TVALID_int_regslice : STD_LOGIC;
    signal IN_I_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_IN_I_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_I_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal IN_I_TKEEP_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_IN_I_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_I_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_I_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal IN_I_TSTRB_int_regslice : STD_LOGIC_VECTOR (1 downto 0);
    signal regslice_both_IN_I_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_I_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_IN_I_V_last_V_U_apdone_blk : STD_LOGIC;
    signal IN_I_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_IN_I_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_IN_I_V_last_V_U_ack_in : STD_LOGIC;
    signal mul_ln203_fu_454_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component lteCellSearch_dataflow_parent_loop_proc IS
    port (
        IN_real_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        IN_real_V_ce0 : OUT STD_LOGIC;
        IN_real_V_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        IN_real_V_q0 : IN STD_LOGIC_VECTOR (22 downto 0);
        IN_real_V_we0 : OUT STD_LOGIC;
        IN_real_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        IN_real_V_ce1 : OUT STD_LOGIC;
        IN_real_V_d1 : OUT STD_LOGIC_VECTOR (22 downto 0);
        IN_real_V_q1 : IN STD_LOGIC_VECTOR (22 downto 0);
        IN_real_V_we1 : OUT STD_LOGIC;
        IN_imag_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        IN_imag_V_ce0 : OUT STD_LOGIC;
        IN_imag_V_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        IN_imag_V_q0 : IN STD_LOGIC_VECTOR (22 downto 0);
        IN_imag_V_we0 : OUT STD_LOGIC;
        IN_imag_V_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        IN_imag_V_ce1 : OUT STD_LOGIC;
        IN_imag_V_d1 : OUT STD_LOGIC_VECTOR (22 downto 0);
        IN_imag_V_q1 : IN STD_LOGIC_VECTOR (22 downto 0);
        IN_imag_V_we1 : OUT STD_LOGIC;
        pss_id_temp : OUT STD_LOGIC_VECTOR (1 downto 0);
        peak_id_temp : OUT STD_LOGIC_VECTOR (16 downto 0);
        pss_rslt_temp_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        pss_rslt_temp_ce0 : OUT STD_LOGIC;
        pss_rslt_temp_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        pss_rslt_temp_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        pss_rslt_temp_we0 : OUT STD_LOGIC;
        pss_rslt_temp_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        pss_rslt_temp_ce1 : OUT STD_LOGIC;
        pss_rslt_temp_d1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        pss_rslt_temp_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        pss_rslt_temp_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        pss_id_temp_ap_vld : OUT STD_LOGIC;
        peak_id_temp_ap_vld : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component lteCellSearch_mul_2ns_18ns_19_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component lteCellSearch_pss_rslt_temp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component lteCellSearch_IN_real_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (22 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component lteCellSearch_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        OUT_PSS_ID : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_PSS_ID_ap_vld : IN STD_LOGIC;
        OUT_PEAK_INDEX : IN STD_LOGIC_VECTOR (31 downto 0);
        OUT_PEAK_INDEX_ap_vld : IN STD_LOGIC;
        OUT_RSLT : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component lteCellSearch_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component lteCellSearch_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component lteCellSearch_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        OUT_PSS_ID => zext_ln239_reg_547,
        OUT_PSS_ID_ap_vld => OUT_PSS_ID_ap_vld,
        OUT_PEAK_INDEX => zext_ln196_reg_552,
        OUT_PEAK_INDEX_ap_vld => OUT_PEAK_INDEX_ap_vld,
        OUT_RSLT => OUT_RSLT,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component lteCellSearch_gmem0_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem0_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem0_RDATA,
        I_RID => gmem0_RID,
        I_RUSER => gmem0_RUSER,
        I_RRESP => gmem0_RRESP,
        I_RLAST => gmem0_RLAST,
        I_AWVALID => gmem0_AWVALID,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => sext_ln203_fu_436_p1,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_17700,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => gmem0_WVALID,
        I_WREADY => gmem0_WREADY,
        I_WDATA => gmem0_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => gmem0_BVALID,
        I_BREADY => gmem0_BREADY,
        I_BRESP => gmem0_BRESP,
        I_BID => gmem0_BID,
        I_BUSER => gmem0_BUSER);

    pss_rslt_temp_U : component lteCellSearch_pss_rslt_temp
    generic map (
        DataWidth => 12,
        AddressRange => 288000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pss_rslt_temp_address0,
        ce0 => pss_rslt_temp_ce0,
        we0 => pss_rslt_temp_we0,
        d0 => pss_rslt_temp_d0,
        q0 => pss_rslt_temp_q0,
        address1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address1,
        ce1 => pss_rslt_temp_ce1,
        we1 => pss_rslt_temp_we1,
        d1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d1);

    IN_real_V_U : component lteCellSearch_IN_real_V
    generic map (
        DataWidth => 23,
        AddressRange => 96000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => IN_real_V_address0,
        ce0 => IN_real_V_ce0,
        we0 => IN_real_V_we0,
        d0 => IN_real_V_d0,
        q0 => IN_real_V_q0,
        address1 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address1,
        ce1 => IN_real_V_ce1,
        q1 => IN_real_V_q1);

    IN_imag_V_U : component lteCellSearch_IN_real_V
    generic map (
        DataWidth => 23,
        AddressRange => 96000,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => IN_imag_V_address0,
        ce0 => IN_imag_V_ce0,
        we0 => IN_imag_V_we0,
        d0 => IN_imag_V_d0,
        q0 => IN_imag_V_q0,
        address1 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address1,
        ce1 => IN_imag_V_ce1,
        q1 => IN_imag_V_q1);

    grp_dataflow_parent_loop_proc_fu_319 : component lteCellSearch_dataflow_parent_loop_proc
    port map (
        IN_real_V_address0 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address0,
        IN_real_V_ce0 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce0,
        IN_real_V_d0 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_d0,
        IN_real_V_q0 => IN_real_V_q0,
        IN_real_V_we0 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_we0,
        IN_real_V_address1 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address1,
        IN_real_V_ce1 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce1,
        IN_real_V_d1 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_d1,
        IN_real_V_q1 => IN_real_V_q1,
        IN_real_V_we1 => grp_dataflow_parent_loop_proc_fu_319_IN_real_V_we1,
        IN_imag_V_address0 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address0,
        IN_imag_V_ce0 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce0,
        IN_imag_V_d0 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_d0,
        IN_imag_V_q0 => IN_imag_V_q0,
        IN_imag_V_we0 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_we0,
        IN_imag_V_address1 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address1,
        IN_imag_V_ce1 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce1,
        IN_imag_V_d1 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_d1,
        IN_imag_V_q1 => IN_imag_V_q1,
        IN_imag_V_we1 => grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_we1,
        pss_id_temp => grp_dataflow_parent_loop_proc_fu_319_pss_id_temp,
        peak_id_temp => grp_dataflow_parent_loop_proc_fu_319_peak_id_temp,
        pss_rslt_temp_address0 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address0,
        pss_rslt_temp_ce0 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce0,
        pss_rslt_temp_d0 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d0,
        pss_rslt_temp_q0 => ap_const_lv12_0,
        pss_rslt_temp_we0 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we0,
        pss_rslt_temp_address1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address1,
        pss_rslt_temp_ce1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce1,
        pss_rslt_temp_d1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d1,
        pss_rslt_temp_q1 => ap_const_lv12_0,
        pss_rslt_temp_we1 => grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        pss_id_temp_ap_vld => grp_dataflow_parent_loop_proc_fu_319_pss_id_temp_ap_vld,
        peak_id_temp_ap_vld => grp_dataflow_parent_loop_proc_fu_319_peak_id_temp_ap_vld,
        ap_start => grp_dataflow_parent_loop_proc_fu_319_ap_start,
        ap_done => grp_dataflow_parent_loop_proc_fu_319_ap_done,
        ap_ready => grp_dataflow_parent_loop_proc_fu_319_ap_ready,
        ap_idle => grp_dataflow_parent_loop_proc_fu_319_ap_idle,
        ap_continue => grp_dataflow_parent_loop_proc_fu_319_ap_continue);

    mul_2ns_18ns_19_1_1_U83 : component lteCellSearch_mul_2ns_18ns_19_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln203_fu_454_p0,
        din1 => mul_ln203_fu_454_p1,
        dout => mul_ln203_fu_454_p2);

    regslice_both_IN_R_V_data_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_R_TDATA,
        vld_in => IN_R_TVALID,
        ack_in => regslice_both_IN_R_V_data_V_U_ack_in,
        data_out => IN_R_TDATA_int_regslice,
        vld_out => IN_R_TVALID_int_regslice,
        ack_out => IN_R_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_R_V_data_V_U_apdone_blk);

    regslice_both_IN_R_V_keep_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_R_TKEEP,
        vld_in => IN_R_TVALID,
        ack_in => regslice_both_IN_R_V_keep_V_U_ack_in,
        data_out => IN_R_TKEEP_int_regslice,
        vld_out => regslice_both_IN_R_V_keep_V_U_vld_out,
        ack_out => IN_R_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_R_V_keep_V_U_apdone_blk);

    regslice_both_IN_R_V_strb_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_R_TSTRB,
        vld_in => IN_R_TVALID,
        ack_in => regslice_both_IN_R_V_strb_V_U_ack_in,
        data_out => IN_R_TSTRB_int_regslice,
        vld_out => regslice_both_IN_R_V_strb_V_U_vld_out,
        ack_out => IN_R_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_R_V_strb_V_U_apdone_blk);

    regslice_both_IN_R_V_last_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_R_TLAST,
        vld_in => IN_R_TVALID,
        ack_in => regslice_both_IN_R_V_last_V_U_ack_in,
        data_out => IN_R_TLAST_int_regslice,
        vld_out => regslice_both_IN_R_V_last_V_U_vld_out,
        ack_out => IN_R_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_R_V_last_V_U_apdone_blk);

    regslice_both_IN_I_V_data_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_I_TDATA,
        vld_in => IN_I_TVALID,
        ack_in => regslice_both_IN_I_V_data_V_U_ack_in,
        data_out => IN_I_TDATA_int_regslice,
        vld_out => IN_I_TVALID_int_regslice,
        ack_out => IN_I_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_I_V_data_V_U_apdone_blk);

    regslice_both_IN_I_V_keep_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_I_TKEEP,
        vld_in => IN_I_TVALID,
        ack_in => regslice_both_IN_I_V_keep_V_U_ack_in,
        data_out => IN_I_TKEEP_int_regslice,
        vld_out => regslice_both_IN_I_V_keep_V_U_vld_out,
        ack_out => IN_I_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_I_V_keep_V_U_apdone_blk);

    regslice_both_IN_I_V_strb_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 2)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_I_TSTRB,
        vld_in => IN_I_TVALID,
        ack_in => regslice_both_IN_I_V_strb_V_U_ack_in,
        data_out => IN_I_TSTRB_int_regslice,
        vld_out => regslice_both_IN_I_V_strb_V_U_vld_out,
        ack_out => IN_I_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_I_V_strb_V_U_apdone_blk);

    regslice_both_IN_I_V_last_V_U : component lteCellSearch_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => IN_I_TLAST,
        vld_in => IN_I_TVALID,
        ack_in => regslice_both_IN_I_V_last_V_U_ack_in,
        data_out => IN_I_TLAST_int_regslice,
        vld_out => regslice_both_IN_I_V_last_V_U_vld_out,
        ack_out => IN_I_TREADY_int_regslice,
        apdone_blk => regslice_both_IN_I_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state8);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_319_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready <= ap_const_logic_0;
                elsif ((grp_dataflow_parent_loop_proc_fu_319_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_dataflow_parent_loop_proc_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dataflow_parent_loop_proc_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (gmem0_AWREADY = ap_const_logic_1)))) then 
                    grp_dataflow_parent_loop_proc_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dataflow_parent_loop_proc_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_dataflow_parent_loop_proc_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond894_i_i_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_reg_286 <= empty_84_fu_366_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                empty_reg_286 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    i_V_1_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_V_1_reg_308 <= ap_const_lv17_0;
            elsif (((icmp_ln878_1_fu_477_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                i_V_1_reg_308 <= add_ln691_1_fu_471_p2;
            end if; 
        end if;
    end process;

    i_V_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_V_reg_297 <= ap_const_lv17_0;
            elsif ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
                i_V_reg_297 <= add_ln691_fu_383_p2;
            end if; 
        end if;
    end process;

    peak_id_temp_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                peak_id_temp_fu_166 <= ap_const_lv17_0;
            elsif (((grp_dataflow_parent_loop_proc_fu_319_peak_id_temp_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                peak_id_temp_fu_166 <= grp_dataflow_parent_loop_proc_fu_319_peak_id_temp;
            end if; 
        end if;
    end process;

    pss_id_temp_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                pss_id_temp_fu_162 <= ap_const_lv2_0;
            elsif (((grp_dataflow_parent_loop_proc_fu_319_pss_id_temp_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                pss_id_temp_fu_162 <= grp_dataflow_parent_loop_proc_fu_319_pss_id_temp;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                OUT_RSLT_read_reg_501 <= OUT_RSLT;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln878_1_reg_562 <= icmp_ln878_1_fu_477_p2;
                icmp_ln878_1_reg_562_pp2_iter1_reg <= icmp_ln878_1_reg_562;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                mul_ln203_reg_542 <= mul_ln203_fu_454_p2;
                    zext_ln196_reg_552(16 downto 0) <= zext_ln196_fu_467_p1(16 downto 0);
                    zext_ln239_reg_547(1 downto 0) <= zext_ln239_fu_460_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (icmp_ln878_1_reg_562 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                pss_rslt_temp_load_reg_571 <= pss_rslt_temp_q0;
            end if;
        end if;
    end process;
    zext_ln239_reg_547(31 downto 2) <= "000000000000000000000000000000";
    zext_ln196_reg_552(31 downto 17) <= "000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_enable_reg_pp2_iter2, ap_CS_fsm_state15, ap_CS_fsm_state4, icmp_ln878_fu_389_p2, gmem0_AWREADY, gmem0_BVALID, ap_CS_fsm_state2, ap_enable_reg_pp2_iter0, icmp_ln878_1_fu_477_p2, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_subdone, exitcond894_i_i_fu_372_p2, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond894_i_i_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (gmem0_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln878_1_fu_477_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln878_1_fu_477_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((gmem0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    IN_I_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_I_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_I_TDATA_blk_n <= IN_I_TVALID_int_regslice;
        else 
            IN_I_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    IN_I_TREADY <= regslice_both_IN_I_V_data_V_U_ack_in;

    IN_I_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_I_TREADY_int_regslice <= ap_const_logic_1;
        else 
            IN_I_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    IN_R_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_R_TDATA_blk_n <= IN_R_TVALID_int_regslice;
        else 
            IN_R_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    IN_R_TREADY <= regslice_both_IN_R_V_data_V_U_ack_in;

    IN_R_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_R_TREADY_int_regslice <= ap_const_logic_1;
        else 
            IN_R_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    IN_imag_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address0, ap_CS_fsm_state6, zext_ln878_fu_395_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IN_imag_V_address0 <= zext_ln878_fu_395_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_imag_V_address0 <= grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_address0;
        else 
            IN_imag_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    IN_imag_V_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce0, ap_CS_fsm_state6, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            IN_imag_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_imag_V_ce0 <= grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce0;
        else 
            IN_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IN_imag_V_ce1_assign_proc : process(grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_imag_V_ce1 <= grp_dataflow_parent_loop_proc_fu_319_IN_imag_V_ce1;
        else 
            IN_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    IN_imag_V_d0 <= (IN_I_TDATA_int_regslice & ap_const_lv7_0);

    IN_imag_V_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_imag_V_we0 <= ap_const_logic_1;
        else 
            IN_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    IN_real_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address0, ap_CS_fsm_state6, zext_ln878_fu_395_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            IN_real_V_address0 <= zext_ln878_fu_395_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_real_V_address0 <= grp_dataflow_parent_loop_proc_fu_319_IN_real_V_address0;
        else 
            IN_real_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    IN_real_V_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce0, ap_CS_fsm_state6, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            IN_real_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_real_V_ce0 <= grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce0;
        else 
            IN_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IN_real_V_ce1_assign_proc : process(grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            IN_real_V_ce1 <= grp_dataflow_parent_loop_proc_fu_319_IN_real_V_ce1;
        else 
            IN_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    IN_real_V_d0 <= (IN_R_TDATA_int_regslice & ap_const_lv7_0);

    IN_real_V_we0_assign_proc : process(ap_CS_fsm_state4, icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
        if ((not((((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0))) then 
            IN_real_V_we0 <= ap_const_logic_1;
        else 
            IN_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    OUT_PEAK_INDEX_ap_vld_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            OUT_PEAK_INDEX_ap_vld <= ap_const_logic_1;
        else 
            OUT_PEAK_INDEX_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    OUT_PSS_ID_ap_vld_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            OUT_PSS_ID_ap_vld <= ap_const_logic_1;
        else 
            OUT_PSS_ID_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln203_fu_487_p2 <= std_logic_vector(unsigned(mul_ln203_reg_542) + unsigned(zext_ln203_2_fu_483_p1));
    add_ln691_1_fu_471_p2 <= std_logic_vector(unsigned(i_V_1_reg_308) + unsigned(ap_const_lv17_1));
    add_ln691_fu_383_p2 <= std_logic_vector(unsigned(i_V_reg_297) + unsigned(ap_const_lv17_1));
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter2, ap_block_state10_io)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter2, ap_block_state10_io)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state10_io) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1));
    end process;


    ap_block_state10_io_assign_proc : process(icmp_ln878_1_reg_562_pp2_iter1_reg, gmem0_WREADY)
    begin
                ap_block_state10_io <= ((gmem0_WREADY = ap_const_logic_0) and (icmp_ln878_1_reg_562_pp2_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state10_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_assign_proc : process(icmp_ln878_fu_389_p2, IN_R_TVALID_int_regslice, IN_I_TVALID_int_regslice)
    begin
                ap_block_state4 <= (((ap_const_logic_0 = IN_I_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)) or ((ap_const_logic_0 = IN_R_TVALID_int_regslice) and (icmp_ln878_fu_389_p2 = ap_const_lv1_0)));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_ready, ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_ready and ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_done) = ap_const_logic_0);
    end process;

        ap_block_state8_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp2_exit_iter0_state8_assign_proc : process(icmp_ln878_1_fu_477_p2)
    begin
        if ((icmp_ln878_1_fu_477_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state15, gmem0_BVALID)
    begin
        if (((gmem0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state15, gmem0_BVALID)
    begin
        if (((gmem0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_done <= (grp_dataflow_parent_loop_proc_fu_319_ap_done or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_done);
    ap_sync_grp_dataflow_parent_loop_proc_fu_319_ap_ready <= (grp_dataflow_parent_loop_proc_fu_319_ap_ready or ap_sync_reg_grp_dataflow_parent_loop_proc_fu_319_ap_ready);
    empty_84_fu_366_p2 <= std_logic_vector(unsigned(empty_reg_286) + unsigned(ap_const_lv19_1));
    exitcond894_i_i_fu_372_p2 <= "1" when (empty_reg_286 = ap_const_lv19_46500) else "0";

    gmem0_AWVALID_assign_proc : process(ap_CS_fsm_state5, gmem0_AWREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (gmem0_AWREADY = ap_const_logic_1))) then 
            gmem0_AWVALID <= ap_const_logic_1;
        else 
            gmem0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_BREADY_assign_proc : process(ap_CS_fsm_state15, gmem0_BVALID)
    begin
        if (((gmem0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            gmem0_BREADY <= ap_const_logic_1;
        else 
            gmem0_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    gmem0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pss_rslt_temp_load_reg_571),32));

    gmem0_WVALID_assign_proc : process(ap_enable_reg_pp2_iter2, icmp_ln878_1_reg_562_pp2_iter1_reg, ap_block_pp2_stage0_11001)
    begin
        if (((icmp_ln878_1_reg_562_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            gmem0_WVALID <= ap_const_logic_1;
        else 
            gmem0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(m_axi_gmem0_AWREADY, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(m_axi_gmem0_BVALID, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_W_assign_proc : process(m_axi_gmem0_WREADY, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, icmp_ln878_1_reg_562_pp2_iter1_reg)
    begin
        if (((icmp_ln878_1_reg_562_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            gmem0_blk_n_W <= m_axi_gmem0_WREADY;
        else 
            gmem0_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_dataflow_parent_loop_proc_fu_319_ap_continue_assign_proc : process(ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
            grp_dataflow_parent_loop_proc_fu_319_ap_continue <= ap_const_logic_1;
        else 
            grp_dataflow_parent_loop_proc_fu_319_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_dataflow_parent_loop_proc_fu_319_ap_start <= grp_dataflow_parent_loop_proc_fu_319_ap_start_reg;
    icmp_ln878_1_fu_477_p2 <= "1" when (i_V_1_reg_308 = ap_const_lv17_17700) else "0";
    icmp_ln878_fu_389_p2 <= "1" when (i_V_reg_297 = ap_const_lv17_17700) else "0";
    mul_ln203_fu_454_p0 <= mul_ln203_fu_454_p00(2 - 1 downto 0);
    mul_ln203_fu_454_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pss_id_temp_fu_162),19));
    mul_ln203_fu_454_p1 <= ap_const_lv19_17700(18 - 1 downto 0);
    p_cast_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_286),64));

    pss_rslt_temp_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_state2, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address0, ap_CS_fsm_state6, p_cast_fu_378_p1, zext_ln203_3_fu_492_p1)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            pss_rslt_temp_address0 <= zext_ln203_3_fu_492_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pss_rslt_temp_address0 <= p_cast_fu_378_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_address0 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_address0;
        else 
            pss_rslt_temp_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pss_rslt_temp_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce0, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            pss_rslt_temp_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_ce0 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce0;
        else 
            pss_rslt_temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pss_rslt_temp_ce1_assign_proc : process(grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_ce1 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_ce1;
        else 
            pss_rslt_temp_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pss_rslt_temp_d0_assign_proc : process(ap_CS_fsm_state2, grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pss_rslt_temp_d0 <= ap_const_lv12_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_d0 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_d0;
        else 
            pss_rslt_temp_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    pss_rslt_temp_we0_assign_proc : process(ap_CS_fsm_state2, grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we0, exitcond894_i_i_fu_372_p2, ap_CS_fsm_state6)
    begin
        if (((exitcond894_i_i_fu_372_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            pss_rslt_temp_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_we0 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we0;
        else 
            pss_rslt_temp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pss_rslt_temp_we1_assign_proc : process(grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pss_rslt_temp_we1 <= grp_dataflow_parent_loop_proc_fu_319_pss_rslt_temp_we1;
        else 
            pss_rslt_temp_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln203_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_427_p4),64));

    trunc_ln_fu_427_p4 <= OUT_RSLT_read_reg_501(63 downto 2);
    zext_ln196_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(peak_id_temp_fu_166),32));
    zext_ln203_2_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_1_reg_308),19));
    zext_ln203_3_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_fu_487_p2),64));
    zext_ln239_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pss_id_temp_fu_162),32));
    zext_ln878_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_reg_297),64));
end behav;
