{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655502569905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655502569909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 05:49:29 2022 " "Processing started: Sat Jun 18 05:49:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655502569909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502569909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502569909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655502570110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655502570110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Elf X_Elf Game.v(126) " "Verilog HDL Declaration information at Game.v(126): object \"x_Elf\" differs only in case from object \"X_Elf\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655502576640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Elf Y_Elf Game.v(126) " "Verilog HDL Declaration information at Game.v(126): object \"y_Elf\" differs only in case from object \"Y_Elf\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655502576640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x_Boss X_Boss Game.v(126) " "Verilog HDL Declaration information at Game.v(126): object \"x_Boss\" differs only in case from object \"X_Boss\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655502576640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y_Boss Y_Boss Game.v(126) " "Verilog HDL Declaration information at Game.v(126): object \"y_Boss\" differs only in case from object \"Y_Boss\" in the same scope" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 126 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655502576640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 1 1 " "Found 1 design units, including 1 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655502576641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655502576665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_Food_3 Game.v(134) " "Verilog HDL or VHDL warning at Game.v(134): object \"Y_Food_3\" assigned a value but never read" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655502576666 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(24) " "Verilog HDL assignment warning at Game.v(24): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576667 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(27) " "Verilog HDL assignment warning at Game.v(27): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576667 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(30) " "Verilog HDL assignment warning at Game.v(30): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576667 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(33) " "Verilog HDL assignment warning at Game.v(33): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576667 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(36) " "Verilog HDL assignment warning at Game.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576667 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(76) " "Verilog HDL assignment warning at Game.v(76): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576668 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(87) " "Verilog HDL assignment warning at Game.v(87): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576668 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(97) " "Verilog HDL assignment warning at Game.v(97): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576669 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(107) " "Verilog HDL assignment warning at Game.v(107): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576669 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(117) " "Verilog HDL assignment warning at Game.v(117): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576669 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(140) " "Verilog HDL assignment warning at Game.v(140): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576670 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(141) " "Verilog HDL assignment warning at Game.v(141): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576670 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(160) " "Verilog HDL assignment warning at Game.v(160): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576671 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(161) " "Verilog HDL assignment warning at Game.v(161): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576671 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(164) " "Verilog HDL assignment warning at Game.v(164): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576671 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(165) " "Verilog HDL assignment warning at Game.v(165): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576671 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(168) " "Verilog HDL assignment warning at Game.v(168): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576671 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(169) " "Verilog HDL assignment warning at Game.v(169): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576672 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(172) " "Verilog HDL assignment warning at Game.v(172): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576672 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(173) " "Verilog HDL assignment warning at Game.v(173): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576672 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(176) " "Verilog HDL assignment warning at Game.v(176): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576672 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(177) " "Verilog HDL assignment warning at Game.v(177): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576672 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(186) " "Verilog HDL assignment warning at Game.v(186): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576673 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(187) " "Verilog HDL assignment warning at Game.v(187): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576673 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(190) " "Verilog HDL assignment warning at Game.v(190): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576673 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(191) " "Verilog HDL assignment warning at Game.v(191): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576673 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(194) " "Verilog HDL assignment warning at Game.v(194): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(195) " "Verilog HDL assignment warning at Game.v(195): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(198) " "Verilog HDL assignment warning at Game.v(198): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(199) " "Verilog HDL assignment warning at Game.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(202) " "Verilog HDL assignment warning at Game.v(202): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(203) " "Verilog HDL assignment warning at Game.v(203): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576674 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(213) " "Verilog HDL assignment warning at Game.v(213): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576675 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(214) " "Verilog HDL assignment warning at Game.v(214): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576675 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_Elf Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_Elf Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Elf Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Elf Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Elf\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x1_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y1_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x1_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y1_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_Food_3 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x1_Food_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_Food_3 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y1_Food_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Food_3 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Food_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x1_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576679 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y1_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x1_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x1_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y1_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x2_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y2_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Food_1 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Food_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x2_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y2_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Food_2 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Food_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_Food_3 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x2_Food_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_Food_3 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y2_Food_3\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x2_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y2_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Food_4 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Food_4\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x2_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x2_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y2_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576680 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Food_5 Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Food_5\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_Boss Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"x_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_Boss Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"y_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X_Boss Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"X_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Boss Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Y_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_Boss Game.v(139) " "Verilog HDL Always Construct warning at Game.v(139): inferring latch(es) for variable \"Z_Boss\", which holds its previous value in one or more paths through the always construct" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(362) " "Verilog HDL assignment warning at Game.v(362): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Game.v(365) " "Verilog HDL assignment warning at Game.v(365): truncated value with size 32 to match size of target (28)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576681 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(378) " "Verilog HDL assignment warning at Game.v(378): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576682 "|Game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Game.v(381) " "Verilog HDL assignment warning at Game.v(381): truncated value with size 32 to match size of target (10)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655502576682 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[0\] Game.v(261) " "Inferred latch for \"Z_Boss\[0\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[1\] Game.v(261) " "Inferred latch for \"Z_Boss\[1\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[2\] Game.v(261) " "Inferred latch for \"Z_Boss\[2\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[3\] Game.v(261) " "Inferred latch for \"Z_Boss\[3\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[4\] Game.v(261) " "Inferred latch for \"Z_Boss\[4\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[5\] Game.v(261) " "Inferred latch for \"Z_Boss\[5\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[6\] Game.v(261) " "Inferred latch for \"Z_Boss\[6\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[7\] Game.v(261) " "Inferred latch for \"Z_Boss\[7\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[8\] Game.v(261) " "Inferred latch for \"Z_Boss\[8\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[9\] Game.v(261) " "Inferred latch for \"Z_Boss\[9\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[10\] Game.v(261) " "Inferred latch for \"Z_Boss\[10\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576694 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[11\] Game.v(261) " "Inferred latch for \"Z_Boss\[11\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_Boss\[12\] Game.v(261) " "Inferred latch for \"Z_Boss\[12\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[0\] Game.v(261) " "Inferred latch for \"Y_Boss\[0\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[1\] Game.v(261) " "Inferred latch for \"Y_Boss\[1\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[2\] Game.v(261) " "Inferred latch for \"Y_Boss\[2\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[3\] Game.v(261) " "Inferred latch for \"Y_Boss\[3\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[4\] Game.v(261) " "Inferred latch for \"Y_Boss\[4\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[5\] Game.v(261) " "Inferred latch for \"Y_Boss\[5\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[6\] Game.v(261) " "Inferred latch for \"Y_Boss\[6\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[7\] Game.v(261) " "Inferred latch for \"Y_Boss\[7\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[8\] Game.v(261) " "Inferred latch for \"Y_Boss\[8\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[9\] Game.v(261) " "Inferred latch for \"Y_Boss\[9\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[10\] Game.v(261) " "Inferred latch for \"Y_Boss\[10\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[11\] Game.v(261) " "Inferred latch for \"Y_Boss\[11\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Boss\[12\] Game.v(261) " "Inferred latch for \"Y_Boss\[12\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[0\] Game.v(261) " "Inferred latch for \"X_Boss\[0\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[1\] Game.v(261) " "Inferred latch for \"X_Boss\[1\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[2\] Game.v(261) " "Inferred latch for \"X_Boss\[2\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[3\] Game.v(261) " "Inferred latch for \"X_Boss\[3\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[4\] Game.v(261) " "Inferred latch for \"X_Boss\[4\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[5\] Game.v(261) " "Inferred latch for \"X_Boss\[5\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[6\] Game.v(261) " "Inferred latch for \"X_Boss\[6\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[7\] Game.v(261) " "Inferred latch for \"X_Boss\[7\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[8\] Game.v(261) " "Inferred latch for \"X_Boss\[8\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[9\] Game.v(261) " "Inferred latch for \"X_Boss\[9\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[10\] Game.v(261) " "Inferred latch for \"X_Boss\[10\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[11\] Game.v(261) " "Inferred latch for \"X_Boss\[11\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Boss\[12\] Game.v(261) " "Inferred latch for \"X_Boss\[12\]\" at Game.v(261)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 261 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576695 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[0\] Game.v(258) " "Inferred latch for \"Y_Food_5\[0\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[1\] Game.v(258) " "Inferred latch for \"Y_Food_5\[1\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[2\] Game.v(258) " "Inferred latch for \"Y_Food_5\[2\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[3\] Game.v(258) " "Inferred latch for \"Y_Food_5\[3\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[4\] Game.v(258) " "Inferred latch for \"Y_Food_5\[4\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[5\] Game.v(258) " "Inferred latch for \"Y_Food_5\[5\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[6\] Game.v(258) " "Inferred latch for \"Y_Food_5\[6\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[7\] Game.v(258) " "Inferred latch for \"Y_Food_5\[7\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[8\] Game.v(258) " "Inferred latch for \"Y_Food_5\[8\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[9\] Game.v(258) " "Inferred latch for \"Y_Food_5\[9\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_5\[10\] Game.v(258) " "Inferred latch for \"Y_Food_5\[10\]\" at Game.v(258)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[0\] Game.v(255) " "Inferred latch for \"Y_Food_4\[0\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[1\] Game.v(255) " "Inferred latch for \"Y_Food_4\[1\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[2\] Game.v(255) " "Inferred latch for \"Y_Food_4\[2\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[3\] Game.v(255) " "Inferred latch for \"Y_Food_4\[3\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[4\] Game.v(255) " "Inferred latch for \"Y_Food_4\[4\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[5\] Game.v(255) " "Inferred latch for \"Y_Food_4\[5\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[6\] Game.v(255) " "Inferred latch for \"Y_Food_4\[6\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[7\] Game.v(255) " "Inferred latch for \"Y_Food_4\[7\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[8\] Game.v(255) " "Inferred latch for \"Y_Food_4\[8\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[9\] Game.v(255) " "Inferred latch for \"Y_Food_4\[9\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_4\[10\] Game.v(255) " "Inferred latch for \"Y_Food_4\[10\]\" at Game.v(255)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576696 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[0\] Game.v(249) " "Inferred latch for \"Y_Food_2\[0\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[1\] Game.v(249) " "Inferred latch for \"Y_Food_2\[1\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[2\] Game.v(249) " "Inferred latch for \"Y_Food_2\[2\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[3\] Game.v(249) " "Inferred latch for \"Y_Food_2\[3\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[4\] Game.v(249) " "Inferred latch for \"Y_Food_2\[4\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[5\] Game.v(249) " "Inferred latch for \"Y_Food_2\[5\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[6\] Game.v(249) " "Inferred latch for \"Y_Food_2\[6\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[7\] Game.v(249) " "Inferred latch for \"Y_Food_2\[7\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[8\] Game.v(249) " "Inferred latch for \"Y_Food_2\[8\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[9\] Game.v(249) " "Inferred latch for \"Y_Food_2\[9\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_2\[10\] Game.v(249) " "Inferred latch for \"Y_Food_2\[10\]\" at Game.v(249)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 249 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[0\] Game.v(246) " "Inferred latch for \"Y_Food_1\[0\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[1\] Game.v(246) " "Inferred latch for \"Y_Food_1\[1\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[2\] Game.v(246) " "Inferred latch for \"Y_Food_1\[2\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[3\] Game.v(246) " "Inferred latch for \"Y_Food_1\[3\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[4\] Game.v(246) " "Inferred latch for \"Y_Food_1\[4\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[5\] Game.v(246) " "Inferred latch for \"Y_Food_1\[5\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[6\] Game.v(246) " "Inferred latch for \"Y_Food_1\[6\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[7\] Game.v(246) " "Inferred latch for \"Y_Food_1\[7\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[8\] Game.v(246) " "Inferred latch for \"Y_Food_1\[8\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[9\] Game.v(246) " "Inferred latch for \"Y_Food_1\[9\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Food_1\[10\] Game.v(246) " "Inferred latch for \"Y_Food_1\[10\]\" at Game.v(246)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[0\] Game.v(242) " "Inferred latch for \"X_Food_5\[0\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[1\] Game.v(242) " "Inferred latch for \"X_Food_5\[1\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[2\] Game.v(242) " "Inferred latch for \"X_Food_5\[2\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[3\] Game.v(242) " "Inferred latch for \"X_Food_5\[3\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576697 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[4\] Game.v(242) " "Inferred latch for \"X_Food_5\[4\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[5\] Game.v(242) " "Inferred latch for \"X_Food_5\[5\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[6\] Game.v(242) " "Inferred latch for \"X_Food_5\[6\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[7\] Game.v(242) " "Inferred latch for \"X_Food_5\[7\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[8\] Game.v(242) " "Inferred latch for \"X_Food_5\[8\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[9\] Game.v(242) " "Inferred latch for \"X_Food_5\[9\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_5\[10\] Game.v(242) " "Inferred latch for \"X_Food_5\[10\]\" at Game.v(242)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[0\] Game.v(239) " "Inferred latch for \"X_Food_4\[0\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[1\] Game.v(239) " "Inferred latch for \"X_Food_4\[1\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[2\] Game.v(239) " "Inferred latch for \"X_Food_4\[2\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[3\] Game.v(239) " "Inferred latch for \"X_Food_4\[3\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[4\] Game.v(239) " "Inferred latch for \"X_Food_4\[4\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[5\] Game.v(239) " "Inferred latch for \"X_Food_4\[5\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[6\] Game.v(239) " "Inferred latch for \"X_Food_4\[6\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[7\] Game.v(239) " "Inferred latch for \"X_Food_4\[7\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[8\] Game.v(239) " "Inferred latch for \"X_Food_4\[8\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[9\] Game.v(239) " "Inferred latch for \"X_Food_4\[9\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_4\[10\] Game.v(239) " "Inferred latch for \"X_Food_4\[10\]\" at Game.v(239)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[0\] Game.v(236) " "Inferred latch for \"X_Food_3\[0\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[1\] Game.v(236) " "Inferred latch for \"X_Food_3\[1\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[2\] Game.v(236) " "Inferred latch for \"X_Food_3\[2\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[3\] Game.v(236) " "Inferred latch for \"X_Food_3\[3\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[4\] Game.v(236) " "Inferred latch for \"X_Food_3\[4\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576698 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[5\] Game.v(236) " "Inferred latch for \"X_Food_3\[5\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[6\] Game.v(236) " "Inferred latch for \"X_Food_3\[6\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[7\] Game.v(236) " "Inferred latch for \"X_Food_3\[7\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[8\] Game.v(236) " "Inferred latch for \"X_Food_3\[8\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[9\] Game.v(236) " "Inferred latch for \"X_Food_3\[9\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_3\[10\] Game.v(236) " "Inferred latch for \"X_Food_3\[10\]\" at Game.v(236)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[0\] Game.v(233) " "Inferred latch for \"X_Food_2\[0\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[1\] Game.v(233) " "Inferred latch for \"X_Food_2\[1\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[2\] Game.v(233) " "Inferred latch for \"X_Food_2\[2\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[3\] Game.v(233) " "Inferred latch for \"X_Food_2\[3\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[4\] Game.v(233) " "Inferred latch for \"X_Food_2\[4\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[5\] Game.v(233) " "Inferred latch for \"X_Food_2\[5\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[6\] Game.v(233) " "Inferred latch for \"X_Food_2\[6\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[7\] Game.v(233) " "Inferred latch for \"X_Food_2\[7\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[8\] Game.v(233) " "Inferred latch for \"X_Food_2\[8\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[9\] Game.v(233) " "Inferred latch for \"X_Food_2\[9\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_2\[10\] Game.v(233) " "Inferred latch for \"X_Food_2\[10\]\" at Game.v(233)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[0\] Game.v(230) " "Inferred latch for \"X_Food_1\[0\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[1\] Game.v(230) " "Inferred latch for \"X_Food_1\[1\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[2\] Game.v(230) " "Inferred latch for \"X_Food_1\[2\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[3\] Game.v(230) " "Inferred latch for \"X_Food_1\[3\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[4\] Game.v(230) " "Inferred latch for \"X_Food_1\[4\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[5\] Game.v(230) " "Inferred latch for \"X_Food_1\[5\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[6\] Game.v(230) " "Inferred latch for \"X_Food_1\[6\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[7\] Game.v(230) " "Inferred latch for \"X_Food_1\[7\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[8\] Game.v(230) " "Inferred latch for \"X_Food_1\[8\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[9\] Game.v(230) " "Inferred latch for \"X_Food_1\[9\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576699 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Food_1\[10\] Game.v(230) " "Inferred latch for \"X_Food_1\[10\]\" at Game.v(230)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[0\] Game.v(226) " "Inferred latch for \"Y_Elf\[0\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[1\] Game.v(226) " "Inferred latch for \"Y_Elf\[1\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[2\] Game.v(226) " "Inferred latch for \"Y_Elf\[2\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[3\] Game.v(226) " "Inferred latch for \"Y_Elf\[3\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[4\] Game.v(226) " "Inferred latch for \"Y_Elf\[4\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[5\] Game.v(226) " "Inferred latch for \"Y_Elf\[5\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[6\] Game.v(226) " "Inferred latch for \"Y_Elf\[6\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[7\] Game.v(226) " "Inferred latch for \"Y_Elf\[7\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[8\] Game.v(226) " "Inferred latch for \"Y_Elf\[8\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[9\] Game.v(226) " "Inferred latch for \"Y_Elf\[9\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[10\] Game.v(226) " "Inferred latch for \"Y_Elf\[10\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Elf\[11\] Game.v(226) " "Inferred latch for \"Y_Elf\[11\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[0\] Game.v(226) " "Inferred latch for \"X_Elf\[0\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[1\] Game.v(226) " "Inferred latch for \"X_Elf\[1\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[2\] Game.v(226) " "Inferred latch for \"X_Elf\[2\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[3\] Game.v(226) " "Inferred latch for \"X_Elf\[3\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[4\] Game.v(226) " "Inferred latch for \"X_Elf\[4\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[5\] Game.v(226) " "Inferred latch for \"X_Elf\[5\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[6\] Game.v(226) " "Inferred latch for \"X_Elf\[6\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[7\] Game.v(226) " "Inferred latch for \"X_Elf\[7\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[8\] Game.v(226) " "Inferred latch for \"X_Elf\[8\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[9\] Game.v(226) " "Inferred latch for \"X_Elf\[9\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[10\] Game.v(226) " "Inferred latch for \"X_Elf\[10\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Elf\[11\] Game.v(226) " "Inferred latch for \"X_Elf\[11\]\" at Game.v(226)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[0\] Game.v(212) " "Inferred latch for \"y_Boss\[0\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[1\] Game.v(212) " "Inferred latch for \"y_Boss\[1\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576700 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[2\] Game.v(212) " "Inferred latch for \"y_Boss\[2\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[3\] Game.v(212) " "Inferred latch for \"y_Boss\[3\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[4\] Game.v(212) " "Inferred latch for \"y_Boss\[4\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[5\] Game.v(212) " "Inferred latch for \"y_Boss\[5\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[6\] Game.v(212) " "Inferred latch for \"y_Boss\[6\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[7\] Game.v(212) " "Inferred latch for \"y_Boss\[7\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[8\] Game.v(212) " "Inferred latch for \"y_Boss\[8\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Boss\[9\] Game.v(212) " "Inferred latch for \"y_Boss\[9\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[0\] Game.v(212) " "Inferred latch for \"x_Boss\[0\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[1\] Game.v(212) " "Inferred latch for \"x_Boss\[1\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[2\] Game.v(212) " "Inferred latch for \"x_Boss\[2\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[3\] Game.v(212) " "Inferred latch for \"x_Boss\[3\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[4\] Game.v(212) " "Inferred latch for \"x_Boss\[4\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[5\] Game.v(212) " "Inferred latch for \"x_Boss\[5\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[6\] Game.v(212) " "Inferred latch for \"x_Boss\[6\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[7\] Game.v(212) " "Inferred latch for \"x_Boss\[7\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[8\] Game.v(212) " "Inferred latch for \"x_Boss\[8\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Boss\[9\] Game.v(212) " "Inferred latch for \"x_Boss\[9\]\" at Game.v(212)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[0\] Game.v(185) " "Inferred latch for \"y2_Food_5\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[1\] Game.v(185) " "Inferred latch for \"y2_Food_5\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[2\] Game.v(185) " "Inferred latch for \"y2_Food_5\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[3\] Game.v(185) " "Inferred latch for \"y2_Food_5\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[4\] Game.v(185) " "Inferred latch for \"y2_Food_5\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[5\] Game.v(185) " "Inferred latch for \"y2_Food_5\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[6\] Game.v(185) " "Inferred latch for \"y2_Food_5\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[7\] Game.v(185) " "Inferred latch for \"y2_Food_5\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[8\] Game.v(185) " "Inferred latch for \"y2_Food_5\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_5\[9\] Game.v(185) " "Inferred latch for \"y2_Food_5\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576701 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[0\] Game.v(185) " "Inferred latch for \"x2_Food_5\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[1\] Game.v(185) " "Inferred latch for \"x2_Food_5\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[2\] Game.v(185) " "Inferred latch for \"x2_Food_5\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[3\] Game.v(185) " "Inferred latch for \"x2_Food_5\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[4\] Game.v(185) " "Inferred latch for \"x2_Food_5\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[5\] Game.v(185) " "Inferred latch for \"x2_Food_5\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[6\] Game.v(185) " "Inferred latch for \"x2_Food_5\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[7\] Game.v(185) " "Inferred latch for \"x2_Food_5\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[8\] Game.v(185) " "Inferred latch for \"x2_Food_5\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_5\[9\] Game.v(185) " "Inferred latch for \"x2_Food_5\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[0\] Game.v(185) " "Inferred latch for \"y2_Food_4\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[1\] Game.v(185) " "Inferred latch for \"y2_Food_4\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[2\] Game.v(185) " "Inferred latch for \"y2_Food_4\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[3\] Game.v(185) " "Inferred latch for \"y2_Food_4\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[4\] Game.v(185) " "Inferred latch for \"y2_Food_4\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[5\] Game.v(185) " "Inferred latch for \"y2_Food_4\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[6\] Game.v(185) " "Inferred latch for \"y2_Food_4\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[7\] Game.v(185) " "Inferred latch for \"y2_Food_4\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[8\] Game.v(185) " "Inferred latch for \"y2_Food_4\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_4\[9\] Game.v(185) " "Inferred latch for \"y2_Food_4\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[0\] Game.v(185) " "Inferred latch for \"x2_Food_4\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[1\] Game.v(185) " "Inferred latch for \"x2_Food_4\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[2\] Game.v(185) " "Inferred latch for \"x2_Food_4\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576702 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[3\] Game.v(185) " "Inferred latch for \"x2_Food_4\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[4\] Game.v(185) " "Inferred latch for \"x2_Food_4\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[5\] Game.v(185) " "Inferred latch for \"x2_Food_4\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[6\] Game.v(185) " "Inferred latch for \"x2_Food_4\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[7\] Game.v(185) " "Inferred latch for \"x2_Food_4\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[8\] Game.v(185) " "Inferred latch for \"x2_Food_4\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_4\[9\] Game.v(185) " "Inferred latch for \"x2_Food_4\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[0\] Game.v(185) " "Inferred latch for \"y2_Food_2\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[1\] Game.v(185) " "Inferred latch for \"y2_Food_2\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[2\] Game.v(185) " "Inferred latch for \"y2_Food_2\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[3\] Game.v(185) " "Inferred latch for \"y2_Food_2\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[4\] Game.v(185) " "Inferred latch for \"y2_Food_2\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[5\] Game.v(185) " "Inferred latch for \"y2_Food_2\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[6\] Game.v(185) " "Inferred latch for \"y2_Food_2\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[7\] Game.v(185) " "Inferred latch for \"y2_Food_2\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[8\] Game.v(185) " "Inferred latch for \"y2_Food_2\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_2\[9\] Game.v(185) " "Inferred latch for \"y2_Food_2\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[0\] Game.v(185) " "Inferred latch for \"x2_Food_2\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[1\] Game.v(185) " "Inferred latch for \"x2_Food_2\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[2\] Game.v(185) " "Inferred latch for \"x2_Food_2\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[3\] Game.v(185) " "Inferred latch for \"x2_Food_2\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[4\] Game.v(185) " "Inferred latch for \"x2_Food_2\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[5\] Game.v(185) " "Inferred latch for \"x2_Food_2\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[6\] Game.v(185) " "Inferred latch for \"x2_Food_2\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[7\] Game.v(185) " "Inferred latch for \"x2_Food_2\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[8\] Game.v(185) " "Inferred latch for \"x2_Food_2\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_2\[9\] Game.v(185) " "Inferred latch for \"x2_Food_2\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576703 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[0\] Game.v(185) " "Inferred latch for \"y2_Food_1\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[1\] Game.v(185) " "Inferred latch for \"y2_Food_1\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[2\] Game.v(185) " "Inferred latch for \"y2_Food_1\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[3\] Game.v(185) " "Inferred latch for \"y2_Food_1\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[4\] Game.v(185) " "Inferred latch for \"y2_Food_1\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[5\] Game.v(185) " "Inferred latch for \"y2_Food_1\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[6\] Game.v(185) " "Inferred latch for \"y2_Food_1\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[7\] Game.v(185) " "Inferred latch for \"y2_Food_1\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[8\] Game.v(185) " "Inferred latch for \"y2_Food_1\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2_Food_1\[9\] Game.v(185) " "Inferred latch for \"y2_Food_1\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[0\] Game.v(185) " "Inferred latch for \"x2_Food_1\[0\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[1\] Game.v(185) " "Inferred latch for \"x2_Food_1\[1\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[2\] Game.v(185) " "Inferred latch for \"x2_Food_1\[2\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[3\] Game.v(185) " "Inferred latch for \"x2_Food_1\[3\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[4\] Game.v(185) " "Inferred latch for \"x2_Food_1\[4\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[5\] Game.v(185) " "Inferred latch for \"x2_Food_1\[5\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[6\] Game.v(185) " "Inferred latch for \"x2_Food_1\[6\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[7\] Game.v(185) " "Inferred latch for \"x2_Food_1\[7\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[8\] Game.v(185) " "Inferred latch for \"x2_Food_1\[8\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x2_Food_1\[9\] Game.v(185) " "Inferred latch for \"x2_Food_1\[9\]\" at Game.v(185)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[0\] Game.v(159) " "Inferred latch for \"y1_Food_5\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[1\] Game.v(159) " "Inferred latch for \"y1_Food_5\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[2\] Game.v(159) " "Inferred latch for \"y1_Food_5\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[3\] Game.v(159) " "Inferred latch for \"y1_Food_5\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[4\] Game.v(159) " "Inferred latch for \"y1_Food_5\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[5\] Game.v(159) " "Inferred latch for \"y1_Food_5\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576704 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[6\] Game.v(159) " "Inferred latch for \"y1_Food_5\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[7\] Game.v(159) " "Inferred latch for \"y1_Food_5\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[8\] Game.v(159) " "Inferred latch for \"y1_Food_5\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_5\[9\] Game.v(159) " "Inferred latch for \"y1_Food_5\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[0\] Game.v(159) " "Inferred latch for \"x1_Food_5\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[1\] Game.v(159) " "Inferred latch for \"x1_Food_5\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[2\] Game.v(159) " "Inferred latch for \"x1_Food_5\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[3\] Game.v(159) " "Inferred latch for \"x1_Food_5\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[4\] Game.v(159) " "Inferred latch for \"x1_Food_5\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[5\] Game.v(159) " "Inferred latch for \"x1_Food_5\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[6\] Game.v(159) " "Inferred latch for \"x1_Food_5\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[7\] Game.v(159) " "Inferred latch for \"x1_Food_5\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[8\] Game.v(159) " "Inferred latch for \"x1_Food_5\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_5\[9\] Game.v(159) " "Inferred latch for \"x1_Food_5\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[0\] Game.v(159) " "Inferred latch for \"y1_Food_4\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[1\] Game.v(159) " "Inferred latch for \"y1_Food_4\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[2\] Game.v(159) " "Inferred latch for \"y1_Food_4\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[3\] Game.v(159) " "Inferred latch for \"y1_Food_4\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[4\] Game.v(159) " "Inferred latch for \"y1_Food_4\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[5\] Game.v(159) " "Inferred latch for \"y1_Food_4\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[6\] Game.v(159) " "Inferred latch for \"y1_Food_4\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[7\] Game.v(159) " "Inferred latch for \"y1_Food_4\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576705 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[8\] Game.v(159) " "Inferred latch for \"y1_Food_4\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_4\[9\] Game.v(159) " "Inferred latch for \"y1_Food_4\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[0\] Game.v(159) " "Inferred latch for \"x1_Food_4\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[1\] Game.v(159) " "Inferred latch for \"x1_Food_4\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[2\] Game.v(159) " "Inferred latch for \"x1_Food_4\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[3\] Game.v(159) " "Inferred latch for \"x1_Food_4\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[4\] Game.v(159) " "Inferred latch for \"x1_Food_4\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[5\] Game.v(159) " "Inferred latch for \"x1_Food_4\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[6\] Game.v(159) " "Inferred latch for \"x1_Food_4\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[7\] Game.v(159) " "Inferred latch for \"x1_Food_4\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[8\] Game.v(159) " "Inferred latch for \"x1_Food_4\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_4\[9\] Game.v(159) " "Inferred latch for \"x1_Food_4\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[0\] Game.v(159) " "Inferred latch for \"y1_Food_3\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[1\] Game.v(159) " "Inferred latch for \"y1_Food_3\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[2\] Game.v(159) " "Inferred latch for \"y1_Food_3\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[3\] Game.v(159) " "Inferred latch for \"y1_Food_3\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[4\] Game.v(159) " "Inferred latch for \"y1_Food_3\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[5\] Game.v(159) " "Inferred latch for \"y1_Food_3\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[6\] Game.v(159) " "Inferred latch for \"y1_Food_3\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[7\] Game.v(159) " "Inferred latch for \"y1_Food_3\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[8\] Game.v(159) " "Inferred latch for \"y1_Food_3\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_3\[9\] Game.v(159) " "Inferred latch for \"y1_Food_3\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[0\] Game.v(159) " "Inferred latch for \"x1_Food_3\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576706 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[1\] Game.v(159) " "Inferred latch for \"x1_Food_3\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[2\] Game.v(159) " "Inferred latch for \"x1_Food_3\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[3\] Game.v(159) " "Inferred latch for \"x1_Food_3\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[4\] Game.v(159) " "Inferred latch for \"x1_Food_3\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[5\] Game.v(159) " "Inferred latch for \"x1_Food_3\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[6\] Game.v(159) " "Inferred latch for \"x1_Food_3\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[7\] Game.v(159) " "Inferred latch for \"x1_Food_3\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[8\] Game.v(159) " "Inferred latch for \"x1_Food_3\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_3\[9\] Game.v(159) " "Inferred latch for \"x1_Food_3\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[0\] Game.v(159) " "Inferred latch for \"y1_Food_2\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[1\] Game.v(159) " "Inferred latch for \"y1_Food_2\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[2\] Game.v(159) " "Inferred latch for \"y1_Food_2\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[3\] Game.v(159) " "Inferred latch for \"y1_Food_2\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[4\] Game.v(159) " "Inferred latch for \"y1_Food_2\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[5\] Game.v(159) " "Inferred latch for \"y1_Food_2\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[6\] Game.v(159) " "Inferred latch for \"y1_Food_2\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[7\] Game.v(159) " "Inferred latch for \"y1_Food_2\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[8\] Game.v(159) " "Inferred latch for \"y1_Food_2\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_2\[9\] Game.v(159) " "Inferred latch for \"y1_Food_2\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[0\] Game.v(159) " "Inferred latch for \"x1_Food_2\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[1\] Game.v(159) " "Inferred latch for \"x1_Food_2\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[2\] Game.v(159) " "Inferred latch for \"x1_Food_2\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[3\] Game.v(159) " "Inferred latch for \"x1_Food_2\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[4\] Game.v(159) " "Inferred latch for \"x1_Food_2\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[5\] Game.v(159) " "Inferred latch for \"x1_Food_2\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[6\] Game.v(159) " "Inferred latch for \"x1_Food_2\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576707 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[7\] Game.v(159) " "Inferred latch for \"x1_Food_2\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[8\] Game.v(159) " "Inferred latch for \"x1_Food_2\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_2\[9\] Game.v(159) " "Inferred latch for \"x1_Food_2\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[0\] Game.v(159) " "Inferred latch for \"y1_Food_1\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[1\] Game.v(159) " "Inferred latch for \"y1_Food_1\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[2\] Game.v(159) " "Inferred latch for \"y1_Food_1\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[3\] Game.v(159) " "Inferred latch for \"y1_Food_1\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[4\] Game.v(159) " "Inferred latch for \"y1_Food_1\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[5\] Game.v(159) " "Inferred latch for \"y1_Food_1\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[6\] Game.v(159) " "Inferred latch for \"y1_Food_1\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[7\] Game.v(159) " "Inferred latch for \"y1_Food_1\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[8\] Game.v(159) " "Inferred latch for \"y1_Food_1\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1_Food_1\[9\] Game.v(159) " "Inferred latch for \"y1_Food_1\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[0\] Game.v(159) " "Inferred latch for \"x1_Food_1\[0\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[1\] Game.v(159) " "Inferred latch for \"x1_Food_1\[1\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[2\] Game.v(159) " "Inferred latch for \"x1_Food_1\[2\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[3\] Game.v(159) " "Inferred latch for \"x1_Food_1\[3\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[4\] Game.v(159) " "Inferred latch for \"x1_Food_1\[4\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[5\] Game.v(159) " "Inferred latch for \"x1_Food_1\[5\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[6\] Game.v(159) " "Inferred latch for \"x1_Food_1\[6\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[7\] Game.v(159) " "Inferred latch for \"x1_Food_1\[7\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[8\] Game.v(159) " "Inferred latch for \"x1_Food_1\[8\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x1_Food_1\[9\] Game.v(159) " "Inferred latch for \"x1_Food_1\[9\]\" at Game.v(159)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[0\] Game.v(139) " "Inferred latch for \"y_Elf\[0\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[1\] Game.v(139) " "Inferred latch for \"y_Elf\[1\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[2\] Game.v(139) " "Inferred latch for \"y_Elf\[2\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[3\] Game.v(139) " "Inferred latch for \"y_Elf\[3\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[4\] Game.v(139) " "Inferred latch for \"y_Elf\[4\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[5\] Game.v(139) " "Inferred latch for \"y_Elf\[5\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576708 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[6\] Game.v(139) " "Inferred latch for \"y_Elf\[6\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[7\] Game.v(139) " "Inferred latch for \"y_Elf\[7\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[8\] Game.v(139) " "Inferred latch for \"y_Elf\[8\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_Elf\[9\] Game.v(139) " "Inferred latch for \"y_Elf\[9\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[0\] Game.v(139) " "Inferred latch for \"x_Elf\[0\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[1\] Game.v(139) " "Inferred latch for \"x_Elf\[1\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[2\] Game.v(139) " "Inferred latch for \"x_Elf\[2\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[3\] Game.v(139) " "Inferred latch for \"x_Elf\[3\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[4\] Game.v(139) " "Inferred latch for \"x_Elf\[4\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[5\] Game.v(139) " "Inferred latch for \"x_Elf\[5\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[6\] Game.v(139) " "Inferred latch for \"x_Elf\[6\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[7\] Game.v(139) " "Inferred latch for \"x_Elf\[7\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[8\] Game.v(139) " "Inferred latch for \"x_Elf\[8\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_Elf\[9\] Game.v(139) " "Inferred latch for \"x_Elf\[9\]\" at Game.v(139)" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502576709 "|Game"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y_Food_4\[0\] " "Latch Y_Food_4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 375 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655502577220 ""}  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 255 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655502577220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y2_Food_4\[1\] " "Latch y2_Food_4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ver_counter\[2\] " "Ports D and ENA on the latch are fed by the same signal ver_counter\[2\]" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 375 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655502577221 ""}  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655502577221 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Game.v" "" { Text "D:/FPGA/0523_Hw/Hw/Game.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655502577851 "|Game|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655502577851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655502577917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655502578336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/0523_Hw/Hw/output_files/Game.map.smsg " "Generated suppressed messages file D:/FPGA/0523_Hw/Hw/output_files/Game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502578374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655502578452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655502578452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1078 " "Implemented 1078 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655502578499 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655502578499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1044 " "Implemented 1044 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655502578499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655502578499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655502578512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 05:49:38 2022 " "Processing ended: Sat Jun 18 05:49:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655502578512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655502578512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655502578512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655502578512 ""}
