// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_matmul_LoadMatricesFromDRAMToBRAM (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        MatA_BRAM_0_address0,
        MatA_BRAM_0_ce0,
        MatA_BRAM_0_we0,
        MatA_BRAM_0_d0,
        MatA_BRAM_1_address0,
        MatA_BRAM_1_ce0,
        MatA_BRAM_1_we0,
        MatA_BRAM_1_d0,
        MatA_BRAM_2_address0,
        MatA_BRAM_2_ce0,
        MatA_BRAM_2_we0,
        MatA_BRAM_2_d0,
        MatA_BRAM_3_address0,
        MatA_BRAM_3_ce0,
        MatA_BRAM_3_we0,
        MatA_BRAM_3_d0,
        m_axi_MatA_AWVALID,
        m_axi_MatA_AWREADY,
        m_axi_MatA_AWADDR,
        m_axi_MatA_AWID,
        m_axi_MatA_AWLEN,
        m_axi_MatA_AWSIZE,
        m_axi_MatA_AWBURST,
        m_axi_MatA_AWLOCK,
        m_axi_MatA_AWCACHE,
        m_axi_MatA_AWPROT,
        m_axi_MatA_AWQOS,
        m_axi_MatA_AWREGION,
        m_axi_MatA_AWUSER,
        m_axi_MatA_WVALID,
        m_axi_MatA_WREADY,
        m_axi_MatA_WDATA,
        m_axi_MatA_WSTRB,
        m_axi_MatA_WLAST,
        m_axi_MatA_WID,
        m_axi_MatA_WUSER,
        m_axi_MatA_ARVALID,
        m_axi_MatA_ARREADY,
        m_axi_MatA_ARADDR,
        m_axi_MatA_ARID,
        m_axi_MatA_ARLEN,
        m_axi_MatA_ARSIZE,
        m_axi_MatA_ARBURST,
        m_axi_MatA_ARLOCK,
        m_axi_MatA_ARCACHE,
        m_axi_MatA_ARPROT,
        m_axi_MatA_ARQOS,
        m_axi_MatA_ARREGION,
        m_axi_MatA_ARUSER,
        m_axi_MatA_RVALID,
        m_axi_MatA_RREADY,
        m_axi_MatA_RDATA,
        m_axi_MatA_RLAST,
        m_axi_MatA_RID,
        m_axi_MatA_RFIFONUM,
        m_axi_MatA_RUSER,
        m_axi_MatA_RRESP,
        m_axi_MatA_BVALID,
        m_axi_MatA_BREADY,
        m_axi_MatA_BRESP,
        m_axi_MatA_BID,
        m_axi_MatA_BUSER,
        MatA_DRAM,
        MatB_BRAM_0_address0,
        MatB_BRAM_0_ce0,
        MatB_BRAM_0_we0,
        MatB_BRAM_0_d0,
        MatB_BRAM_1_address0,
        MatB_BRAM_1_ce0,
        MatB_BRAM_1_we0,
        MatB_BRAM_1_d0,
        MatB_BRAM_2_address0,
        MatB_BRAM_2_ce0,
        MatB_BRAM_2_we0,
        MatB_BRAM_2_d0,
        MatB_BRAM_3_address0,
        MatB_BRAM_3_ce0,
        MatB_BRAM_3_we0,
        MatB_BRAM_3_d0,
        m_axi_MatB_AWVALID,
        m_axi_MatB_AWREADY,
        m_axi_MatB_AWADDR,
        m_axi_MatB_AWID,
        m_axi_MatB_AWLEN,
        m_axi_MatB_AWSIZE,
        m_axi_MatB_AWBURST,
        m_axi_MatB_AWLOCK,
        m_axi_MatB_AWCACHE,
        m_axi_MatB_AWPROT,
        m_axi_MatB_AWQOS,
        m_axi_MatB_AWREGION,
        m_axi_MatB_AWUSER,
        m_axi_MatB_WVALID,
        m_axi_MatB_WREADY,
        m_axi_MatB_WDATA,
        m_axi_MatB_WSTRB,
        m_axi_MatB_WLAST,
        m_axi_MatB_WID,
        m_axi_MatB_WUSER,
        m_axi_MatB_ARVALID,
        m_axi_MatB_ARREADY,
        m_axi_MatB_ARADDR,
        m_axi_MatB_ARID,
        m_axi_MatB_ARLEN,
        m_axi_MatB_ARSIZE,
        m_axi_MatB_ARBURST,
        m_axi_MatB_ARLOCK,
        m_axi_MatB_ARCACHE,
        m_axi_MatB_ARPROT,
        m_axi_MatB_ARQOS,
        m_axi_MatB_ARREGION,
        m_axi_MatB_ARUSER,
        m_axi_MatB_RVALID,
        m_axi_MatB_RREADY,
        m_axi_MatB_RDATA,
        m_axi_MatB_RLAST,
        m_axi_MatB_RID,
        m_axi_MatB_RFIFONUM,
        m_axi_MatB_RUSER,
        m_axi_MatB_RRESP,
        m_axi_MatB_BVALID,
        m_axi_MatB_BREADY,
        m_axi_MatB_BRESP,
        m_axi_MatB_BID,
        m_axi_MatB_BUSER,
        MatB_DRAM,
        counter,
        ap_return
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] MatA_BRAM_0_address0;
output   MatA_BRAM_0_ce0;
output   MatA_BRAM_0_we0;
output  [15:0] MatA_BRAM_0_d0;
output  [7:0] MatA_BRAM_1_address0;
output   MatA_BRAM_1_ce0;
output   MatA_BRAM_1_we0;
output  [15:0] MatA_BRAM_1_d0;
output  [7:0] MatA_BRAM_2_address0;
output   MatA_BRAM_2_ce0;
output   MatA_BRAM_2_we0;
output  [15:0] MatA_BRAM_2_d0;
output  [7:0] MatA_BRAM_3_address0;
output   MatA_BRAM_3_ce0;
output   MatA_BRAM_3_we0;
output  [15:0] MatA_BRAM_3_d0;
output   m_axi_MatA_AWVALID;
input   m_axi_MatA_AWREADY;
output  [63:0] m_axi_MatA_AWADDR;
output  [0:0] m_axi_MatA_AWID;
output  [31:0] m_axi_MatA_AWLEN;
output  [2:0] m_axi_MatA_AWSIZE;
output  [1:0] m_axi_MatA_AWBURST;
output  [1:0] m_axi_MatA_AWLOCK;
output  [3:0] m_axi_MatA_AWCACHE;
output  [2:0] m_axi_MatA_AWPROT;
output  [3:0] m_axi_MatA_AWQOS;
output  [3:0] m_axi_MatA_AWREGION;
output  [0:0] m_axi_MatA_AWUSER;
output   m_axi_MatA_WVALID;
input   m_axi_MatA_WREADY;
output  [15:0] m_axi_MatA_WDATA;
output  [1:0] m_axi_MatA_WSTRB;
output   m_axi_MatA_WLAST;
output  [0:0] m_axi_MatA_WID;
output  [0:0] m_axi_MatA_WUSER;
output   m_axi_MatA_ARVALID;
input   m_axi_MatA_ARREADY;
output  [63:0] m_axi_MatA_ARADDR;
output  [0:0] m_axi_MatA_ARID;
output  [31:0] m_axi_MatA_ARLEN;
output  [2:0] m_axi_MatA_ARSIZE;
output  [1:0] m_axi_MatA_ARBURST;
output  [1:0] m_axi_MatA_ARLOCK;
output  [3:0] m_axi_MatA_ARCACHE;
output  [2:0] m_axi_MatA_ARPROT;
output  [3:0] m_axi_MatA_ARQOS;
output  [3:0] m_axi_MatA_ARREGION;
output  [0:0] m_axi_MatA_ARUSER;
input   m_axi_MatA_RVALID;
output   m_axi_MatA_RREADY;
input  [15:0] m_axi_MatA_RDATA;
input   m_axi_MatA_RLAST;
input  [0:0] m_axi_MatA_RID;
input  [9:0] m_axi_MatA_RFIFONUM;
input  [0:0] m_axi_MatA_RUSER;
input  [1:0] m_axi_MatA_RRESP;
input   m_axi_MatA_BVALID;
output   m_axi_MatA_BREADY;
input  [1:0] m_axi_MatA_BRESP;
input  [0:0] m_axi_MatA_BID;
input  [0:0] m_axi_MatA_BUSER;
input  [63:0] MatA_DRAM;
output  [7:0] MatB_BRAM_0_address0;
output   MatB_BRAM_0_ce0;
output   MatB_BRAM_0_we0;
output  [15:0] MatB_BRAM_0_d0;
output  [7:0] MatB_BRAM_1_address0;
output   MatB_BRAM_1_ce0;
output   MatB_BRAM_1_we0;
output  [15:0] MatB_BRAM_1_d0;
output  [7:0] MatB_BRAM_2_address0;
output   MatB_BRAM_2_ce0;
output   MatB_BRAM_2_we0;
output  [15:0] MatB_BRAM_2_d0;
output  [7:0] MatB_BRAM_3_address0;
output   MatB_BRAM_3_ce0;
output   MatB_BRAM_3_we0;
output  [15:0] MatB_BRAM_3_d0;
output   m_axi_MatB_AWVALID;
input   m_axi_MatB_AWREADY;
output  [63:0] m_axi_MatB_AWADDR;
output  [0:0] m_axi_MatB_AWID;
output  [31:0] m_axi_MatB_AWLEN;
output  [2:0] m_axi_MatB_AWSIZE;
output  [1:0] m_axi_MatB_AWBURST;
output  [1:0] m_axi_MatB_AWLOCK;
output  [3:0] m_axi_MatB_AWCACHE;
output  [2:0] m_axi_MatB_AWPROT;
output  [3:0] m_axi_MatB_AWQOS;
output  [3:0] m_axi_MatB_AWREGION;
output  [0:0] m_axi_MatB_AWUSER;
output   m_axi_MatB_WVALID;
input   m_axi_MatB_WREADY;
output  [15:0] m_axi_MatB_WDATA;
output  [1:0] m_axi_MatB_WSTRB;
output   m_axi_MatB_WLAST;
output  [0:0] m_axi_MatB_WID;
output  [0:0] m_axi_MatB_WUSER;
output   m_axi_MatB_ARVALID;
input   m_axi_MatB_ARREADY;
output  [63:0] m_axi_MatB_ARADDR;
output  [0:0] m_axi_MatB_ARID;
output  [31:0] m_axi_MatB_ARLEN;
output  [2:0] m_axi_MatB_ARSIZE;
output  [1:0] m_axi_MatB_ARBURST;
output  [1:0] m_axi_MatB_ARLOCK;
output  [3:0] m_axi_MatB_ARCACHE;
output  [2:0] m_axi_MatB_ARPROT;
output  [3:0] m_axi_MatB_ARQOS;
output  [3:0] m_axi_MatB_ARREGION;
output  [0:0] m_axi_MatB_ARUSER;
input   m_axi_MatB_RVALID;
output   m_axi_MatB_RREADY;
input  [15:0] m_axi_MatB_RDATA;
input   m_axi_MatB_RLAST;
input  [0:0] m_axi_MatB_RID;
input  [9:0] m_axi_MatB_RFIFONUM;
input  [0:0] m_axi_MatB_RUSER;
input  [1:0] m_axi_MatB_RRESP;
input   m_axi_MatB_BVALID;
output   m_axi_MatB_BREADY;
input  [1:0] m_axi_MatB_BRESP;
input  [0:0] m_axi_MatB_BID;
input  [0:0] m_axi_MatB_BUSER;
input  [63:0] MatB_DRAM;
input  [10:0] counter;
output  [10:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_MatA_ARVALID;
reg[63:0] m_axi_MatA_ARADDR;
reg[0:0] m_axi_MatA_ARID;
reg[31:0] m_axi_MatA_ARLEN;
reg[2:0] m_axi_MatA_ARSIZE;
reg[1:0] m_axi_MatA_ARBURST;
reg[1:0] m_axi_MatA_ARLOCK;
reg[3:0] m_axi_MatA_ARCACHE;
reg[2:0] m_axi_MatA_ARPROT;
reg[3:0] m_axi_MatA_ARQOS;
reg[3:0] m_axi_MatA_ARREGION;
reg[0:0] m_axi_MatA_ARUSER;
reg m_axi_MatA_RREADY;
reg m_axi_MatB_ARVALID;
reg m_axi_MatB_RREADY;
reg[10:0] ap_return;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    MatA_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    ap_block_state1;
reg   [5:0] tmp_reg_217;
wire    ap_CS_fsm_state4;
wire   [16:0] mul_ln51_fu_171_p2;
reg   [16:0] mul_ln51_reg_222;
wire    ap_CS_fsm_state5;
reg   [62:0] trunc_ln_reg_227;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state15;
wire   [5:0] empty_48_fu_206_p1;
reg   [5:0] empty_48_reg_243;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_done;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_idle;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_ready;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWVALID;
wire   [63:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWADDR;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWID;
wire   [31:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWLEN;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWSIZE;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWBURST;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWLOCK;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWCACHE;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWPROT;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWQOS;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWREGION;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WVALID;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WDATA;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WSTRB;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WLAST;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WID;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARVALID;
wire   [63:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARADDR;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARID;
wire   [31:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLEN;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARSIZE;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARBURST;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLOCK;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARCACHE;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARPROT;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARQOS;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARREGION;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_RREADY;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_BREADY;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_d0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_done;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_idle;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_ready;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWVALID;
wire   [63:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWADDR;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWID;
wire   [31:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWLEN;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWSIZE;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWBURST;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWLOCK;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWCACHE;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWPROT;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWQOS;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWREGION;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WVALID;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WDATA;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WSTRB;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WLAST;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WID;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARVALID;
wire   [63:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARADDR;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARID;
wire   [31:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLEN;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARSIZE;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARBURST;
wire   [1:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLOCK;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARCACHE;
wire   [2:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARPROT;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARQOS;
wire   [3:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARREGION;
wire   [0:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARUSER;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_RREADY;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_BREADY;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_d0;
wire   [7:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_address0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_ce0;
wire    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_we0;
wire   [15:0] grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_d0;
reg    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg;
wire  signed [63:0] sext_ln51_fu_196_p1;
wire   [6:0] grp_fu_135_p1;
wire   [10:0] mul_fu_144_p0;
wire   [12:0] mul_fu_144_p1;
wire   [22:0] mul_fu_144_p2;
wire   [7:0] shl_ln_fu_160_p3;
wire   [7:0] mul_ln51_fu_171_p0;
wire   [9:0] mul_ln51_fu_171_p1;
wire   [63:0] zext_ln51_1_fu_177_p1;
wire   [63:0] add_ln51_fu_180_p2;
wire   [5:0] grp_fu_135_p2;
reg    grp_fu_135_ap_start;
wire    grp_fu_135_ap_done;
reg    grp_fu_135_ce;
reg   [10:0] ap_return_preg;
reg    ap_block_state16_on_subcall_done;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire   [22:0] mul_fu_144_p00;
wire   [16:0] mul_ln51_fu_171_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 16'd1;
#0 grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg = 1'b0;
#0 grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg = 1'b0;
#0 ap_return_preg = 11'd0;
end

real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1 grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start),
    .ap_done(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_done),
    .ap_idle(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_idle),
    .ap_ready(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_ready),
    .m_axi_MatA_AWVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWVALID),
    .m_axi_MatA_AWREADY(1'b0),
    .m_axi_MatA_AWADDR(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWADDR),
    .m_axi_MatA_AWID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWID),
    .m_axi_MatA_AWLEN(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWLEN),
    .m_axi_MatA_AWSIZE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWSIZE),
    .m_axi_MatA_AWBURST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWBURST),
    .m_axi_MatA_AWLOCK(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWLOCK),
    .m_axi_MatA_AWCACHE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWCACHE),
    .m_axi_MatA_AWPROT(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWPROT),
    .m_axi_MatA_AWQOS(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWQOS),
    .m_axi_MatA_AWREGION(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWREGION),
    .m_axi_MatA_AWUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_AWUSER),
    .m_axi_MatA_WVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WVALID),
    .m_axi_MatA_WREADY(1'b0),
    .m_axi_MatA_WDATA(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WDATA),
    .m_axi_MatA_WSTRB(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WSTRB),
    .m_axi_MatA_WLAST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WLAST),
    .m_axi_MatA_WID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WID),
    .m_axi_MatA_WUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_WUSER),
    .m_axi_MatA_ARVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARVALID),
    .m_axi_MatA_ARREADY(m_axi_MatA_ARREADY),
    .m_axi_MatA_ARADDR(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARADDR),
    .m_axi_MatA_ARID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARID),
    .m_axi_MatA_ARLEN(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLEN),
    .m_axi_MatA_ARSIZE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARSIZE),
    .m_axi_MatA_ARBURST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARBURST),
    .m_axi_MatA_ARLOCK(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLOCK),
    .m_axi_MatA_ARCACHE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARCACHE),
    .m_axi_MatA_ARPROT(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARPROT),
    .m_axi_MatA_ARQOS(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARQOS),
    .m_axi_MatA_ARREGION(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARREGION),
    .m_axi_MatA_ARUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARUSER),
    .m_axi_MatA_RVALID(m_axi_MatA_RVALID),
    .m_axi_MatA_RREADY(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_RREADY),
    .m_axi_MatA_RDATA(m_axi_MatA_RDATA),
    .m_axi_MatA_RLAST(m_axi_MatA_RLAST),
    .m_axi_MatA_RID(m_axi_MatA_RID),
    .m_axi_MatA_RFIFONUM(m_axi_MatA_RFIFONUM),
    .m_axi_MatA_RUSER(m_axi_MatA_RUSER),
    .m_axi_MatA_RRESP(m_axi_MatA_RRESP),
    .m_axi_MatA_BVALID(1'b0),
    .m_axi_MatA_BREADY(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_BREADY),
    .m_axi_MatA_BRESP(2'd0),
    .m_axi_MatA_BID(1'd0),
    .m_axi_MatA_BUSER(1'd0),
    .sext_ln51(trunc_ln_reg_227),
    .MatA_BRAM_3_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_address0),
    .MatA_BRAM_3_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_ce0),
    .MatA_BRAM_3_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_we0),
    .MatA_BRAM_3_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_d0),
    .MatA_BRAM_2_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_address0),
    .MatA_BRAM_2_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_ce0),
    .MatA_BRAM_2_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_we0),
    .MatA_BRAM_2_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_d0),
    .MatA_BRAM_1_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_address0),
    .MatA_BRAM_1_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_ce0),
    .MatA_BRAM_1_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_we0),
    .MatA_BRAM_1_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_d0),
    .MatA_BRAM_0_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_address0),
    .MatA_BRAM_0_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_ce0),
    .MatA_BRAM_0_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_we0),
    .MatA_BRAM_0_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_d0)
);

real_matmul_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2 grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start),
    .ap_done(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_done),
    .ap_idle(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_idle),
    .ap_ready(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_ready),
    .m_axi_MatB_AWVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWVALID),
    .m_axi_MatB_AWREADY(1'b0),
    .m_axi_MatB_AWADDR(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWADDR),
    .m_axi_MatB_AWID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWID),
    .m_axi_MatB_AWLEN(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWLEN),
    .m_axi_MatB_AWSIZE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWSIZE),
    .m_axi_MatB_AWBURST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWBURST),
    .m_axi_MatB_AWLOCK(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWLOCK),
    .m_axi_MatB_AWCACHE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWCACHE),
    .m_axi_MatB_AWPROT(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWPROT),
    .m_axi_MatB_AWQOS(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWQOS),
    .m_axi_MatB_AWREGION(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWREGION),
    .m_axi_MatB_AWUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_AWUSER),
    .m_axi_MatB_WVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WVALID),
    .m_axi_MatB_WREADY(1'b0),
    .m_axi_MatB_WDATA(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WDATA),
    .m_axi_MatB_WSTRB(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WSTRB),
    .m_axi_MatB_WLAST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WLAST),
    .m_axi_MatB_WID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WID),
    .m_axi_MatB_WUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_WUSER),
    .m_axi_MatB_ARVALID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARVALID),
    .m_axi_MatB_ARREADY(m_axi_MatB_ARREADY),
    .m_axi_MatB_ARADDR(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARADDR),
    .m_axi_MatB_ARID(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARID),
    .m_axi_MatB_ARLEN(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLEN),
    .m_axi_MatB_ARSIZE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARSIZE),
    .m_axi_MatB_ARBURST(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARBURST),
    .m_axi_MatB_ARLOCK(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLOCK),
    .m_axi_MatB_ARCACHE(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARCACHE),
    .m_axi_MatB_ARPROT(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARPROT),
    .m_axi_MatB_ARQOS(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARQOS),
    .m_axi_MatB_ARREGION(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARREGION),
    .m_axi_MatB_ARUSER(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARUSER),
    .m_axi_MatB_RVALID(m_axi_MatB_RVALID),
    .m_axi_MatB_RREADY(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_RREADY),
    .m_axi_MatB_RDATA(m_axi_MatB_RDATA),
    .m_axi_MatB_RLAST(m_axi_MatB_RLAST),
    .m_axi_MatB_RID(m_axi_MatB_RID),
    .m_axi_MatB_RFIFONUM(m_axi_MatB_RFIFONUM),
    .m_axi_MatB_RUSER(m_axi_MatB_RUSER),
    .m_axi_MatB_RRESP(m_axi_MatB_RRESP),
    .m_axi_MatB_BVALID(1'b0),
    .m_axi_MatB_BREADY(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_BREADY),
    .m_axi_MatB_BRESP(2'd0),
    .m_axi_MatB_BID(1'd0),
    .m_axi_MatB_BUSER(1'd0),
    .MatB_BRAM_3_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_address0),
    .MatB_BRAM_3_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_ce0),
    .MatB_BRAM_3_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_we0),
    .MatB_BRAM_3_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_d0),
    .MatB_BRAM_2_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_address0),
    .MatB_BRAM_2_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_ce0),
    .MatB_BRAM_2_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_we0),
    .MatB_BRAM_2_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_d0),
    .MatB_BRAM_1_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_address0),
    .MatB_BRAM_1_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_ce0),
    .MatB_BRAM_1_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_we0),
    .MatB_BRAM_1_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_d0),
    .MatB_BRAM_0_address0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_address0),
    .MatB_BRAM_0_ce0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_ce0),
    .MatB_BRAM_0_we0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_we0),
    .MatB_BRAM_0_d0(grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_d0),
    .rem_cast(empty_48_reg_243),
    .MatB_DRAM(MatB_DRAM)
);

real_matmul_urem_11ns_7ns_6_15_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 6 ))
urem_11ns_7ns_6_15_seq_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_135_ap_start),
    .done(grp_fu_135_ap_done),
    .din0(counter),
    .din1(grp_fu_135_p1),
    .ce(grp_fu_135_ce),
    .dout(grp_fu_135_p2)
);

real_matmul_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U19(
    .din0(mul_fu_144_p0),
    .din1(mul_fu_144_p1),
    .dout(mul_fu_144_p2)
);

real_matmul_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U20(
    .din0(mul_ln51_fu_171_p0),
    .din1(mul_ln51_fu_171_p1),
    .dout(mul_ln51_fu_171_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 11'd0;
    end else begin
        if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_return_preg <= counter;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg <= 1'b1;
        end else if ((grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_ready == 1'b1)) begin
            grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_ready == 1'b1)) begin
            grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        empty_48_reg_243 <= empty_48_fu_206_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_ln51_reg_222 <= mul_ln51_fu_171_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_reg_217 <= {{mul_fu_144_p2[22:17]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln_reg_227 <= {{add_ln51_fu_180_p2[63:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        MatA_blk_n_AR = m_axi_MatA_ARREADY;
    end else begin
        MatA_blk_n_AR = 1'b1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((m_axi_MatA_ARREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_return = counter;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_135_ap_start = 1'b1;
    end else begin
        grp_fu_135_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_135_ce = 1'b0;
    end else begin
        grp_fu_135_ce = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_MatA_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_MatA_ARADDR = sext_ln51_fu_196_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARADDR = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARADDR;
    end else begin
        m_axi_MatA_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARBURST = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARBURST;
    end else begin
        m_axi_MatA_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARCACHE = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARCACHE;
    end else begin
        m_axi_MatA_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARID = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARID;
    end else begin
        m_axi_MatA_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_MatA_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_MatA_ARLEN = 32'd600;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARLEN = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLEN;
    end else begin
        m_axi_MatA_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARLOCK = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARLOCK;
    end else begin
        m_axi_MatA_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARPROT = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARPROT;
    end else begin
        m_axi_MatA_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARQOS = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARQOS;
    end else begin
        m_axi_MatA_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARREGION = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARREGION;
    end else begin
        m_axi_MatA_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARSIZE = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARSIZE;
    end else begin
        m_axi_MatA_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARUSER = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARUSER;
    end else begin
        m_axi_MatA_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_MatA_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_MatA_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_ARVALID = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_ARVALID;
    end else begin
        m_axi_MatA_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatA_RREADY = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_m_axi_MatA_RREADY;
    end else begin
        m_axi_MatA_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatB_ARVALID = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARVALID;
    end else begin
        m_axi_MatB_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_MatB_RREADY = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_RREADY;
    end else begin
        m_axi_MatB_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((m_axi_MatA_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16_on_subcall_done) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MatA_BRAM_0_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_address0;

assign MatA_BRAM_0_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_ce0;

assign MatA_BRAM_0_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_d0;

assign MatA_BRAM_0_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_0_we0;

assign MatA_BRAM_1_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_address0;

assign MatA_BRAM_1_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_ce0;

assign MatA_BRAM_1_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_d0;

assign MatA_BRAM_1_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_1_we0;

assign MatA_BRAM_2_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_address0;

assign MatA_BRAM_2_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_ce0;

assign MatA_BRAM_2_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_d0;

assign MatA_BRAM_2_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_2_we0;

assign MatA_BRAM_3_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_address0;

assign MatA_BRAM_3_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_ce0;

assign MatA_BRAM_3_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_d0;

assign MatA_BRAM_3_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_MatA_BRAM_3_we0;

assign MatB_BRAM_0_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_address0;

assign MatB_BRAM_0_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_ce0;

assign MatB_BRAM_0_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_d0;

assign MatB_BRAM_0_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_0_we0;

assign MatB_BRAM_1_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_address0;

assign MatB_BRAM_1_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_ce0;

assign MatB_BRAM_1_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_d0;

assign MatB_BRAM_1_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_1_we0;

assign MatB_BRAM_2_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_address0;

assign MatB_BRAM_2_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_ce0;

assign MatB_BRAM_2_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_d0;

assign MatB_BRAM_2_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_2_we0;

assign MatB_BRAM_3_address0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_address0;

assign MatB_BRAM_3_ce0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_ce0;

assign MatB_BRAM_3_d0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_d0;

assign MatB_BRAM_3_we0 = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_MatB_BRAM_3_we0;

assign add_ln51_fu_180_p2 = (zext_ln51_1_fu_177_p1 + MatA_DRAM);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_done == 1'b0) | (grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_done == 1'b0));
end

assign empty_48_fu_206_p1 = grp_fu_135_p2[5:0];

assign grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_52_1_fu_103_ap_start_reg;

assign grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_ap_start_reg;

assign grp_fu_135_p1 = 11'd50;

assign m_axi_MatA_AWADDR = 64'd0;

assign m_axi_MatA_AWBURST = 2'd0;

assign m_axi_MatA_AWCACHE = 4'd0;

assign m_axi_MatA_AWID = 1'd0;

assign m_axi_MatA_AWLEN = 32'd0;

assign m_axi_MatA_AWLOCK = 2'd0;

assign m_axi_MatA_AWPROT = 3'd0;

assign m_axi_MatA_AWQOS = 4'd0;

assign m_axi_MatA_AWREGION = 4'd0;

assign m_axi_MatA_AWSIZE = 3'd0;

assign m_axi_MatA_AWUSER = 1'd0;

assign m_axi_MatA_AWVALID = 1'b0;

assign m_axi_MatA_BREADY = 1'b0;

assign m_axi_MatA_WDATA = 16'd0;

assign m_axi_MatA_WID = 1'd0;

assign m_axi_MatA_WLAST = 1'b0;

assign m_axi_MatA_WSTRB = 2'd0;

assign m_axi_MatA_WUSER = 1'd0;

assign m_axi_MatA_WVALID = 1'b0;

assign m_axi_MatB_ARADDR = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARADDR;

assign m_axi_MatB_ARBURST = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARBURST;

assign m_axi_MatB_ARCACHE = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARCACHE;

assign m_axi_MatB_ARID = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARID;

assign m_axi_MatB_ARLEN = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLEN;

assign m_axi_MatB_ARLOCK = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARLOCK;

assign m_axi_MatB_ARPROT = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARPROT;

assign m_axi_MatB_ARQOS = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARQOS;

assign m_axi_MatB_ARREGION = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARREGION;

assign m_axi_MatB_ARSIZE = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARSIZE;

assign m_axi_MatB_ARUSER = grp_LoadMatricesFromDRAMToBRAM_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_59_2_fu_118_m_axi_MatB_ARUSER;

assign m_axi_MatB_AWADDR = 64'd0;

assign m_axi_MatB_AWBURST = 2'd0;

assign m_axi_MatB_AWCACHE = 4'd0;

assign m_axi_MatB_AWID = 1'd0;

assign m_axi_MatB_AWLEN = 32'd0;

assign m_axi_MatB_AWLOCK = 2'd0;

assign m_axi_MatB_AWPROT = 3'd0;

assign m_axi_MatB_AWQOS = 4'd0;

assign m_axi_MatB_AWREGION = 4'd0;

assign m_axi_MatB_AWSIZE = 3'd0;

assign m_axi_MatB_AWUSER = 1'd0;

assign m_axi_MatB_AWVALID = 1'b0;

assign m_axi_MatB_BREADY = 1'b0;

assign m_axi_MatB_WDATA = 16'd0;

assign m_axi_MatB_WID = 1'd0;

assign m_axi_MatB_WLAST = 1'b0;

assign m_axi_MatB_WSTRB = 2'd0;

assign m_axi_MatB_WUSER = 1'd0;

assign m_axi_MatB_WVALID = 1'b0;

assign mul_fu_144_p0 = mul_fu_144_p00;

assign mul_fu_144_p00 = counter;

assign mul_fu_144_p1 = 23'd2622;

assign mul_ln51_fu_171_p0 = mul_ln51_fu_171_p00;

assign mul_ln51_fu_171_p00 = shl_ln_fu_160_p3;

assign mul_ln51_fu_171_p1 = 17'd300;

assign sext_ln51_fu_196_p1 = $signed(trunc_ln_reg_227);

assign shl_ln_fu_160_p3 = {{tmp_reg_217}, {2'd0}};

assign zext_ln51_1_fu_177_p1 = mul_ln51_reg_222;

endmodule //real_matmul_LoadMatricesFromDRAMToBRAM
