<stg><name>compute_I_enhanced21</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="2" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="55" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %I_enhanced_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* @I_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* @N_COPY_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* @mean_A_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* @mean_B_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln887, %hls_label_0_begin ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i:1  %icmp_ln887 = icmp eq i17 %indvar_flatten, -1472

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.i:2  %add_ln887 = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln887"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %icmp_ln887, label %compute_I_enhanced211.exit, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @mean_A_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:4  %tmp_V_212 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @mean_B_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_212"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:5  %tmp_V_213 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @N_COPY_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_213"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:6  %tmp_V_214 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @I_COPY_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_214"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_0_begin:7  %t_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_V, i16 0)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="48" op_0_bw="32">
<![CDATA[
hls_label_0_begin:8  %sext_ln1148 = sext i32 %tmp_V_213 to i48

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="52" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
hls_label_0_begin:11  %t_V_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_V_212, i16 0)

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="52" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="51" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="51" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="50" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="50" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="49" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="49" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="48" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="48" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="47" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="47" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="46" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="46" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="45" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="45" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="44" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="44" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="43" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="43" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="94" st_id="13" stage="42" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="42" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="96" st_id="14" stage="41" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="41" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="40" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="40" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="39" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="39" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="38" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="38" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="104" st_id="18" stage="37" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="37" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="36" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="36" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="108" st_id="20" stage="35" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="35" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="110" st_id="21" stage="34" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="111" st_id="21" stage="34" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="112" st_id="22" stage="33" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="113" st_id="22" stage="33" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="114" st_id="23" stage="32" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="115" st_id="23" stage="32" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="116" st_id="24" stage="31" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="117" st_id="24" stage="31" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="118" st_id="25" stage="30" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="30" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="29" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="29" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="122" st_id="27" stage="28" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="123" st_id="27" stage="28" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="124" st_id="28" stage="27" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="27" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="126" st_id="29" stage="26" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="127" st_id="29" stage="26" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="128" st_id="30" stage="25" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="129" st_id="30" stage="25" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="130" st_id="31" stage="24" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="131" st_id="31" stage="24" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="132" st_id="32" stage="23" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="133" st_id="32" stage="23" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="134" st_id="33" stage="22" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="135" st_id="33" stage="22" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="136" st_id="34" stage="21" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="137" st_id="34" stage="21" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="138" st_id="35" stage="20" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="139" st_id="35" stage="20" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="140" st_id="36" stage="19" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="141" st_id="36" stage="19" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="142" st_id="37" stage="18" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="143" st_id="37" stage="18" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="144" st_id="38" stage="17" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="145" st_id="38" stage="17" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="146" st_id="39" stage="16" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="147" st_id="39" stage="16" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="148" st_id="40" stage="15" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="149" st_id="40" stage="15" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="150" st_id="41" stage="14" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="151" st_id="41" stage="14" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="152" st_id="42" stage="13" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="153" st_id="42" stage="13" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="154" st_id="43" stage="12" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="155" st_id="43" stage="12" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="156" st_id="44" stage="11" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="157" st_id="44" stage="11" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="158" st_id="45" stage="10" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="159" st_id="45" stage="10" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="160" st_id="46" stage="9" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="161" st_id="46" stage="9" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="162" st_id="47" stage="8" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="163" st_id="47" stage="8" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="164" st_id="48" stage="7" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="165" st_id="48" stage="7" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="166" st_id="49" stage="6" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="167" st_id="49" stage="6" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="168" st_id="50" stage="5" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="169" st_id="50" stage="5" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="170" st_id="51" stage="4" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="171" st_id="51" stage="4" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="172" st_id="52" stage="3" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="173" st_id="52" stage="3" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="174" st_id="53" stage="2" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="175" st_id="53" stage="2" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="176" st_id="54" stage="1" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:9  %sdiv_ln1148 = sdiv i48 %t_V, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="177" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0_begin:10  %mean_a_V = trunc i48 %sdiv_ln1148 to i32

]]></Node>
<StgValue><ssdm name="mean_a_V"/></StgValue>
</operation>

<operation id="178" st_id="54" stage="1" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:12  %sdiv_ln1148_3 = sdiv i48 %t_V_3, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_3"/></StgValue>
</operation>

<operation id="179" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:13  %r_V = sext i32 %mean_a_V to i64

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="180" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0_begin:14  %sext_ln1118 = sext i32 %tmp_V_214 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="181" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_0_begin:15  %r_V_8 = mul nsw i64 %sext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="182" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="48" op_0_bw="64">
<![CDATA[
hls_label_0_begin:16  %trunc_ln700 = trunc i64 %r_V_8 to i48

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="183" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:17  %rhs_V = shl i48 %sdiv_ln1148_3, 16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="184" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
hls_label_0_begin:18  %ret_V_15 = add i48 %rhs_V, %trunc_ln700

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="185" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:19  %p_Val2_30 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_15, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="186" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
hls_label_0_begin:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %ret_V_15, i32 16)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="64">
<![CDATA[
hls_label_0_begin:21  %trunc_ln718 = trunc i64 %r_V_8 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln718"/></StgValue>
</operation>

<operation id="188" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0_begin:22  %r = icmp ne i15 %trunc_ln718, 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="189" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:23  %or_ln412 = or i1 %r, %tmp

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="190" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
hls_label_0_begin:24  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="191" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:25  %and_ln412 = and i1 %or_ln412, %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="192" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1">
<![CDATA[
hls_label_0_begin:26  %zext_ln412 = zext i1 %and_ln412 to i32

]]></Node>
<StgValue><ssdm name="zext_ln412"/></StgValue>
</operation>

<operation id="193" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:27  %p_Val2_33 = add nsw i32 %p_Val2_30, %zext_ln412

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="194" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="195" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %tmp_80_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_80_i"/></StgValue>
</operation>

<operation id="196" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="197" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:28  %sub_ln703 = sub i32 %tmp_V_214, %p_Val2_33

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="198" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:29  %shl_ln703 = shl i32 %sub_ln703, 3

]]></Node>
<StgValue><ssdm name="shl_ln703"/></StgValue>
</operation>

<operation id="199" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:30  %shl_ln703_1 = shl i32 %sub_ln703, 1

]]></Node>
<StgValue><ssdm name="shl_ln703_1"/></StgValue>
</operation>

<operation id="200" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:31  %shl_ln703_2 = shl i32 %p_Val2_33, 2

]]></Node>
<StgValue><ssdm name="shl_ln703_2"/></StgValue>
</operation>

<operation id="201" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:32  %sub_ln703_1 = sub i32 %shl_ln703_2, %p_Val2_33

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="202" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:33  %add_ln703 = add i32 %shl_ln703_1, %sub_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="203" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:34  %q_V = add i32 %add_ln703, %shl_ln703

]]></Node>
<StgValue><ssdm name="q_V"/></StgValue>
</operation>

<operation id="204" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:35  %shl_ln703_3 = shl i32 %q_V, 3

]]></Node>
<StgValue><ssdm name="shl_ln703_3"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:36  %shl_ln703_4 = shl i32 %q_V, 1

]]></Node>
<StgValue><ssdm name="shl_ln703_4"/></StgValue>
</operation>

<operation id="206" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:37  %add_ln703_2 = add i32 1966080, %shl_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="207" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:38  %q_V_2 = add i32 %add_ln703_2, %shl_ln703_3

]]></Node>
<StgValue><ssdm name="q_V_2"/></StgValue>
</operation>

<operation id="208" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0_begin:39  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %q_V_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="209" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0_begin:40  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %q_V_2, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="210" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0_begin:41  %trunc_ln851 = trunc i32 %q_V_2 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="211" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_begin:42  %icmp_ln851 = icmp eq i16 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="212" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_begin:43  %ret_V_14 = add i16 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="213" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0_begin:44  %select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_14

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="214" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0_begin:45  %tmp_30 = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="215" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:46  %tmp_81_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_81_i"/></StgValue>
</operation>

<operation id="216" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_0_begin:47  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln700"/></StgValue>
</operation>

<operation id="217" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0_begin:48  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %I_enhanced_data_stream_V, i16 %tmp_30)

]]></Node>
<StgValue><ssdm name="write_ln703"/></StgValue>
</operation>

<operation id="218" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_begin:49  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_81_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="219" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_begin:50  %empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_80_i)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="220" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:51  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="221" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
compute_I_enhanced211.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
