// Seed: 2498738075
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  assign id_1.id_2 = id_2;
  assign module_2.id_16 = 0;
endmodule
module module_1;
  tri id_1 = -1;
  assign id_1 = {id_1{id_1}};
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3,
    input wand id_4,
    output logic id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    output wand id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output wor id_17,
    input wor id_18,
    output supply1 id_19,
    input tri id_20
);
  localparam id_22 = 1 + -1;
  always if (1) id_5 = -1;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_22,
      id_22
  );
endmodule
