m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tck290/engr-ece/CME435/lab_5/cme435_lab5
Xdriver_sv_unit
Z1 DXx6 sv_std 3 std 0 22 <EOTafDcUY:cQeO^ICn]m3
Z2 !s110 1574455724
!i10b 1
!s100 Tz1oVIie9bL>N^@RnghEH1
IKSzj^SYZ7OoIU`iDH6GXQ0
VKSzj^SYZ7OoIU`iDH6GXQ0
!i103 1
S1
R0
Z3 w1574455709
8testbench/phase5_driver/driver.sv
Z4 Ftestbench/phase5_driver/driver.sv
Z5 Ftestbench/phase3_base/TransBase.sv
Z6 Ftestbench/phase8_coverage/coverage.sv
L1 4
Z7 OE;L;10.3a;59
r1
!s85 0
31
!s108 1574455723.969202
!s107 testbench/phase8_coverage/coverage.sv|testbench/phase3_base/TransBase.sv|testbench/phase5_driver/driver.sv|
!s90 -coveropt|3|+cover|testbench/phase5_driver/driver.sv|
!i113 0
Z8 !s102 -coveropt 3 +cover
Z9 o-coveropt 3 +cover -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vdut_top
R1
Z10 !s110 1574455723
!i10b 1
!s100 Om24il?Pbh0iL<d^BSeT91
IflCC0RBfG6`2LUTnO<_]]0
Z11 V`JN@9S9cnhjKRR_L]QIcM3
Z12 !s105 tbench_top_sv_unit
S1
R0
Z13 w1574452775
Z14 Fdut/dut_top.sv
Z15 8testbench/phase1_top/tbench_top.sv
Z16 Ftestbench/phase1_top/tbench_top.sv
L0 3
R7
r1
!s85 0
31
Z17 !s108 1574455723.672356
Z18 !s107 testbench/phase7_scoreboard/scoreboard.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|testbench/phase8_coverage/coverage.sv|testbench/phase5_driver/driver.sv|testbench/phase4_generator/generator.sv|testbench/phase3_base/TransBase.sv|testbench/phase2_environment/environment.sv|testbench/phase9_testcases/testbench_sanity_check.sv|dut/pdm_core.svp|dut/dut_top.sv|testbench/phase1_top/tbench_top.sv|testbench/phase1_top/interface.sv|
Z19 !s90 -coveropt|3|+cover|testbench/phase1_top/interface.sv|testbench/phase1_top/tbench_top.sv|
!i113 0
R8
R9
Xenvironment_sv_unit
R1
R10
!i10b 1
!s100 ebUU8;oCbX]D6]YacNCne0
Id=VZD1Ze4lYDIk04UkV`b1
Vd=VZD1Ze4lYDIk04UkV`b1
!i103 1
S1
R0
R3
8testbench/phase2_environment/environment.sv
Z20 Ftestbench/phase2_environment/environment.sv
Z21 Ftestbench/phase1_top/interface.sv
R5
Z22 Ftestbench/phase4_generator/generator.sv
R4
R6
Z23 Ftestbench/phase6_monitor/monitor.sv
Z24 Ftestbench/phase6_monitor/receiver.sv
Z25 Ftestbench/phase7_scoreboard/scoreboard.sv
L2 4
R7
r1
!s85 0
31
!s108 1574455723.770363
!s107 testbench/phase7_scoreboard/scoreboard.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|testbench/phase8_coverage/coverage.sv|testbench/phase5_driver/driver.sv|testbench/phase4_generator/generator.sv|testbench/phase3_base/TransBase.sv|testbench/phase1_top/interface.sv|testbench/phase2_environment/environment.sv|
!s90 -coveropt|3|+cover|testbench/phase2_environment/environment.sv|
!i113 0
R8
R9
Xgenerator_sv_unit
R1
R10
!i10b 1
!s100 MZQlaZ1A:GB:gzQ3MXnjk2
IXK0Q?Cm<e5d1mAZ<bGJ`a1
VXK0Q?Cm<e5d1mAZ<bGJ`a1
!i103 1
S1
R0
w1574442577
8testbench/phase4_generator/generator.sv
R22
R5
L1 4
R7
r1
!s85 0
31
!s108 1574455723.908596
!s107 testbench/phase3_base/TransBase.sv|testbench/phase4_generator/generator.sv|
!s90 -coveropt|3|+cover|testbench/phase4_generator/generator.sv|
!i113 0
R8
R9
Yintf
R1
Z26 !s110 1574455740
!i10b 1
!s100 RacQjOX;2o39mY7AZDoOW1
I?:@5:jIETKRMAkH`m0^:J1
R11
Z27 !s105 testbench_sanity_check_sv_unit
S1
R0
w1574442573
R21
R20
Z28 8testbench/phase9_testcases/testbench_sanity_check.sv
Z29 Ftestbench/phase9_testcases/testbench_sanity_check.sv
L0 4
R7
r1
!s85 0
31
Z30 !s108 1574455740.118248
Z31 !s107 testbench/phase7_scoreboard/scoreboard.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|testbench/phase8_coverage/coverage.sv|testbench/phase5_driver/driver.sv|testbench/phase4_generator/generator.sv|testbench/phase3_base/TransBase.sv|testbench/phase1_top/interface.sv|testbench/phase2_environment/environment.sv|testbench/phase9_testcases/testbench_sanity_check.sv|
Z32 !s90 -coveropt|3|+cover|+acc|+define+TESTBENCH_SANITY_CHECK|testbench/phase9_testcases/testbench_sanity_check.sv|
!i113 0
R8
Z33 o-coveropt 3 +cover +acc -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z34 !s92 -coveropt 3 +cover +acc +define+TESTBENCH_SANITY_CHECK -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Xmonitor_sv_unit
R1
R2
!i10b 1
!s100 3zCW`G_f@6IbV_dGaljM@3
I=:H`F@e512<n>V^DAY_N:1
V=:H`F@e512<n>V^DAY_N:1
!i103 1
S1
R0
Z35 w1574442590
8testbench/phase6_monitor/monitor.sv
R23
R5
R24
L1 4
R7
r1
!s85 0
31
Z36 !s108 1574455724.031081
Z37 !s107 testbench/phase3_base/TransBase.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|
Z38 !s90 -coveropt|3|+cover|testbench/phase6_monitor/monitor.sv|testbench/phase6_monitor/receiver.sv|
!i113 0
R8
R9
vUIO2RV9PC87goufBh97pXQ==
R1
R10
!i10b 0
!s100 0d;8ij5Dzl<K<kMZfRQ091
IMB]mkH?Z49ff<WEi0zJS=0
R11
!i8a 815022208
R12
S1
d.
Z39 Fnofile
R39
R39
L0 5
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R8
R9
nb35a1e5
vIDqWpZxq/xZ+BFolFr4ZmZtVaznjIWpG08WASY3ELDE=
R1
R10
!i10b 0
!s100 6[^_6Hh2bW7]d37T[:eS51
IgmfF@b`]KDXQZPbmK@bcm2
R11
!i8a 867134528
R12
S1
d.
R39
R39
R39
L0 5
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R8
R9
n69b9ee2
Xreceiver_sv_unit
R1
R2
!i10b 1
!s100 BQzAW4UQ3=G3bFcj8ioEl3
ITgRIJMo]TcE5Sdmd[E[_?1
VTgRIJMo]TcE5Sdmd[E[_?1
!i103 1
S1
R0
R35
R5
8testbench/phase6_monitor/receiver.sv
R24
L1 4
R7
r1
!s85 0
31
R36
R37
R38
!i113 0
R8
R9
Xscoreboard_sv_unit
R1
R2
!i10b 1
!s100 o2[Vz]zaAJd@3cD6`cZjQ3
I7:]n2;gP8G]DPGJ[6dWZV0
V7:]n2;gP8G]DPGJ[6dWZV0
!i103 1
S1
R0
w1574442593
8testbench/phase7_scoreboard/scoreboard.sv
R25
R5
L1 4
R7
r1
!s85 0
31
!s108 1574455724.097990
!s107 testbench/phase3_base/TransBase.sv|testbench/phase7_scoreboard/scoreboard.sv|
!s90 -coveropt|3|+cover|testbench/phase7_scoreboard/scoreboard.sv|
!i113 0
R8
R9
vtbench_top
R1
DXx4 work 18 tbench_top_sv_unit 0 22 eojFElZTC^z]Sk`6;[O123
R11
r1
!s85 0
31
!i10b 1
!s100 EYQPMR^NGaMS1X6l8XHf;3
Ik=FhVM?bfSjg^RLWlj<Lk3
R12
S1
R0
R13
R15
R16
L0 23
R7
R17
R18
R19
!i113 0
R8
R9
Ttbench_top_opt
R26
Veohnd9=0]SKb=hf;OonUE1
04 10 4 work tbench_top fast 0
o+acc
ntbench_top_opt
OE;O;10.3a;59
Xtbench_top_sv_unit
R1
VeojFElZTC^z]Sk`6;[O123
r1
!s85 0
31
!i10b 1
!s100 zG0zGD[Tj@SN@7eDd@BGJ0
IeojFElZTC^z]Sk`6;[O123
!i103 1
S1
R0
R3
R15
R16
R14
Fdut/pdm_core.svp
R29
R20
R21
R5
R22
R4
R6
R23
R24
R25
L6 4
R7
R17
R18
R19
!i113 0
R8
R9
4testbench
R1
DXx4 work 30 testbench_sanity_check_sv_unit 0 22 Ho]WUi4F8YfVd6RV6E^?X1
R11
r1
!s85 0
31
!i10b 1
!s100 zzVUlE8gSHj]hNRDOBGY11
I0F7[B:I5LkS<2On;28J>30
R27
S1
R0
w1574218226
R28
R29
L0 3
R7
R30
R31
R32
!i113 0
R8
R33
R34
Xtestbench_bnd_plse_coincidence_sv_unit
R1
VKGakB57?__2hnz`[gnhFA1
r1
!s85 0
31
!i10b 1
!s100 jEjP8b>6nHm1c[nH4;BUf3
IKGakB57?__2hnz`[gnhFA1
!i103 1
S1
R0
R3
8testbench/phase9_testcases/testbench_bnd_plse_coincidence.sv
Ftestbench/phase9_testcases/testbench_bnd_plse_coincidence.sv
R20
R21
R5
R22
R4
R6
R23
R24
R25
L3 4
R7
!s108 1574455724.368777
!s107 testbench/phase7_scoreboard/scoreboard.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|testbench/phase8_coverage/coverage.sv|testbench/phase5_driver/driver.sv|testbench/phase4_generator/generator.sv|testbench/phase3_base/TransBase.sv|testbench/phase1_top/interface.sv|testbench/phase2_environment/environment.sv|testbench/phase9_testcases/testbench_bnd_plse_coincidence.sv|
!s90 -coveropt|3|+cover|+acc|+define+TESTBENCH_BND_PLSE_COINCIDENCE|testbench/phase9_testcases/testbench_bnd_plse_coincidence.sv|
!i113 0
R8
R33
!s92 -coveropt 3 +cover +acc +define+TESTBENCH_BND_PLSE_COINCIDENCE -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Xtestbench_buffer_overflow_sv_unit
R1
VgViL<dIH6Ck4QlVOM?N2E0
r1
!s85 0
31
!i10b 1
!s100 l7WfkGjnTPX42m7FRj]>z1
IgViL<dIH6Ck4QlVOM?N2E0
!i103 1
S1
R0
R3
8testbench/phase9_testcases/testbench_buffer_overflow.sv
Ftestbench/phase9_testcases/testbench_buffer_overflow.sv
R20
R21
R5
R22
R4
R6
R23
R24
R25
L3 4
R7
!s108 1574455736.201420
!s107 testbench/phase7_scoreboard/scoreboard.sv|testbench/phase6_monitor/receiver.sv|testbench/phase6_monitor/monitor.sv|testbench/phase8_coverage/coverage.sv|testbench/phase5_driver/driver.sv|testbench/phase4_generator/generator.sv|testbench/phase3_base/TransBase.sv|testbench/phase1_top/interface.sv|testbench/phase2_environment/environment.sv|testbench/phase9_testcases/testbench_buffer_overflow.sv|
!s90 -coveropt|3|+cover|+acc|+define+TESTBENCH_BUFFER_OVERFLOW