

================================================================
== Vivado HLS Report for 'max_pool_32_8_s'
================================================================
* Date:           Sun Oct 29 21:11:05 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.290 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 us | 10.260 us |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y  |     1024|     1024|         3|          2|          1|   512|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    172|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|     103|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     103|    343|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln114_fu_422_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln97_fu_196_p2        |     +    |      0|  0|  14|           1|          10|
    |add_ln99_fu_344_p2        |     +    |      0|  0|  15|           1|           6|
    |m_fu_202_p2               |     +    |      0|  0|  15|           1|           6|
    |x_fu_240_p2               |     +    |      0|  0|  12|           1|           3|
    |y_fu_433_p2               |     +    |      0|  0|  12|           1|           3|
    |and_ln110_fu_234_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_228_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln97_fu_190_p2       |   icmp   |      0|  0|  13|          10|          11|
    |icmp_ln99_fu_208_p2       |   icmp   |      0|  0|  11|           6|           5|
    |or_ln110_1_fu_184_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln110_2_fu_405_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln110_3_fu_458_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln110_4_fu_464_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln110_5_fu_246_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln110_6_fu_266_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln110_fu_327_p2        |    or    |      0|  0|   3|           3|           1|
    |select_ln110_1_fu_350_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln110_2_fu_252_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln110_3_fu_360_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln110_4_fu_282_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln110_5_fu_290_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln110_6_fu_311_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln110_7_fu_319_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln110_fu_214_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln99_fu_438_p3     |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln110_fu_222_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 172|          55|          86|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten21_phi_fu_126_p4  |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_149_p4    |   9|          2|    6|         12|
    |ap_phi_mux_m_0_phi_fu_137_p4               |   9|          2|    6|         12|
    |ap_phi_mux_x_0_phi_fu_160_p4               |   9|          2|    3|          6|
    |ap_phi_mux_y_0_phi_fu_171_p4               |   9|          2|    3|          6|
    |indvar_flatten21_reg_122                   |   9|          2|   10|         20|
    |indvar_flatten_reg_145                     |   9|          2|    6|         12|
    |input_r_address0                           |  15|          3|    6|         18|
    |input_r_address1                           |  15|          3|    6|         18|
    |m_0_reg_133                                |   9|          2|    6|         12|
    |output_r_address0                          |  15|          3|    4|         12|
    |x_0_reg_156                                |   9|          2|    3|          6|
    |y_0_reg_167                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 171|         36|   74|        167|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln97_reg_483          |  10|   0|   10|          0|
    |add_ln99_reg_546          |   6|   0|    6|          0|
    |and_ln110_reg_504         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln97_reg_479         |   1|   0|    1|          0|
    |icmp_ln99_reg_493         |   1|   0|    1|          0|
    |indvar_flatten21_reg_122  |  10|   0|   10|          0|
    |indvar_flatten_reg_145    |   6|   0|    6|          0|
    |m_0_reg_133               |   6|   0|    6|          0|
    |m_reg_488                 |   6|   0|    6|          0|
    |or_ln110_2_reg_578        |   1|   0|    1|          0|
    |or_ln110_reg_536          |   2|   0|    3|          1|
    |output_addr_reg_583       |   4|   0|    4|          0|
    |select_ln110_1_reg_551    |   6|   0|    6|          0|
    |select_ln110_2_reg_514    |   3|   0|    3|          0|
    |select_ln110_3_reg_563    |   3|   0|    3|          0|
    |select_ln110_7_reg_530    |   2|   0|    3|          1|
    |select_ln110_reg_499      |   3|   0|    3|          0|
    |select_ln99_reg_593       |   6|   0|    6|          0|
    |trunc_ln110_reg_520       |   2|   0|    2|          0|
    |x_0_reg_156               |   3|   0|    3|          0|
    |x_reg_509                 |   3|   0|    3|          0|
    |y_0_reg_167               |   3|   0|    3|          0|
    |y_reg_588                 |   3|   0|    3|          0|
    |zext_ln110_reg_556        |   6|   0|    7|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 103|   0|  106|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<32, 8> | return value |
|input_r_address0   | out |    6|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r     |     array    |
|input_r_address1   | out |    6|  ap_memory |     input_r     |     array    |
|input_r_ce1        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q1         |  in |   32|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |    4|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |   32|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

