{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 19:31:48 2019 " "Info: Processing started: Wed Mar 20 19:31:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mytest6 -c mytest6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mytest6 -c mytest6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74161:inst\|f74161:sub\|104 " "Info: Detected gated clock \"74161:inst\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register 74161:inst1\|f74161:sub\|9 74161:inst1\|f74161:sub\|110 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.708 ns + Longest register register " "Info: + Longest register to register delay is 0.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LCFF_X21_Y1_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.272 ns) 0.553 ns 74161:inst1\|f74161:sub\|110~0 2 COMB LCCOMB_X21_Y1_N20 1 " "Info: 2: + IC(0.281 ns) + CELL(0.272 ns) = 0.553 ns; Loc. = LCCOMB_X21_Y1_N20; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|110~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|110~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.708 ns 74161:inst1\|f74161:sub\|110 3 REG LCFF_X21_Y1_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.708 ns; Loc. = LCFF_X21_Y1_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 60.31 % ) " "Info: Total cell delay = 0.427 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.281 ns ( 39.69 % ) " "Info: Total interconnect delay = 0.281 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.708 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.281ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.342 ns - Smallest " "Info: - Smallest clock skew is -0.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.193 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_W19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.712 ns) 2.747 ns 74161:inst\|f74161:sub\|110 2 REG LCFF_X21_Y1_N11 4 " "Info: 2: + IC(1.205 ns) + CELL(0.712 ns) = 2.747 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { clock 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.037 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.237 ns) + CELL(0.053 ns) = 3.037 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 3.918 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(0.881 ns) + CELL(0.000 ns) = 3.918 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.193 ns 74161:inst1\|f74161:sub\|110 5 REG LCFF_X21_Y1_N21 2 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.193 ns; Loc. = LCFF_X21_Y1_N21; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 42.62 % ) " "Info: Total cell delay = 2.213 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.980 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.980 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.535 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_W19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.712 ns) 2.747 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X21_Y1_N5 4 " "Info: 2: + IC(1.205 ns) + CELL(0.712 ns) = 2.747 ns; Loc. = LCFF_X21_Y1_N5; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { clock 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.346 ns) 3.379 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.286 ns) + CELL(0.346 ns) = 3.379 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 4.260 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(0.881 ns) + CELL(0.000 ns) = 4.260 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.535 ns 74161:inst1\|f74161:sub\|9 5 REG LCFF_X21_Y1_N31 7 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.535 ns; Loc. = LCFF_X21_Y1_N31; Fanout = 7; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 45.28 % ) " "Info: Total cell delay = 2.506 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 54.72 % ) " "Info: Total interconnect delay = 3.029 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|110~0 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.708 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|110~0 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.281ns 0.000ns } { 0.000ns 0.272ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { 74161:inst1|f74161:sub|110 {} } {  } {  } "" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74161:inst1\|f74161:sub\|99 74161:inst1\|f74161:sub\|99 clock 1 ps " "Info: Found hold time violation between source  pin or register \"74161:inst1\|f74161:sub\|99\" and destination pin or register \"74161:inst1\|f74161:sub\|99\" for clock \"clock\" (Hold time is 1 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.342 ns + Largest " "Info: + Largest clock skew is 0.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.535 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_W19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.712 ns) 2.747 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X21_Y1_N5 4 " "Info: 2: + IC(1.205 ns) + CELL(0.712 ns) = 2.747 ns; Loc. = LCFF_X21_Y1_N5; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { clock 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.346 ns) 3.379 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.286 ns) + CELL(0.346 ns) = 3.379 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 4.260 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(0.881 ns) + CELL(0.000 ns) = 4.260 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.535 ns 74161:inst1\|f74161:sub\|99 5 REG LCFF_X21_Y1_N17 2 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.535 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 45.28 % ) " "Info: Total cell delay = 2.506 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 54.72 % ) " "Info: Total interconnect delay = 3.029 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.193 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 5.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_W19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.712 ns) 2.747 ns 74161:inst\|f74161:sub\|110 2 REG LCFF_X21_Y1_N11 4 " "Info: 2: + IC(1.205 ns) + CELL(0.712 ns) = 2.747 ns; Loc. = LCFF_X21_Y1_N11; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { clock 74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.037 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.237 ns) + CELL(0.053 ns) = 3.037 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 3.918 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(0.881 ns) + CELL(0.000 ns) = 3.918 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.193 ns 74161:inst1\|f74161:sub\|99 5 REG LCFF_X21_Y1_N17 2 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.193 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 42.62 % ) " "Info: Total cell delay = 2.213 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.980 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.980 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns - Shortest register register " "Info: - Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LCFF_X21_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns 74161:inst1\|f74161:sub\|99~0 2 COMB LCCOMB_X21_Y1_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|99~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|99~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns 74161:inst1\|f74161:sub\|99 3 REG LCFF_X21_Y1_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 74161:inst1|f74161:sub|99~0 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|99~0 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { 74161:inst1|f74161:sub|99 {} 74161:inst1|f74161:sub|99~0 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { clock 74161:inst|f74161:sub|110 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|110 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.237ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { 74161:inst1|f74161:sub|99 74161:inst1|f74161:sub|99~0 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { 74161:inst1|f74161:sub|99 {} 74161:inst1|f74161:sub|99~0 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock qc2 74161:inst1\|f74161:sub\|99 9.386 ns register " "Info: tco from clock \"clock\" to destination pin \"qc2\" through register \"74161:inst1\|f74161:sub\|99\" is 9.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.535 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns clock 1 CLK PIN_W19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 296 24 192 312 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.712 ns) 2.747 ns 74161:inst\|f74161:sub\|99 2 REG LCFF_X21_Y1_N5 4 " "Info: 2: + IC(1.205 ns) + CELL(0.712 ns) = 2.747 ns; Loc. = LCFF_X21_Y1_N5; Fanout = 4; REG Node = '74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { clock 74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.346 ns) 3.379 ns 74161:inst\|f74161:sub\|104 3 COMB LCCOMB_X21_Y1_N26 1 " "Info: 3: + IC(0.286 ns) + CELL(0.346 ns) = 3.379 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = '74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 4.260 ns 74161:inst\|f74161:sub\|104~clkctrl 4 COMB CLKCTRL_G7 5 " "Info: 4: + IC(0.881 ns) + CELL(0.000 ns) = 4.260 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = '74161:inst\|f74161:sub\|104~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 5.535 ns 74161:inst1\|f74161:sub\|99 5 REG LCFF_X21_Y1_N17 2 " "Info: 5: + IC(0.657 ns) + CELL(0.618 ns) = 5.535 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 45.28 % ) " "Info: Total cell delay = 2.506 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 54.72 % ) " "Info: Total interconnect delay = 3.029 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.757 ns + Longest register pin " "Info: + Longest register to pin delay is 3.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|99 1 REG LCFF_X21_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 2; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(2.144 ns) 3.757 ns qc2 2 PIN PIN_V18 0 " "Info: 2: + IC(1.613 ns) + CELL(2.144 ns) = 3.757 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'qc2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.757 ns" { 74161:inst1|f74161:sub|99 qc2 } "NODE_NAME" } } { "mytest6.bdf" "" { Schematic "E:/mytest6/mytest6.bdf" { { 72 800 976 88 "qc2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 57.07 % ) " "Info: Total cell delay = 2.144 ns ( 57.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.613 ns ( 42.93 % ) " "Info: Total interconnect delay = 1.613 ns ( 42.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.757 ns" { 74161:inst1|f74161:sub|99 qc2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.757 ns" { 74161:inst1|f74161:sub|99 {} qc2 {} } { 0.000ns 1.613ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { clock 74161:inst|f74161:sub|99 74161:inst|f74161:sub|104 74161:inst|f74161:sub|104~clkctrl 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.535 ns" { clock {} clock~combout {} 74161:inst|f74161:sub|99 {} 74161:inst|f74161:sub|104 {} 74161:inst|f74161:sub|104~clkctrl {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 1.205ns 0.286ns 0.881ns 0.657ns } { 0.000ns 0.830ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.757 ns" { 74161:inst1|f74161:sub|99 qc2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.757 ns" { 74161:inst1|f74161:sub|99 {} qc2 {} } { 0.000ns 1.613ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 19:31:52 2019 " "Info: Processing ended: Wed Mar 20 19:31:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
