cell 1 BUFX2:BUFX2_insert28
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf0 layer 1 170 0
cell 2 BUFX2:BUFX2_insert27
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf1 layer 1 170 0
cell 3 BUFX2:BUFX2_insert26
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf2 layer 1 170 0
cell 4 BUFX2:BUFX2_insert25
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf3 layer 1 170 0
cell 5 BUFX2:BUFX2_insert24
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf4 layer 1 170 0
cell 6 BUFX2:BUFX2_insert23
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf5 layer 1 170 0
cell 7 BUFX2:BUFX2_insert22
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf6 layer 1 170 0
cell 8 BUFX2:BUFX2_insert21
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf7 layer 1 170 0
cell 9 BUFX2:BUFX2_insert20
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf8 layer 1 170 0
cell 10 BUFX2:BUFX2_insert19
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf9 layer 1 170 0
cell 11 BUFX2:BUFX2_insert18
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal arst_i layer 1 -160 -140
pin name Y signal arst_i_bF$buf10 layer 1 170 0
cell 12 CLKBUF1:CLKBUF1_insert17
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf0 layer 1 480 410
cell 13 CLKBUF1:CLKBUF1_insert16
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf1 layer 1 480 410
cell 14 CLKBUF1:CLKBUF1_insert15
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf2 layer 1 480 410
cell 15 CLKBUF1:CLKBUF1_insert14
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf3 layer 1 480 410
cell 16 CLKBUF1:CLKBUF1_insert13
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf4 layer 1 480 410
cell 17 CLKBUF1:CLKBUF1_insert12
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf5 layer 1 480 410
cell 18 CLKBUF1:CLKBUF1_insert11
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf6 layer 1 480 410
cell 19 CLKBUF1:CLKBUF1_insert10
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf7 layer 1 480 410
cell 20 CLKBUF1:CLKBUF1_insert9
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf8 layer 1 480 410
cell 21 CLKBUF1:CLKBUF1_insert8
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf9 layer 1 480 410
cell 22 CLKBUF1:CLKBUF1_insert7
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf10 layer 1 480 410
cell 23 CLKBUF1:CLKBUF1_insert6
left -720 right 720 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -480 -1000
   equiv name twfeed1 layer 1 -480 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -320 -1000
   equiv name twfeed2 layer 1 -320 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed3 layer 1 -160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed4 layer 1 0 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed5 layer 1 160 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed6 layer 1 320 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 480 -1000
   equiv name twfeed7 layer 1 480 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 640 -1000
   equiv name twfeed8 layer 1 640 1000
pin name A signal wb_clk_i layer 1 -590 -240
pin name Y signal wb_clk_i_bF$buf11 layer 1 480 410
cell 24 BUFX2:BUFX2_insert5
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf0 layer 1 170 0
cell 25 BUFX2:BUFX2_insert4
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf1 layer 1 170 0
cell 26 BUFX2:BUFX2_insert3
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf2 layer 1 170 0
cell 27 BUFX2:BUFX2_insert2
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf3 layer 1 170 0
cell 28 BUFX2:BUFX2_insert1
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf4 layer 1 170 0
cell 29 BUFX2:BUFX2_insert0
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_rst_i layer 1 -160 -140
pin name Y signal wb_rst_i_bF$buf5 layer 1 170 0
cell 30 OAI21X1:_1000_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[4] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _207_ layer 1 50 -100
cell 31 OAI21X1:_1001_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _206_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _207_ layer 1 160 300
pin name Y signal _41_ layer 1 50 -100
cell 32 OAI21X1:_1002_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[5] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _208_ layer 1 50 -100
cell 33 OAI21X1:_1003_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _105_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _208_ layer 1 160 300
pin name Y signal _42_ layer 1 50 -100
cell 34 OAI21X1:_1004_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[6] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _209_ layer 1 50 -100
cell 35 OAI21X1:_1005_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _120_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _209_ layer 1 160 300
pin name Y signal _43_ layer 1 50 -100
cell 36 OAI21X1:_1006_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[7] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _210_ layer 1 50 -100
cell 37 OAI21X1:_1007_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _128_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _210_ layer 1 160 300
pin name Y signal _44_ layer 1 50 -100
cell 38 NAND2X1:_1008_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _156_ layer 1 -160 -340
pin name B signal _139_ layer 1 160 140
pin name Y signal _211_ layer 1 100 -680
cell 39 OAI21X1:_1009_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _59_ layer 1 -160 -330
pin name B signal _139_ layer 1 -80 -140
pin name C signal _211_ layer 1 160 300
pin name Y signal _45_ layer 1 50 -100
cell 40 DFFPOSX1:_1010_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -500 -280
end_pin_group
pin name D signal _789_[0] layer 1 -450 -110
pin name Q signal _787_[0] layer 1 580 -420
cell 41 DFFPOSX1:_1011_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -500 -280
end_pin_group
pin name D signal _789_[1] layer 1 -450 -110
pin name Q signal _787_[1] layer 1 580 -420
cell 42 DFFPOSX1:_1012_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -500 -280
end_pin_group
pin name D signal _789_[2] layer 1 -450 -110
pin name Q signal _787_[2] layer 1 580 -420
cell 43 DFFPOSX1:_1013_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -500 -280
end_pin_group
pin name D signal _789_[3] layer 1 -450 -110
pin name Q signal _787_[3] layer 1 580 -420
cell 44 DFFPOSX1:_1014_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -500 -280
end_pin_group
pin name D signal _789_[4] layer 1 -450 -110
pin name Q signal _787_[4] layer 1 580 -420
cell 45 DFFPOSX1:_1015_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -500 -280
end_pin_group
pin name D signal _789_[5] layer 1 -450 -110
pin name Q signal _787_[5] layer 1 580 -420
cell 46 DFFPOSX1:_1016_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -500 -280
end_pin_group
pin name D signal _789_[6] layer 1 -450 -110
pin name Q signal _787_[6] layer 1 580 -420
cell 47 DFFPOSX1:_1017_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -500 -280
end_pin_group
pin name D signal _789_[7] layer 1 -450 -110
pin name Q signal _787_[7] layer 1 580 -420
cell 48 DFFPOSX1:_1018_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _4_ layer 1 -450 -110
pin name Q signal _786_ layer 1 580 -420
cell 49 DFFSR:_1019_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _5_ layer 1 -400 -340
pin name Q signal _788_ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 50 DFFSR:_1020_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _2_ layer 1 -400 -340
pin name Q signal rxack layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 51 DFFSR:_1021_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _3_ layer 1 -400 -340
pin name Q signal tip layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 52 DFFSR:_1022_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _1_ layer 1 -400 -340
pin name Q signal irq_flag layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 53 DFFSR:_1023_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _0_ layer 1 -400 -340
pin name Q signal al layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 54 DFFSR:_1024_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _6_ layer 1 -400 -340
pin name Q signal ctr[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 55 DFFSR:_1025_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _7_ layer 1 -400 -340
pin name Q signal ctr[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 56 DFFSR:_1026_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _8_ layer 1 -400 -340
pin name Q signal ctr[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 57 DFFSR:_1027_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _9_ layer 1 -400 -340
pin name Q signal ctr[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 58 DFFSR:_1028_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _10_ layer 1 -400 -340
pin name Q signal ctr[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 59 DFFSR:_1029_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _11_ layer 1 -400 -340
pin name Q signal ien layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 60 DFFSR:_1030_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _12_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.ena\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 61 DFFSR:_1031_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _13_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 62 DFFSR:_1032_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _14_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 63 DFFSR:_1033_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _15_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 64 DFFSR:_1034_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _16_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 65 DFFSR:_1035_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _17_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 66 DFFSR:_1036_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _18_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 67 DFFSR:_1037_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _19_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[6] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 68 DFFSR:_1038_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _20_ layer 1 -400 -340
pin name Q signal \byte_controller.din\[7] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 69 DFFSR:_1039_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _21_ layer 1 -400 -340
pin name Q signal iack layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 70 DFFSR:_1040_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _22_ layer 1 -400 -340
pin name Q signal cr[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 71 DFFSR:_1041_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _23_ layer 1 -400 -340
pin name Q signal cr[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 72 DFFSR:_1042_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _24_ layer 1 -400 -340
pin name Q signal \byte_controller.write\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 73 DFFSR:_1043_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _25_ layer 1 -400 -340
pin name Q signal \byte_controller.read\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 74 DFFSR:_1044_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _26_ layer 1 -400 -340
pin name Q signal \byte_controller.stop\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 75 DFFSR:_1045_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _27_ layer 1 -400 -340
pin name Q signal \byte_controller.start\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 76 DFFSR:_1046_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _28_ layer 1 -400 -340
pin name Q signal \byte_controller.ack_in\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 77 DFFSR:_1047_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _29_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[0] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf4 layer 1 -1020 60
end_pin_group
cell 78 DFFSR:_1048_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _30_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[1] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf3 layer 1 -1020 60
end_pin_group
cell 79 DFFSR:_1049_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _31_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[2] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf2 layer 1 -1020 60
end_pin_group
cell 80 DFFSR:_1050_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _32_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[3] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf1 layer 1 -1020 60
end_pin_group
cell 81 DFFSR:_1051_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _33_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[4] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf0 layer 1 -1020 60
end_pin_group
cell 82 DFFSR:_1052_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _34_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[5] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf10 layer 1 -1020 60
end_pin_group
cell 83 DFFSR:_1053_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _35_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[6] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf9 layer 1 -1020 60
end_pin_group
cell 84 DFFSR:_1054_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _36_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[7] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf8 layer 1 -1020 60
end_pin_group
cell 85 DFFSR:_1055_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _37_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[8] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf7 layer 1 -1020 60
end_pin_group
cell 86 DFFSR:_1056_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _38_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[9] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf6 layer 1 -1020 60
end_pin_group
cell 87 DFFSR:_1057_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _39_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[10] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf5 layer 1 -1020 60
end_pin_group
cell 88 DFFSR:_1058_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _40_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[11] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf4 layer 1 -1020 60
end_pin_group
cell 89 DFFSR:_1059_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _41_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[12] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf3 layer 1 -1020 60
end_pin_group
cell 90 DFFSR:_1060_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _42_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[13] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf2 layer 1 -1020 60
end_pin_group
cell 91 DFFSR:_1061_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _43_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[14] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf1 layer 1 -1020 60
end_pin_group
cell 92 DFFSR:_1062_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _44_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_cnt\[15] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf0 layer 1 -1020 60
end_pin_group
cell 93 DFFSR:_1063_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _45_ layer 1 -400 -340
pin name Q signal ctr[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 94 INVX1:_1064_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.cmd_ack\ layer 1 -80 -540
pin name Y signal _337_ layer 1 80 0
cell 95 INVX1:_1065_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.write\ layer 1 -80 -540
pin name Y signal _338_ layer 1 80 0
cell 96 NOR3X1:_1066_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.read\ layer 1 -350 -500
pin name B signal \byte_controller.start\ layer 1 -200 -300
pin name C signal _338_ layer 1 -40 -100
pin name Y signal _339_ layer 1 -210 -670
cell 97 NOR2X1:_1067_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.al\ layer 1 -160 -540
pin_group
pin name wb_rst_i_bF$pin/B signal wb_rst_i_bF$buf1 layer 1 160 -60
end_pin_group
pin name Y signal _340_ layer 1 0 -300
cell 98 NAND2X1:_1068_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[0] layer 1 -160 -340
pin name B signal _340_ layer 1 160 140
pin name Y signal _341_ layer 1 100 -680
cell 99 INVX2:_1069_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _341_ layer 1 -80 -340
pin name Y signal _342_ layer 1 80 0
cell 100 NAND3X1:_1070_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _337_ layer 1 -240 60
pin name B signal _339_ layer 1 -40 -100
pin name C signal _342_ layer 1 80 260
pin name Y signal _343_ layer 1 -80 680
cell 101 NAND2X1:_1071_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -160 -340
pin name B signal _340_ layer 1 160 140
pin name Y signal _344_ layer 1 100 -680
cell 102 INVX2:_1072_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _344_ layer 1 -80 -340
pin name Y signal _345_ layer 1 80 0
cell 103 INVX2:_1073_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.c_state\[5] layer 1 -80 -340
pin name Y signal _346_ layer 1 80 0
cell 104 NOR2X1:_1074_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.read\ layer 1 -160 -540
pin name B signal _346_ layer 1 160 -60
pin name Y signal _347_ layer 1 0 -300
cell 105 NAND2X1:_1075_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _347_ layer 1 -160 -340
pin name B signal _345_ layer 1 160 140
pin name Y signal _348_ layer 1 100 -680
cell 106 NOR3X1:_1076_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.dcnt\[1] layer 1 -350 -500
pin name B signal \byte_controller.dcnt\[0] layer 1 -200 -300
pin name C signal \byte_controller.dcnt\[2] layer 1 -40 -100
pin name Y signal _349_ layer 1 -210 -670
cell 107 NOR2X1:_1077_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _349_ layer 1 -160 -540
pin name B signal _344_ layer 1 160 -60
pin name Y signal _350_ layer 1 0 -300
cell 108 NOR3X1:_1078_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.bit_controller.al\ layer 1 -350 -500
pin_group
pin name wb_rst_i_bF$pin/B signal wb_rst_i_bF$buf0 layer 1 -200 -300
end_pin_group
pin name C signal \byte_controller.bit_controller.cmd_ack\ layer 1 -40 -100
pin name Y signal _351_ layer 1 -210 -670
cell 109 OAI21X1:_1079_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _351_ layer 1 -160 -330
pin name B signal _350_ layer 1 -80 -140
pin name C signal \byte_controller.c_state\[3] layer 1 160 300
pin name Y signal _352_ layer 1 50 -100
cell 110 NAND3X1:_1080_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _343_ layer 1 -240 60
pin name B signal _348_ layer 1 -40 -100
pin name C signal _352_ layer 1 80 260
pin name Y signal _219_ layer 1 -80 680
cell 111 INVX1:_1081_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.stop\ layer 1 -80 -540
pin name Y signal _353_ layer 1 80 0
cell 112 NOR2X1:_1082_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.read\ layer 1 -160 -540
pin name B signal \byte_controller.write\ layer 1 160 -60
pin name Y signal _354_ layer 1 0 -300
cell 113 AOI21X1:_1083_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _354_ layer 1 -160 -70
pin name B signal _353_ layer 1 -80 -260
pin name C signal \byte_controller.cmd_ack\ layer 1 240 -500
pin name Y signal _355_ layer 1 80 -680
cell 114 INVX1:_1084_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.read\ layer 1 -80 -540
pin name Y signal _356_ layer 1 80 0
cell 115 NOR2X1:_1085_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.start\ layer 1 -160 -540
pin name B signal _356_ layer 1 160 -60
pin name Y signal _357_ layer 1 0 -300
cell 116 NAND3X1:_1086_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _355_ layer 1 -240 60
pin name B signal _357_ layer 1 -40 -100
pin name C signal _342_ layer 1 80 260
pin name Y signal _358_ layer 1 -80 680
cell 117 NOR2X1:_1087_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _356_ layer 1 -160 -540
pin name B signal _346_ layer 1 160 -60
pin name Y signal _359_ layer 1 0 -300
cell 118 NAND2X1:_1088_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _359_ layer 1 -160 -340
pin name B signal _345_ layer 1 160 140
pin name Y signal _360_ layer 1 100 -680
cell 119 OAI21X1:_1089_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _351_ layer 1 -160 -330
pin name B signal _350_ layer 1 -80 -140
pin name C signal \byte_controller.c_state\[4] layer 1 160 300
pin name Y signal _361_ layer 1 50 -100
cell 120 NAND3X1:_1090_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _358_ layer 1 -240 60
pin name B signal _360_ layer 1 -40 -100
pin name C signal _361_ layer 1 80 260
pin name Y signal _220_ layer 1 -80 680
cell 121 INVX2:_1091_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -80 -340
pin name Y signal _362_ layer 1 80 0
cell 122 NAND2X1:_1092_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _362_ layer 1 -160 -340
pin name B signal _340_ layer 1 160 140
pin name Y signal _363_ layer 1 100 -680
cell 123 NAND2X1:_1093_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[0] layer 1 -160 -340
pin name B signal _355_ layer 1 160 140
pin name Y signal _364_ layer 1 100 -680
cell 124 NAND2X1:_1094_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.start\ layer 1 -160 -340
pin name B signal _340_ layer 1 160 140
pin name Y signal _365_ layer 1 100 -680
cell 125 OAI22X1:_1095_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _346_ layer 1 -240 -330
pin name B signal _363_ layer 1 -160 -140
pin name C signal _365_ layer 1 320 -260
pin name D signal _364_ layer 1 160 -140
pin name Y signal _221_ layer 1 0 -300
cell 126 INVX2:_1096_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.c_state\[2] layer 1 -80 -340
pin name Y signal _238_ layer 1 80 0
cell 127 INVX1:_1097_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _349_ layer 1 -80 -540
pin name Y signal _239_ layer 1 80 0
cell 128 OAI21X1:_1098_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.c_state\[3] layer 1 -160 -330
pin name B signal \byte_controller.c_state\[4] layer 1 -80 -140
pin name C signal _345_ layer 1 160 300
pin name Y signal _240_ layer 1 50 -100
cell 129 OAI22X1:_1099_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _238_ layer 1 -240 -330
pin name B signal _363_ layer 1 -160 -140
pin name C signal _239_ layer 1 320 -260
pin name D signal _240_ layer 1 160 -140
pin name Y signal _218_ layer 1 0 -300
cell 130 NAND2X1:_1100_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _355_ layer 1 -160 -340
pin name B signal _342_ layer 1 160 140
pin name Y signal _241_ layer 1 100 -680
cell 131 NOR3X1:_1101_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.read\ layer 1 -350 -500
pin name B signal \byte_controller.start\ layer 1 -200 -300
pin name C signal \byte_controller.write\ layer 1 -40 -100
pin name Y signal _242_ layer 1 -210 -670
cell 132 INVX1:_1102_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _242_ layer 1 -80 -540
pin name Y signal _243_ layer 1 80 0
cell 133 NAND2X1:_1103_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.stop\ layer 1 -160 -340
pin name B signal \byte_controller.c_state\[2] layer 1 160 140
pin name Y signal _244_ layer 1 100 -680
cell 134 INVX1:_1104_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _244_ layer 1 -80 -540
pin name Y signal _245_ layer 1 80 0
cell 135 AOI22X1:_1105_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.c_state\[1] layer 1 -240 -70
pin name B signal _351_ layer 1 -160 -260
pin name C signal _245_ layer 1 320 -60
pin name D signal _345_ layer 1 140 -180
pin name Y signal _246_ layer 1 10 -430
cell 136 OAI21X1:_1106_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _243_ layer 1 -160 -330
pin name B signal _241_ layer 1 -80 -140
pin name C signal _246_ layer 1 160 300
pin name Y signal _217_ layer 1 50 -100
cell 137 NAND2X1:_1107_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -160 -340
pin name B signal \byte_controller.c_state\[2] layer 1 160 140
pin name Y signal _247_ layer 1 100 -680
cell 138 NOR2X1:_1108_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.stop\ layer 1 -160 -540
pin name B signal _247_ layer 1 160 -60
pin name Y signal _248_ layer 1 0 -300
cell 139 INVX1:_1109_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _248_ layer 1 -80 -540
pin name Y signal _249_ layer 1 80 0
cell 140 INVX1:_1110_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _354_ layer 1 -80 -540
pin name Y signal _250_ layer 1 80 0
cell 141 OAI21X1:_1111_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.stop\ layer 1 -160 -330
pin name B signal _250_ layer 1 -80 -140
pin name C signal _337_ layer 1 160 300
pin name Y signal _251_ layer 1 50 -100
cell 142 AOI22X1:_1112_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.c_state\[1] layer 1 -240 -70
pin name B signal _345_ layer 1 -160 -260
pin name C signal _342_ layer 1 320 -60
pin name D signal _251_ layer 1 140 -180
pin name Y signal _252_ layer 1 10 -430
cell 143 NAND3X1:_1113_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _340_ layer 1 -240 60
pin name B signal _249_ layer 1 -40 -100
pin name C signal _252_ layer 1 80 260
pin name Y signal _216_ layer 1 -80 680
cell 144 INVX1:_1114_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _340_ layer 1 -80 -540
pin name Y signal _253_ layer 1 80 0
cell 145 NAND2X1:_1115_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[1] layer 1 -160 -340
pin name B signal _345_ layer 1 160 140
pin name Y signal _254_ layer 1 100 -680
cell 146 OAI21X1:_1116_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _253_ layer 1 -160 -330
pin name B signal _249_ layer 1 -80 -140
pin name C signal _254_ layer 1 160 300
pin name Y signal _212_ layer 1 50 -100
cell 147 OAI21X1:_1117_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _346_ layer 1 -160 -330
pin name B signal _344_ layer 1 -80 -140
pin name C signal _241_ layer 1 160 300
pin name Y signal _214_ layer 1 50 -100
cell 148 INVX1:_1118_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.c_state\[4] layer 1 -80 -540
pin name Y signal _255_ layer 1 80 0
cell 149 AOI21X1:_1119_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _255_ layer 1 -160 -70
pin name B signal _349_ layer 1 -80 -260
pin name C signal _240_ layer 1 240 -500
pin name Y signal _215_ layer 1 80 -680
cell 150 OAI21X1:_1120_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -160 -330
pin name B signal \byte_controller.ack_in\ layer 1 -80 -140
pin name C signal \byte_controller.c_state\[2] layer 1 160 300
pin name Y signal _256_ layer 1 50 -100
cell 151 NAND2X1:_1121_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -160 -340
pin name B signal \byte_controller.c_state\[4] layer 1 160 140
pin name Y signal _257_ layer 1 100 -680
cell 152 INVX1:_1122_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dout\[7] layer 1 -80 -540
pin name Y signal _258_ layer 1 80 0
cell 153 NAND2X1:_1123_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[7] layer 1 -160 -340
pin name B signal _238_ layer 1 160 140
pin name Y signal _259_ layer 1 100 -680
cell 154 AOI22X1:_1124_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _362_ layer 1 -240 -70
pin name B signal _258_ layer 1 -160 -260
pin name C signal _255_ layer 1 320 -60
pin name D signal _259_ layer 1 140 -180
pin name Y signal _260_ layer 1 10 -430
cell 155 OAI21X1:_1125_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.ack_in\ layer 1 -160 -330
pin name B signal _257_ layer 1 -80 -140
pin name C signal _260_ layer 1 160 300
pin name Y signal _261_ layer 1 50 -100
cell 156 AOI21X1:_1126_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _261_ layer 1 -160 -70
pin name B signal _256_ layer 1 -80 -260
pin name C signal _253_ layer 1 240 -500
pin name Y signal _213_ layer 1 80 -680
cell 157 NAND3X1:_1127_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cmd_ack\ layer 1 -240 60
pin name B signal \byte_controller.c_state\[2] layer 1 -40 -100
pin name C signal \byte_controller.bit_controller.dout\ layer 1 80 260
pin name Y signal _262_ layer 1 -80 680
cell 158 OAI21X1:_1128_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _362_ layer 1 -160 -330
pin name B signal _238_ layer 1 -80 -140
pin name C signal \byte_controller.ack_out\ layer 1 160 300
pin name Y signal _263_ layer 1 50 -100
cell 159 AOI21X1:_1129_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _263_ layer 1 -160 -70
pin name B signal _262_ layer 1 -80 -260
pin name C signal _253_ layer 1 240 -500
pin name Y signal _222_ layer 1 80 -680
cell 160 INVX1:_1130_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.shift\ layer 1 -80 -540
pin name Y signal _264_ layer 1 80 0
cell 161 NOR2X1:_1131_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -540
end_pin_group
pin name B signal \byte_controller.ld\ layer 1 160 -60
pin name Y signal _265_ layer 1 0 -300
cell 162 NAND2X1:_1132_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _264_ layer 1 -160 -340
pin name B signal _265_ layer 1 160 140
pin name Y signal _266_ layer 1 100 -680
cell 163 INVX2:_1133_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _266_ layer 1 -80 -340
pin name Y signal _267_ layer 1 80 0
cell 164 NAND2X1:_1134_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[0] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _268_ layer 1 100 -680
cell 165 MUX2X1:_1135_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[0] layer 1 240 -60
pin name B signal \byte_controller.bit_controller.dout\ layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _269_ layer 1 20 500
cell 166 INVX1:_1136_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -80 -540
end_pin_group
pin name Y signal _270_ layer 1 80 0
cell 167 OAI21X1:_1137_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.shift\ layer 1 -160 -330
pin name B signal \byte_controller.ld\ layer 1 -80 -140
pin name C signal _270_ layer 1 160 300
pin name Y signal _271_ layer 1 50 -100
cell 168 OAI21X1:_1138_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _269_ layer 1 -160 -330
pin name B signal _271_ layer 1 -80 -140
pin name C signal _268_ layer 1 160 300
pin name Y signal _223_ layer 1 50 -100
cell 169 NAND2X1:_1139_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[1] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _272_ layer 1 100 -680
cell 170 MUX2X1:_1140_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[1] layer 1 240 -60
pin name B signal \byte_controller.dout\[0] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _273_ layer 1 20 500
cell 171 OAI21X1:_1141_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _273_ layer 1 -80 -140
pin name C signal _272_ layer 1 160 300
pin name Y signal _224_ layer 1 50 -100
cell 172 NAND2X1:_1142_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[2] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _274_ layer 1 100 -680
cell 173 MUX2X1:_1143_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[2] layer 1 240 -60
pin name B signal \byte_controller.dout\[1] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _275_ layer 1 20 500
cell 174 OAI21X1:_1144_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _275_ layer 1 -80 -140
pin name C signal _274_ layer 1 160 300
pin name Y signal _225_ layer 1 50 -100
cell 175 NAND2X1:_1145_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[3] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _276_ layer 1 100 -680
cell 176 MUX2X1:_1146_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[3] layer 1 240 -60
pin name B signal \byte_controller.dout\[2] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _277_ layer 1 20 500
cell 177 OAI21X1:_1147_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _277_ layer 1 -80 -140
pin name C signal _276_ layer 1 160 300
pin name Y signal _226_ layer 1 50 -100
cell 178 NAND2X1:_1148_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[4] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _278_ layer 1 100 -680
cell 179 MUX2X1:_1149_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[4] layer 1 240 -60
pin name B signal \byte_controller.dout\[3] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _279_ layer 1 20 500
cell 180 OAI21X1:_1150_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _279_ layer 1 -80 -140
pin name C signal _278_ layer 1 160 300
pin name Y signal _227_ layer 1 50 -100
cell 181 NAND2X1:_1151_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[5] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _280_ layer 1 100 -680
cell 182 MUX2X1:_1152_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[5] layer 1 240 -60
pin name B signal \byte_controller.dout\[4] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _281_ layer 1 20 500
cell 183 OAI21X1:_1153_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _281_ layer 1 -80 -140
pin name C signal _280_ layer 1 160 300
pin name Y signal _228_ layer 1 50 -100
cell 184 NAND2X1:_1154_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dout\[6] layer 1 -160 -340
pin name B signal _267_ layer 1 160 140
pin name Y signal _282_ layer 1 100 -680
cell 185 MUX2X1:_1155_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[6] layer 1 240 -60
pin name B signal \byte_controller.dout\[5] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _283_ layer 1 20 500
cell 186 OAI21X1:_1156_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _271_ layer 1 -160 -330
pin name B signal _283_ layer 1 -80 -140
pin name C signal _282_ layer 1 160 300
pin name Y signal _229_ layer 1 50 -100
cell 187 MUX2X1:_1157_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal \byte_controller.din\[7] layer 1 240 -60
pin name B signal \byte_controller.dout\[6] layer 1 -240 -140
pin name S signal \byte_controller.ld\ layer 1 -400 -140
pin name Y signal _284_ layer 1 20 500
cell 188 OAI22X1:_1158_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _271_ layer 1 -240 -330
pin name B signal _284_ layer 1 -160 -140
pin name C signal _258_ layer 1 320 -260
pin name D signal _266_ layer 1 160 -140
pin name Y signal _230_ layer 1 0 -300
cell 189 INVX1:_1159_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dcnt\[0] layer 1 -80 -540
pin name Y signal _285_ layer 1 80 0
cell 190 INVX1:_1160_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _271_ layer 1 -80 -540
pin name Y signal _286_ layer 1 80 0
cell 191 OAI21X1:_1161_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _285_ layer 1 -160 -330
pin name B signal \byte_controller.ld\ layer 1 -80 -140
pin name C signal _286_ layer 1 160 300
pin name Y signal _287_ layer 1 50 -100
cell 192 OAI21X1:_1162_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _285_ layer 1 -160 -330
pin name B signal _266_ layer 1 -80 -140
pin name C signal _287_ layer 1 160 300
pin name Y signal _231_ layer 1 50 -100
cell 193 INVX1:_1163_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dcnt\[1] layer 1 -80 -540
pin name Y signal _288_ layer 1 80 0
cell 194 AOI21X1:_1164_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _270_ layer 1 -160 -70
pin name B signal \byte_controller.dcnt\[0] layer 1 -80 -260
pin name C signal _267_ layer 1 240 -500
pin name Y signal _289_ layer 1 80 -680
cell 195 NOR2X1:_1165_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.dcnt\[1] layer 1 -160 -540
pin name B signal \byte_controller.dcnt\[0] layer 1 160 -60
pin name Y signal _290_ layer 1 0 -300
cell 196 OAI21X1:_1166_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.ld\ layer 1 -160 -330
pin name B signal _290_ layer 1 -80 -140
pin name C signal _286_ layer 1 160 300
pin name Y signal _291_ layer 1 50 -100
cell 197 OAI21X1:_1167_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _288_ layer 1 -160 -330
pin name B signal _289_ layer 1 -80 -140
pin name C signal _291_ layer 1 160 300
pin name Y signal _232_ layer 1 50 -100
cell 198 INVX1:_1168_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dcnt\[2] layer 1 -80 -540
pin name Y signal _292_ layer 1 80 0
cell 199 OAI21X1:_1169_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.dcnt\[1] layer 1 -160 -330
pin name B signal \byte_controller.dcnt\[0] layer 1 -80 -140
pin name C signal \byte_controller.dcnt\[2] layer 1 160 300
pin name Y signal _293_ layer 1 50 -100
cell 200 NAND2X1:_1170_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _293_ layer 1 -160 -340
pin name B signal _239_ layer 1 160 140
pin name Y signal _294_ layer 1 100 -680
cell 201 OAI21X1:_1171_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.ld\ layer 1 -160 -330
pin name B signal _294_ layer 1 -80 -140
pin name C signal _286_ layer 1 160 300
pin name Y signal _295_ layer 1 50 -100
cell 202 OAI21X1:_1172_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _292_ layer 1 -160 -330
pin name B signal _266_ layer 1 -80 -140
pin name C signal _295_ layer 1 160 300
pin name Y signal _233_ layer 1 50 -100
cell 203 NAND3X1:_1173_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _362_ layer 1 -240 60
pin name B signal \byte_controller.c_state\[1] layer 1 -40 -100
pin name C signal _340_ layer 1 80 260
pin name Y signal _296_ layer 1 -80 680
cell 204 OAI21X1:_1174_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.c_state\[5] layer 1 -160 -330
pin name B signal \byte_controller.c_state\[2] layer 1 -80 -140
pin name C signal _351_ layer 1 160 300
pin name Y signal _297_ layer 1 50 -100
cell 205 NOR2X1:_1175_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[0] layer 1 -160 -540
pin name B signal \byte_controller.c_state\[5] layer 1 160 -60
pin name Y signal _298_ layer 1 0 -300
cell 206 AND2X2:_1176_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _340_ layer 1 -240 -260
pin name B signal _298_ layer 1 -80 -100
pin name Y signal _299_ layer 1 180 -680
cell 207 NOR2X1:_1177_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[3] layer 1 -160 -540
pin name B signal \byte_controller.c_state\[4] layer 1 160 -60
pin name Y signal _300_ layer 1 0 -300
cell 208 NOR2X1:_1178_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.c_state\[2] layer 1 -160 -540
pin name B signal \byte_controller.c_state\[1] layer 1 160 -60
pin name Y signal _301_ layer 1 0 -300
cell 209 AND2X2:_1179_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _300_ layer 1 -240 -260
pin name B signal _301_ layer 1 -80 -100
pin name Y signal _302_ layer 1 180 -680
cell 210 NAND2X1:_1180_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _299_ layer 1 -160 -340
pin name B signal _302_ layer 1 160 140
pin name Y signal _303_ layer 1 100 -680
cell 211 NAND3X1:_1181_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _296_ layer 1 -240 60
pin name B signal _297_ layer 1 -40 -100
pin name C signal _303_ layer 1 80 260
pin name Y signal _304_ layer 1 -80 680
cell 212 OAI21X1:_1182_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.c_state\[3] layer 1 -160 -330
pin name B signal \byte_controller.c_state\[4] layer 1 -80 -140
pin name C signal _351_ layer 1 160 300
pin name Y signal _305_ layer 1 50 -100
cell 213 OAI21X1:_1183_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _341_ layer 1 -160 -330
pin name B signal _355_ layer 1 -80 -140
pin name C signal _305_ layer 1 160 300
pin name Y signal _306_ layer 1 50 -100
cell 214 OAI21X1:_1184_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _306_ layer 1 -160 -330
pin name B signal _304_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cmd\[0] layer 1 160 300
pin name Y signal _307_ layer 1 50 -100
cell 215 AOI21X1:_1185_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _346_ layer 1 -160 -70
pin name B signal _238_ layer 1 -80 -260
pin name C signal _363_ layer 1 240 -500
pin name Y signal _308_ layer 1 80 -680
cell 216 NAND2X1:_1186_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _340_ layer 1 -160 -340
pin name B signal _298_ layer 1 160 140
pin name Y signal _309_ layer 1 100 -680
cell 217 NAND2X1:_1187_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _300_ layer 1 -160 -340
pin name B signal _301_ layer 1 160 140
pin name Y signal _310_ layer 1 100 -680
cell 218 OAI21X1:_1188_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _309_ layer 1 -160 -330
pin name B signal _310_ layer 1 -80 -140
pin name C signal _296_ layer 1 160 300
pin name Y signal _311_ layer 1 50 -100
cell 219 NOR2X1:_1189_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _308_ layer 1 -160 -540
pin name B signal _311_ layer 1 160 -60
pin name Y signal _312_ layer 1 0 -300
cell 220 INVX2:_1190_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _306_ layer 1 -80 -340
pin name Y signal _313_ layer 1 80 0
cell 221 NAND3X1:_1191_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _346_ layer 1 -240 60
pin name B signal _300_ layer 1 -40 -100
pin name C signal _301_ layer 1 80 260
pin name Y signal _314_ layer 1 -80 680
cell 222 NOR2X1:_1192_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _365_ layer 1 -160 -540
pin name B signal _314_ layer 1 160 -60
pin name Y signal _315_ layer 1 0 -300
cell 223 NAND3X1:_1193_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _315_ layer 1 -240 60
pin name B signal _313_ layer 1 -40 -100
pin name C signal _312_ layer 1 80 260
pin name Y signal _316_ layer 1 -80 680
cell 224 NAND2X1:_1194_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _316_ layer 1 -160 -340
pin name B signal _307_ layer 1 160 140
pin name Y signal _234_ layer 1 100 -680
cell 225 OAI21X1:_1195_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _306_ layer 1 -160 -330
pin name B signal _304_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cmd\[1] layer 1 160 300
pin name Y signal _317_ layer 1 50 -100
cell 226 OAI21X1:_1196_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _242_ layer 1 -160 -330
pin name B signal _314_ layer 1 -80 -140
pin name C signal _340_ layer 1 160 300
pin name Y signal _318_ layer 1 50 -100
cell 227 AOI21X1:_1197_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _244_ layer 1 -160 -70
pin name B signal _314_ layer 1 -80 -260
pin name C signal _318_ layer 1 240 -500
pin name Y signal _319_ layer 1 80 -680
cell 228 NAND3X1:_1198_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _313_ layer 1 -240 60
pin name B signal _312_ layer 1 -40 -100
pin name C signal _319_ layer 1 80 260
pin name Y signal _320_ layer 1 -80 680
cell 229 NAND2X1:_1199_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _317_ layer 1 -160 -340
pin name B signal _320_ layer 1 160 140
pin name Y signal _235_ layer 1 100 -680
cell 230 NAND3X1:_1200_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _292_ layer 1 -240 60
pin name B signal _255_ layer 1 -40 -100
pin name C signal _290_ layer 1 80 260
pin name Y signal _321_ layer 1 -80 680
cell 231 OAI21X1:_1201_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.c_state\[3] layer 1 -160 -330
pin name B signal _349_ layer 1 -80 -140
pin name C signal _321_ layer 1 160 300
pin name Y signal _322_ layer 1 50 -100
cell 232 NOR3X1:_1202_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.c_state\[5] layer 1 -350 -500
pin name B signal \byte_controller.c_state\[3] layer 1 -200 -300
pin name C signal \byte_controller.c_state\[4] layer 1 -40 -100
pin name Y signal _323_ layer 1 -210 -670
cell 233 AOI21X1:_1203_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _323_ layer 1 -160 -70
pin name B signal _301_ layer 1 -80 -260
pin name C signal _347_ layer 1 240 -500
pin name Y signal _324_ layer 1 80 -680
cell 234 OAI21X1:_1204_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _339_ layer 1 -160 -330
pin name B signal _314_ layer 1 -80 -140
pin name C signal _340_ layer 1 160 300
pin name Y signal _325_ layer 1 50 -100
cell 235 AOI21X1:_1205_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _322_ layer 1 -160 -70
pin name B signal _324_ layer 1 -80 -260
pin name C signal _325_ layer 1 240 -500
pin name Y signal _326_ layer 1 80 -680
cell 236 NAND3X1:_1206_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _313_ layer 1 -240 60
pin name B signal _312_ layer 1 -40 -100
pin name C signal _326_ layer 1 80 260
pin name Y signal _327_ layer 1 -80 680
cell 237 OAI21X1:_1207_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _306_ layer 1 -160 -330
pin name B signal _304_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cmd\[2] layer 1 160 300
pin name Y signal _328_ layer 1 50 -100
cell 238 NAND2X1:_1208_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _328_ layer 1 -160 -340
pin name B signal _327_ layer 1 160 140
pin name Y signal _236_ layer 1 100 -680
cell 239 INVX1:_1209_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.c_state\[3] layer 1 -80 -540
pin name Y signal _329_ layer 1 80 0
cell 240 NAND3X1:_1210_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _329_ layer 1 -240 60
pin name B signal _292_ layer 1 -40 -100
pin name C signal _290_ layer 1 80 260
pin name Y signal _330_ layer 1 -80 680
cell 241 OAI21X1:_1211_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.c_state\[4] layer 1 -160 -330
pin name B signal _349_ layer 1 -80 -140
pin name C signal _330_ layer 1 160 300
pin name Y signal _331_ layer 1 50 -100
cell 242 AOI21X1:_1212_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _323_ layer 1 -160 -70
pin name B signal _301_ layer 1 -80 -260
pin name C signal _359_ layer 1 240 -500
pin name Y signal _332_ layer 1 80 -680
cell 243 OAI21X1:_1213_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _357_ layer 1 -160 -330
pin name B signal _314_ layer 1 -80 -140
pin name C signal _340_ layer 1 160 300
pin name Y signal _333_ layer 1 50 -100
cell 244 AOI21X1:_1214_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _331_ layer 1 -160 -70
pin name B signal _332_ layer 1 -80 -260
pin name C signal _333_ layer 1 240 -500
pin name Y signal _334_ layer 1 80 -680
cell 245 NAND3X1:_1215_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _313_ layer 1 -240 60
pin name B signal _312_ layer 1 -40 -100
pin name C signal _334_ layer 1 80 260
pin name Y signal _335_ layer 1 -80 680
cell 246 OAI21X1:_1216_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _306_ layer 1 -160 -330
pin name B signal _304_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cmd\[3] layer 1 160 300
pin name Y signal _336_ layer 1 50 -100
cell 247 NAND2X1:_1217_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _336_ layer 1 -160 -340
pin name B signal _335_ layer 1 160 140
pin name Y signal _237_ layer 1 100 -680
cell 248 DFFSR:_1218_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _216_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[0] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf9 layer 1 -1020 60
end_pin_group
cell 249 DFFSR:_1219_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _217_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 250 DFFSR:_1220_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _218_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 251 DFFSR:_1221_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _219_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 252 DFFSR:_1222_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _220_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 253 DFFSR:_1223_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _221_ layer 1 -400 -340
pin name Q signal \byte_controller.c_state\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 254 DFFSR:_1224_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _212_ layer 1 -400 -340
pin name Q signal \byte_controller.cmd_ack\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 255 DFFSR:_1225_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _213_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.din\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 256 DFFSR:_1226_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _215_ layer 1 -400 -340
pin name Q signal \byte_controller.shift\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 257 DFFSR:_1227_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _214_ layer 1 -400 -340
pin name Q signal \byte_controller.ld\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 258 DFFSR:_1228_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _222_ layer 1 -400 -340
pin name Q signal \byte_controller.ack_out\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 259 DFFSR:_1229_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _223_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 260 DFFSR:_1230_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _224_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 261 DFFSR:_1231_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _225_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 262 DFFSR:_1232_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _226_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 263 DFFSR:_1233_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _227_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 264 DFFSR:_1234_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _228_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 265 DFFSR:_1235_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _229_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[6] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 266 DFFSR:_1236_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _230_ layer 1 -400 -340
pin name Q signal \byte_controller.dout\[7] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 267 DFFSR:_1237_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _231_ layer 1 -400 -340
pin name Q signal \byte_controller.dcnt\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 268 DFFSR:_1238_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _232_ layer 1 -400 -340
pin name Q signal \byte_controller.dcnt\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 269 DFFSR:_1239_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _233_ layer 1 -400 -340
pin name Q signal \byte_controller.dcnt\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 270 DFFSR:_1240_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _234_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 271 DFFSR:_1241_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _235_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 272 DFFSR:_1242_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _236_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 273 DFFSR:_1243_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _237_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 274 INVX1:_1244_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[3] layer 1 -80 -540
pin name Y signal _424_ layer 1 80 0
cell 275 INVX1:_1245_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[2] layer 1 -80 -540
pin name Y signal _425_ layer 1 80 0
cell 276 NOR2X1:_1246_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[1] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cnt\[0] layer 1 160 -60
pin name Y signal _426_ layer 1 0 -300
cell 277 NAND3X1:_1247_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _424_ layer 1 -240 60
pin name B signal _425_ layer 1 -40 -100
pin name C signal _426_ layer 1 80 260
pin name Y signal _427_ layer 1 -80 680
cell 278 INVX1:_1248_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[4] layer 1 -80 -540
pin name Y signal _428_ layer 1 80 0
cell 279 INVX1:_1249_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[7] layer 1 -80 -540
pin name Y signal _429_ layer 1 80 0
cell 280 NOR2X1:_1250_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[5] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cnt\[6] layer 1 160 -60
pin name Y signal _430_ layer 1 0 -300
cell 281 NAND3X1:_1251_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _428_ layer 1 -240 60
pin name B signal _429_ layer 1 -40 -100
pin name C signal _430_ layer 1 80 260
pin name Y signal _431_ layer 1 -80 680
cell 282 OR2X2:_1252_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _427_ layer 1 -240 -540
pin name B signal _431_ layer 1 -40 -220
pin name Y signal _432_ layer 1 240 -100
cell 283 NOR2X1:_1253_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[8] layer 1 -160 -540
pin name B signal _432_ layer 1 160 -60
pin name Y signal _433_ layer 1 0 -300
cell 284 NOR2X1:_1254_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[9] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cnt\[10] layer 1 160 -60
pin name Y signal _434_ layer 1 0 -300
cell 285 NOR2X1:_1255_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[15] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cnt\[14] layer 1 160 -60
pin name Y signal _435_ layer 1 0 -300
cell 286 NOR2X1:_1256_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[13] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cnt\[12] layer 1 160 -60
pin name Y signal _436_ layer 1 0 -300
cell 287 NAND3X1:_1257_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _434_ layer 1 -240 60
pin name B signal _435_ layer 1 -40 -100
pin name C signal _436_ layer 1 80 260
pin name Y signal _437_ layer 1 -80 680
cell 288 NOR2X1:_1258_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[11] layer 1 -160 -540
pin name B signal _437_ layer 1 160 -60
pin name Y signal _438_ layer 1 0 -300
cell 289 NAND2X1:_1259_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _438_ layer 1 -160 -340
pin name B signal _433_ layer 1 160 140
pin name Y signal _439_ layer 1 100 -680
cell 290 INVX1:_1260_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _784_ layer 1 -80 -540
pin name Y signal _440_ layer 1 80 0
cell 291 NOR2X1:_1261_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.sSCL\ layer 1 -160 -540
pin name B signal _440_ layer 1 160 -60
pin name Y signal _441_ layer 1 0 -300
cell 292 INVX4:_1262_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf3 layer 1 -160 -340
end_pin_group
pin name Y signal _442_ layer 1 0 0
cell 293 NAND2X1:_1263_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.ena\ layer 1 -160 -340
pin name B signal _442_ layer 1 160 140
pin name Y signal _443_ layer 1 100 -680
cell 294 AOI21X1:_1264_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _441_ layer 1 -160 -70
pin name B signal \byte_controller.bit_controller.dSCL\ layer 1 -80 -260
pin name C signal _443_ layer 1 240 -500
pin name Y signal _444_ layer 1 80 -680
cell 295 NAND2X1:_1265_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _444_ layer 1 -160 -340
pin name B signal _439_ layer 1 160 140
pin name Y signal _370_ layer 1 100 -680
cell 296 NOR2X1:_1266_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[2] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[3] layer 1 160 -60
pin name Y signal _445_ layer 1 0 -300
cell 297 NOR2X1:_1267_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[0] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[1] layer 1 160 -60
pin name Y signal _446_ layer 1 0 -300
cell 298 NAND2X1:_1268_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _445_ layer 1 -160 -340
pin name B signal _446_ layer 1 160 140
pin name Y signal _447_ layer 1 100 -680
cell 299 NOR2X1:_1269_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[6] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[7] layer 1 160 -60
pin name Y signal _448_ layer 1 0 -300
cell 300 NOR2X1:_1270_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[5] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[4] layer 1 160 -60
pin name Y signal _449_ layer 1 0 -300
cell 301 NAND2X1:_1271_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _448_ layer 1 -160 -340
pin name B signal _449_ layer 1 160 140
pin name Y signal _450_ layer 1 100 -680
cell 302 NOR2X1:_1272_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _447_ layer 1 -160 -540
pin name B signal _450_ layer 1 160 -60
pin name Y signal _451_ layer 1 0 -300
cell 303 NOR2X1:_1273_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[10] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[11] layer 1 160 -60
pin name Y signal _452_ layer 1 0 -300
cell 304 NOR2X1:_1274_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[9] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[8] layer 1 160 -60
pin name Y signal _453_ layer 1 0 -300
cell 305 AND2X2:_1275_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _452_ layer 1 -240 -260
pin name B signal _453_ layer 1 -80 -100
pin name Y signal _454_ layer 1 180 -680
cell 306 AND2X2:_1276_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _451_ layer 1 -240 -260
pin name B signal _454_ layer 1 -80 -100
pin name Y signal _455_ layer 1 180 -680
cell 307 NOR2X1:_1277_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[15] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[14] layer 1 160 -60
pin name Y signal _456_ layer 1 0 -300
cell 308 INVX1:_1278_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _456_ layer 1 -80 -540
pin name Y signal _457_ layer 1 80 0
cell 309 INVX4:_1279_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[16] layer 1 -160 -340
pin name Y signal _458_ layer 1 0 0
cell 310 INVX1:_1280_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[13] layer 1 -80 -540
pin name Y signal _459_ layer 1 80 0
cell 311 NAND3X1:_1281_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.c_state\[12] layer 1 -240 60
pin name B signal _458_ layer 1 -40 -100
pin name C signal _459_ layer 1 80 260
pin name Y signal _460_ layer 1 -80 680
cell 312 NOR2X1:_1282_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _460_ layer 1 -160 -540
pin name B signal _457_ layer 1 160 -60
pin name Y signal _461_ layer 1 0 -300
cell 313 NOR2X1:_1283_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[13] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.c_state\[12] layer 1 160 -60
pin name Y signal _462_ layer 1 0 -300
cell 314 AND2X2:_1284_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _456_ layer 1 -240 -260
pin name B signal _462_ layer 1 -80 -100
pin name Y signal _463_ layer 1 180 -680
cell 315 NAND2X1:_1285_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _454_ layer 1 -160 -340
pin name B signal _463_ layer 1 160 140
pin name Y signal _464_ layer 1 100 -680
cell 316 NOR2X1:_1286_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _458_ layer 1 -160 -540
pin name B signal _464_ layer 1 160 -60
pin name Y signal _465_ layer 1 0 -300
cell 317 AOI22X1:_1287_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _465_ layer 1 -240 -70
pin name B signal _451_ layer 1 -160 -260
pin name C signal _455_ layer 1 320 -60
pin name D signal _461_ layer 1 140 -180
pin name Y signal _466_ layer 1 10 -430
cell 318 NAND3X1:_1288_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _458_ layer 1 -240 60
pin name B signal _445_ layer 1 -40 -100
pin name C signal _446_ layer 1 80 260
pin name Y signal _467_ layer 1 -80 680
cell 319 NOR2X1:_1289_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _467_ layer 1 -160 -540
pin name B signal _464_ layer 1 160 -60
pin name Y signal _468_ layer 1 0 -300
cell 320 INVX1:_1290_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _448_ layer 1 -80 -540
pin name Y signal _469_ layer 1 80 0
cell 321 INVX1:_1291_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[5] layer 1 -80 -540
pin name Y signal _470_ layer 1 80 0
cell 322 NAND2X1:_1292_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[4] layer 1 -160 -340
pin name B signal _470_ layer 1 160 140
pin name Y signal _471_ layer 1 100 -680
cell 323 NOR2X1:_1293_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _471_ layer 1 -160 -540
pin name B signal _469_ layer 1 160 -60
pin name Y signal _472_ layer 1 0 -300
cell 324 NAND2X1:_1294_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _472_ layer 1 -160 -340
pin name B signal _468_ layer 1 160 140
pin name Y signal _473_ layer 1 100 -680
cell 325 NAND2X1:_1295_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _456_ layer 1 -160 -340
pin name B signal _462_ layer 1 160 140
pin name Y signal _474_ layer 1 100 -680
cell 326 NAND2X1:_1296_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _458_ layer 1 -160 -340
pin name B signal _452_ layer 1 160 140
pin name Y signal _475_ layer 1 100 -680
cell 327 NOR2X1:_1297_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _475_ layer 1 -160 -540
pin name B signal _474_ layer 1 160 -60
pin name Y signal _476_ layer 1 0 -300
cell 328 AND2X2:_1298_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _451_ layer 1 -240 -260
pin name B signal _476_ layer 1 -80 -100
pin name Y signal _477_ layer 1 180 -680
cell 329 INVX1:_1299_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[9] layer 1 -80 -540
pin name Y signal _478_ layer 1 80 0
cell 330 AND2X2:_1300_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _478_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.c_state\[8] layer 1 -80 -100
pin name Y signal _479_ layer 1 180 -680
cell 331 NAND2X1:_1301_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _479_ layer 1 -160 -340
pin name B signal _477_ layer 1 160 140
pin name Y signal _480_ layer 1 100 -680
cell 332 NAND3X1:_1302_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _473_ layer 1 -240 60
pin name B signal _480_ layer 1 -40 -100
pin name C signal _466_ layer 1 80 260
pin name Y signal _481_ layer 1 -80 680
cell 333 INVX2:_1303_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_en\ layer 1 -80 -340
pin name Y signal _482_ layer 1 80 0
cell 334 NOR2X1:_1304_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -540
end_pin_group
pin name B signal \byte_controller.bit_controller.al\ layer 1 160 -60
pin name Y signal _483_ layer 1 0 -300
cell 335 INVX2:_1305_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _483_ layer 1 -80 -340
pin name Y signal _484_ layer 1 80 0
cell 336 NOR2X1:_1306_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _482_ layer 1 -160 -540
pin name B signal _484_ layer 1 160 -60
pin name Y signal _485_ layer 1 0 -300
cell 337 AND2X2:_1307_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _481_ layer 1 -240 -260
pin name B signal _485_ layer 1 -80 -100
pin name Y signal _371_ layer 1 180 -680
cell 338 NAND2X1:_1308_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _452_ layer 1 -160 -340
pin name B signal _453_ layer 1 160 140
pin name Y signal _486_ layer 1 100 -680
cell 339 NOR2X1:_1309_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _486_ layer 1 -160 -540
pin name B signal _474_ layer 1 160 -60
pin name Y signal _487_ layer 1 0 -300
cell 340 INVX2:_1310_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _467_ layer 1 -80 -340
pin name Y signal _488_ layer 1 80 0
cell 341 NAND2X1:_1311_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _488_ layer 1 -160 -340
pin name B signal _487_ layer 1 160 140
pin name Y signal _489_ layer 1 100 -680
cell 342 NOR2X1:_1312_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _450_ layer 1 -160 -540
pin name B signal _489_ layer 1 160 -60
pin name Y signal _490_ layer 1 0 -300
cell 343 INVX1:_1313_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cmd_stop\ layer 1 -80 -540
pin name Y signal _491_ layer 1 80 0
cell 344 NAND3X1:_1314_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.sto_condition\ layer 1 -240 60
pin name B signal _442_ layer 1 -40 -100
pin name C signal _491_ layer 1 80 260
pin name Y signal _492_ layer 1 -80 680
cell 345 NOR2X1:_1315_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf1 layer 1 -160 -540
end_pin_group
pin name B signal \byte_controller.bit_controller.sSDA\ layer 1 160 -60
pin name Y signal _493_ layer 1 0 -300
cell 346 NAND3X1:_1316_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.sda_chk\ layer 1 -240 60
pin name B signal _785_ layer 1 -40 -100
pin name C signal _493_ layer 1 80 260
pin name Y signal _494_ layer 1 -80 680
cell 347 OAI21X1:_1317_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _492_ layer 1 -160 -330
pin name B signal _490_ layer 1 -80 -140
pin name C signal _494_ layer 1 160 300
pin name Y signal _366_ layer 1 50 -100
cell 348 OAI21X1:_1318_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.busy\ layer 1 -160 -330
pin name B signal \byte_controller.bit_controller.sta_condition\ layer 1 -80 -140
pin name C signal _442_ layer 1 160 300
pin name Y signal _495_ layer 1 50 -100
cell 349 NOR2X1:_1319_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.sto_condition\ layer 1 -160 -540
pin name B signal _495_ layer 1 160 -60
pin name Y signal _367_ layer 1 0 -300
cell 350 INVX1:_1320_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.sSDA\ layer 1 -80 -540
pin name Y signal _496_ layer 1 80 0
cell 351 NOR2X1:_1321_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.dSDA\ layer 1 -160 -540
pin name B signal _496_ layer 1 160 -60
pin name Y signal _497_ layer 1 0 -300
cell 352 NAND2X1:_1322_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.sSCL\ layer 1 -160 -340
pin name B signal _497_ layer 1 160 140
pin name Y signal _498_ layer 1 100 -680
cell 353 NOR2X1:_1323_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf0 layer 1 -160 -540
end_pin_group
pin name B signal _498_ layer 1 160 -60
pin name Y signal _379_ layer 1 0 -300
cell 354 INVX1:_1324_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _493_ layer 1 -80 -540
pin name Y signal _373_ layer 1 80 0
cell 355 NAND2X1:_1325_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.sSCL\ layer 1 -160 -340
pin name B signal \byte_controller.bit_controller.dSDA\ layer 1 160 140
pin name Y signal _499_ layer 1 100 -680
cell 356 NOR2X1:_1326_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _499_ layer 1 -160 -540
pin name B signal _373_ layer 1 160 -60
pin name Y signal _378_ layer 1 0 -300
cell 357 INVX2:_1327_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _443_ layer 1 -80 -340
pin name Y signal _500_ layer 1 80 0
cell 358 NOR2X1:_1328_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[11] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.filter_cnt\[12] layer 1 160 -60
pin name Y signal _501_ layer 1 0 -300
cell 359 NOR2X1:_1329_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[10] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.filter_cnt\[13] layer 1 160 -60
pin name Y signal _502_ layer 1 0 -300
cell 360 NAND2X1:_1330_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _501_ layer 1 -160 -340
pin name B signal _502_ layer 1 160 140
pin name Y signal _503_ layer 1 100 -680
cell 361 INVX1:_1331_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _503_ layer 1 -80 -540
pin name Y signal _504_ layer 1 80 0
cell 362 INVX1:_1332_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[6] layer 1 -80 -540
pin name Y signal _505_ layer 1 80 0
cell 363 INVX1:_1333_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[4] layer 1 -80 -540
pin name Y signal _506_ layer 1 80 0
cell 364 INVX1:_1334_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[2] layer 1 -80 -540
pin name Y signal _507_ layer 1 80 0
cell 365 NOR2X1:_1335_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[1] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.filter_cnt\[0] layer 1 160 -60
pin name Y signal _508_ layer 1 0 -300
cell 366 NAND2X1:_1336_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _507_ layer 1 -160 -340
pin name B signal _508_ layer 1 160 140
pin name Y signal _509_ layer 1 100 -680
cell 367 NOR2X1:_1337_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[3] layer 1 -160 -540
pin name B signal _509_ layer 1 160 -60
pin name Y signal _510_ layer 1 0 -300
cell 368 NAND2X1:_1338_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _506_ layer 1 -160 -340
pin name B signal _510_ layer 1 160 140
pin name Y signal _511_ layer 1 100 -680
cell 369 NOR2X1:_1339_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[5] layer 1 -160 -540
pin name B signal _511_ layer 1 160 -60
pin name Y signal _512_ layer 1 0 -300
cell 370 NAND2X1:_1340_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _505_ layer 1 -160 -340
pin name B signal _512_ layer 1 160 140
pin name Y signal _513_ layer 1 100 -680
cell 371 NOR2X1:_1341_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[7] layer 1 -160 -540
pin name B signal _513_ layer 1 160 -60
pin name Y signal _514_ layer 1 0 -300
cell 372 NOR2X1:_1342_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[9] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.filter_cnt\[8] layer 1 160 -60
pin name Y signal _515_ layer 1 0 -300
cell 373 NAND3X1:_1343_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _504_ layer 1 -240 60
pin name B signal _515_ layer 1 -40 -100
pin name C signal _514_ layer 1 80 260
pin name Y signal _516_ layer 1 -80 680
cell 374 OAI21X1:_1344_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[2] layer 1 -160 -330
pin name B signal _516_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _517_ layer 1 50 -100
cell 375 NOR2X1:_1345_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[0] layer 1 -160 -540
pin name B signal _517_ layer 1 160 -60
pin name Y signal _374_[0] layer 1 0 -300
cell 376 INVX1:_1346_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[3] layer 1 -80 -540
pin name Y signal _518_ layer 1 80 0
cell 377 OR2X2:_1347_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _513_ layer 1 -240 -540
pin name B signal \byte_controller.bit_controller.filter_cnt\[7] layer 1 -40 -220
pin name Y signal _519_ layer 1 240 -100
cell 378 NAND2X1:_1348_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _515_ layer 1 -160 -340
pin name B signal _504_ layer 1 160 140
pin name Y signal _520_ layer 1 100 -680
cell 379 NOR2X1:_1349_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _520_ layer 1 -160 -540
pin name B signal _519_ layer 1 160 -60
pin name Y signal _521_ layer 1 0 -300
cell 380 AND2X2:_1350_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[1] layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.filter_cnt\[0] layer 1 -80 -100
pin name Y signal _522_ layer 1 180 -680
cell 381 OAI21X1:_1351_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _508_ layer 1 -160 -330
pin name B signal _522_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _523_ layer 1 50 -100
cell 382 AOI21X1:_1352_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _521_ layer 1 -160 -70
pin name B signal _518_ layer 1 -80 -260
pin name C signal _523_ layer 1 240 -500
pin name Y signal _374_[1] layer 1 80 -680
cell 383 INVX1:_1353_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[4] layer 1 -80 -540
pin name Y signal _524_ layer 1 80 0
cell 384 OAI21X1:_1354_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[1] layer 1 -160 -330
pin name B signal \byte_controller.bit_controller.filter_cnt\[0] layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[2] layer 1 160 300
pin name Y signal _525_ layer 1 50 -100
cell 385 NAND2X1:_1355_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _525_ layer 1 -160 -340
pin name B signal _509_ layer 1 160 140
pin name Y signal _526_ layer 1 100 -680
cell 386 NAND2X1:_1356_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _500_ layer 1 -160 -340
pin name B signal _526_ layer 1 160 140
pin name Y signal _527_ layer 1 100 -680
cell 387 AOI21X1:_1357_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _521_ layer 1 -160 -70
pin name B signal _524_ layer 1 -80 -260
pin name C signal _527_ layer 1 240 -500
pin name Y signal _374_[2] layer 1 80 -680
cell 388 INVX1:_1358_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[5] layer 1 -80 -540
pin name Y signal _528_ layer 1 80 0
cell 389 AND2X2:_1359_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _509_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.filter_cnt\[3] layer 1 -80 -100
pin name Y signal _529_ layer 1 180 -680
cell 390 OAI21X1:_1360_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _510_ layer 1 -160 -330
pin name B signal _529_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _530_ layer 1 50 -100
cell 391 AOI21X1:_1361_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _521_ layer 1 -160 -70
pin name B signal _528_ layer 1 -80 -260
pin name C signal _530_ layer 1 240 -500
pin name Y signal _374_[3] layer 1 80 -680
cell 392 INVX1:_1362_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[6] layer 1 -80 -540
pin name Y signal _531_ layer 1 80 0
cell 393 INVX1:_1363_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _511_ layer 1 -80 -540
pin name Y signal _532_ layer 1 80 0
cell 394 NOR2X1:_1364_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _506_ layer 1 -160 -540
pin name B signal _510_ layer 1 160 -60
pin name Y signal _533_ layer 1 0 -300
cell 395 OAI21X1:_1365_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _533_ layer 1 -160 -330
pin name B signal _532_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _534_ layer 1 50 -100
cell 396 AOI21X1:_1366_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _521_ layer 1 -160 -70
pin name B signal _531_ layer 1 -80 -260
pin name C signal _534_ layer 1 240 -500
pin name Y signal _374_[4] layer 1 80 -680
cell 397 INVX1:_1367_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _512_ layer 1 -80 -540
pin name Y signal _535_ layer 1 80 0
cell 398 NAND2X1:_1368_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[5] layer 1 -160 -340
pin name B signal _511_ layer 1 160 140
pin name Y signal _536_ layer 1 100 -680
cell 399 OAI21X1:_1369_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[7] layer 1 -160 -330
pin name B signal _516_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _537_ layer 1 50 -100
cell 400 AOI21X1:_1370_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _535_ layer 1 -160 -70
pin name B signal _536_ layer 1 -80 -260
pin name C signal _537_ layer 1 240 -500
pin name Y signal _374_[5] layer 1 80 -680
cell 401 INVX1:_1371_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[8] layer 1 -80 -540
pin name Y signal _538_ layer 1 80 0
cell 402 OAI21X1:_1372_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[5] layer 1 -160 -330
pin name B signal _511_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[6] layer 1 160 300
pin name Y signal _539_ layer 1 50 -100
cell 403 NAND2X1:_1373_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _539_ layer 1 -160 -340
pin name B signal _513_ layer 1 160 140
pin name Y signal _540_ layer 1 100 -680
cell 404 NAND2X1:_1374_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _500_ layer 1 -160 -340
pin name B signal _540_ layer 1 160 140
pin name Y signal _541_ layer 1 100 -680
cell 405 AOI21X1:_1375_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _521_ layer 1 -160 -70
pin name B signal _538_ layer 1 -80 -260
pin name C signal _541_ layer 1 240 -500
pin name Y signal _374_[6] layer 1 80 -680
cell 406 OAI21X1:_1376_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[6] layer 1 -160 -330
pin name B signal _535_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[7] layer 1 160 300
pin name Y signal _542_ layer 1 50 -100
cell 407 OAI21X1:_1377_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[9] layer 1 -160 -330
pin name B signal _520_ layer 1 -80 -140
pin name C signal _514_ layer 1 160 300
pin name Y signal _543_ layer 1 50 -100
cell 408 AOI21X1:_1378_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _543_ layer 1 -160 -70
pin name B signal _542_ layer 1 -80 -260
pin name C signal _443_ layer 1 240 -500
pin name Y signal _374_[7] layer 1 80 -680
cell 409 NOR3X1:_1379_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[7] layer 1 -350 -500
pin name B signal \byte_controller.bit_controller.filter_cnt\[8] layer 1 -200 -300
pin name C signal _513_ layer 1 -40 -100
pin name Y signal _544_ layer 1 -210 -670
cell 410 INVX1:_1380_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[8] layer 1 -80 -540
pin name Y signal _545_ layer 1 80 0
cell 411 NOR2X1:_1381_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _545_ layer 1 -160 -540
pin name B signal _514_ layer 1 160 -60
pin name Y signal _546_ layer 1 0 -300
cell 412 OAI21X1:_1382_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _544_ layer 1 -160 -330
pin name B signal _546_ layer 1 -80 -140
pin name C signal _516_ layer 1 160 300
pin name Y signal _547_ layer 1 50 -100
cell 413 NAND2X1:_1383_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[10] layer 1 -160 -340
pin name B signal _521_ layer 1 160 140
pin name Y signal _548_ layer 1 100 -680
cell 414 AOI21X1:_1384_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _547_ layer 1 -160 -70
pin name B signal _548_ layer 1 -80 -260
pin name C signal _443_ layer 1 240 -500
pin name Y signal _374_[8] layer 1 80 -680
cell 415 OAI21X1:_1385_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[8] layer 1 -160 -330
pin name B signal _519_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[9] layer 1 160 300
pin name Y signal _549_ layer 1 50 -100
cell 416 AND2X2:_1386_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _514_ layer 1 -240 -260
pin name B signal _515_ layer 1 -80 -100
pin name Y signal _550_ layer 1 180 -680
cell 417 OAI21X1:_1387_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[11] layer 1 -160 -330
pin name B signal _503_ layer 1 -80 -140
pin name C signal _550_ layer 1 160 300
pin name Y signal _551_ layer 1 50 -100
cell 418 AOI21X1:_1388_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _551_ layer 1 -160 -70
pin name B signal _549_ layer 1 -80 -260
pin name C signal _443_ layer 1 240 -500
pin name Y signal _374_[9] layer 1 80 -680
cell 419 INVX1:_1389_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[10] layer 1 -80 -540
pin name Y signal _552_ layer 1 80 0
cell 420 NAND3X1:_1390_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _552_ layer 1 -240 60
pin name B signal _515_ layer 1 -40 -100
pin name C signal _514_ layer 1 80 260
pin name Y signal _553_ layer 1 -80 680
cell 421 NAND2X1:_1391_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _515_ layer 1 -160 -340
pin name B signal _514_ layer 1 160 140
pin name Y signal _554_ layer 1 100 -680
cell 422 NAND2X1:_1392_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[10] layer 1 -160 -340
pin name B signal _554_ layer 1 160 140
pin name Y signal _555_ layer 1 100 -680
cell 423 OAI21X1:_1393_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[12] layer 1 -160 -330
pin name B signal _516_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _556_ layer 1 50 -100
cell 424 AOI21X1:_1394_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _553_ layer 1 -160 -70
pin name B signal _555_ layer 1 -80 -260
pin name C signal _556_ layer 1 240 -500
pin name Y signal _374_[10] layer 1 80 -680
cell 425 OAI21X1:_1395_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[10] layer 1 -160 -330
pin name B signal _554_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[11] layer 1 160 300
pin name Y signal _557_ layer 1 50 -100
cell 426 INVX1:_1396_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[11] layer 1 -80 -540
pin name Y signal _558_ layer 1 80 0
cell 427 NAND3X1:_1397_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _558_ layer 1 -240 60
pin name B signal _552_ layer 1 -40 -100
pin name C signal _550_ layer 1 80 260
pin name Y signal _559_ layer 1 -80 680
cell 428 OAI21X1:_1398_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[13] layer 1 -160 -330
pin name B signal _516_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _560_ layer 1 50 -100
cell 429 AOI21X1:_1399_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _559_ layer 1 -160 -70
pin name B signal _557_ layer 1 -80 -260
pin name C signal _560_ layer 1 240 -500
pin name Y signal _374_[11] layer 1 80 -680
cell 430 OAI21X1:_1400_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.filter_cnt\[11] layer 1 -160 -330
pin name B signal _553_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[12] layer 1 160 300
pin name Y signal _561_ layer 1 50 -100
cell 431 NAND3X1:_1401_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _552_ layer 1 -240 60
pin name B signal _501_ layer 1 -40 -100
pin name C signal _550_ layer 1 80 260
pin name Y signal _562_ layer 1 -80 680
cell 432 OAI21X1:_1402_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[14] layer 1 -160 -330
pin name B signal _516_ layer 1 -80 -140
pin name C signal _500_ layer 1 160 300
pin name Y signal _563_ layer 1 50 -100
cell 433 AOI21X1:_1403_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _561_ layer 1 -160 -70
pin name B signal _562_ layer 1 -80 -260
pin name C signal _563_ layer 1 240 -500
pin name Y signal _374_[12] layer 1 80 -680
cell 434 INVX1:_1404_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _501_ layer 1 -80 -540
pin name Y signal _564_ layer 1 80 0
cell 435 OAI21X1:_1405_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _564_ layer 1 -160 -330
pin name B signal _553_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.filter_cnt\[13] layer 1 160 300
pin name Y signal _565_ layer 1 50 -100
cell 436 NAND2X1:_1406_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[15] layer 1 -160 -340
pin name B signal _521_ layer 1 160 140
pin name Y signal _566_ layer 1 100 -680
cell 437 AOI21X1:_1407_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _566_ layer 1 -160 -70
pin name B signal _565_ layer 1 -80 -260
pin name C signal _443_ layer 1 240 -500
pin name Y signal _374_[13] layer 1 80 -680
cell 438 AND2X2:_1408_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _442_ layer 1 -240 -260
pin name B signal sda_pad_i layer 1 -80 -100
pin name Y signal _369_[0] layer 1 180 -680
cell 439 AND2X2:_1409_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _442_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.cSDA\[0] layer 1 -80 -100
pin name Y signal _369_[1] layer 1 180 -680
cell 440 AND2X2:_1410_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _442_ layer 1 -240 -260
pin name B signal scl_pad_i layer 1 -80 -100
pin name Y signal _368_[0] layer 1 180 -680
cell 441 AND2X2:_1411_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _442_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.cSCL\[0] layer 1 -80 -100
pin name Y signal _368_[1] layer 1 180 -680
cell 442 INVX1:_1412_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.sSCL\ layer 1 -80 -540
pin name Y signal _567_ layer 1 80 0
cell 443 INVX1:_1413_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.slave_wait\ layer 1 -80 -540
pin name Y signal _568_ layer 1 80 0
cell 444 OAI21X1:_1414_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.dscl_oen\ layer 1 -160 -330
pin name B signal _440_ layer 1 -80 -140
pin name C signal _568_ layer 1 160 300
pin name Y signal _569_ layer 1 50 -100
cell 445 AND2X2:_1415_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _569_ layer 1 -240 -260
pin name B signal _567_ layer 1 -80 -100
pin name Y signal _377_ layer 1 180 -680
cell 446 NAND2X1:_1416_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _442_ layer 1 -160 -340
pin name B signal _567_ layer 1 160 140
pin name Y signal _372_ layer 1 100 -680
cell 447 INVX1:_1417_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSDA\[0] layer 1 -80 -540
pin name Y signal _570_ layer 1 80 0
cell 448 INVX1:_1418_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSDA\[1] layer 1 -80 -540
pin name Y signal _571_ layer 1 80 0
cell 449 INVX1:_1419_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSDA\[2] layer 1 -80 -540
pin name Y signal _572_ layer 1 80 0
cell 450 OAI21X1:_1420_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _570_ layer 1 -160 -330
pin name B signal _572_ layer 1 -80 -140
pin name C signal _571_ layer 1 160 300
pin name Y signal _573_ layer 1 50 -100
cell 451 OAI21X1:_1421_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.fSDA\[0] layer 1 -160 -330
pin name B signal \byte_controller.bit_controller.fSDA\[2] layer 1 -80 -140
pin name C signal _573_ layer 1 160 300
pin name Y signal _574_ layer 1 50 -100
cell 452 NAND2X1:_1422_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _442_ layer 1 -160 -340
pin name B signal _574_ layer 1 160 140
pin name Y signal _376_ layer 1 100 -680
cell 453 INVX1:_1423_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSCL\[0] layer 1 -80 -540
pin name Y signal _575_ layer 1 80 0
cell 454 INVX1:_1424_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSCL\[1] layer 1 -80 -540
pin name Y signal _576_ layer 1 80 0
cell 455 INVX1:_1425_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.fSCL\[2] layer 1 -80 -540
pin name Y signal _577_ layer 1 80 0
cell 456 OAI21X1:_1426_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _575_ layer 1 -160 -330
pin name B signal _577_ layer 1 -80 -140
pin name C signal _576_ layer 1 160 300
pin name Y signal _578_ layer 1 50 -100
cell 457 OAI21X1:_1427_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.fSCL\[0] layer 1 -160 -330
pin name B signal \byte_controller.bit_controller.fSCL\[2] layer 1 -80 -140
pin name C signal _578_ layer 1 160 300
pin name Y signal _579_ layer 1 50 -100
cell 458 NAND2X1:_1428_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _442_ layer 1 -160 -340
pin name B signal _579_ layer 1 160 140
pin name Y signal _375_ layer 1 100 -680
cell 459 OR2X2:_1429_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _567_ layer 1 -240 -540
pin name B signal \byte_controller.bit_controller.dSCL\ layer 1 -40 -220
pin name Y signal _580_ layer 1 240 -100
cell 460 OAI21X1:_1430_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.dSCL\ layer 1 -160 -330
pin name B signal _567_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.dout\ layer 1 160 300
pin name Y signal _581_ layer 1 50 -100
cell 461 OAI21X1:_1431_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _496_ layer 1 -160 -330
pin name B signal _580_ layer 1 -80 -140
pin name C signal _581_ layer 1 160 300
pin name Y signal _380_ layer 1 50 -100
cell 462 OAI21X1:_1432_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _520_ layer 1 -160 -330
pin name B signal _519_ layer 1 -80 -140
pin name C signal _442_ layer 1 160 300
pin name Y signal _582_ layer 1 50 -100
cell 463 OAI21X1:_1433_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.cSCL\[1] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _583_ layer 1 50 -100
cell 464 OAI21X1:_1434_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _575_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _583_ layer 1 160 300
pin name Y signal _381_ layer 1 50 -100
cell 465 OAI21X1:_1435_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.fSCL\[0] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _584_ layer 1 50 -100
cell 466 OAI21X1:_1436_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _576_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _584_ layer 1 160 300
pin name Y signal _382_ layer 1 50 -100
cell 467 OAI21X1:_1437_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.fSCL\[1] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _585_ layer 1 50 -100
cell 468 OAI21X1:_1438_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _577_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _585_ layer 1 160 300
pin name Y signal _383_ layer 1 50 -100
cell 469 OAI21X1:_1439_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.cSDA\[1] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _586_ layer 1 50 -100
cell 470 OAI21X1:_1440_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _570_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _586_ layer 1 160 300
pin name Y signal _384_ layer 1 50 -100
cell 471 OAI21X1:_1441_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.fSDA\[0] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _587_ layer 1 50 -100
cell 472 OAI21X1:_1442_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _571_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _587_ layer 1 160 300
pin name Y signal _385_ layer 1 50 -100
cell 473 OAI21X1:_1443_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal \byte_controller.bit_controller.fSDA\[1] layer 1 -80 -140
pin name C signal _582_ layer 1 160 300
pin name Y signal _588_ layer 1 50 -100
cell 474 OAI21X1:_1444_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _572_ layer 1 -160 -330
pin name B signal _582_ layer 1 -80 -140
pin name C signal _588_ layer 1 160 300
pin name Y signal _386_ layer 1 50 -100
cell 475 NOR2X1:_1445_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[3] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cmd\[2] layer 1 160 -60
pin name Y signal _589_ layer 1 0 -300
cell 476 NAND2X1:_1446_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[1] layer 1 -160 -340
pin name B signal _589_ layer 1 160 140
pin name Y signal _590_ layer 1 100 -680
cell 477 NOR2X1:_1447_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[0] layer 1 -160 -540
pin name B signal _590_ layer 1 160 -60
pin name Y signal _591_ layer 1 0 -300
cell 478 OAI21X1:_1448_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _482_ layer 1 -160 -330
pin name B signal _591_ layer 1 -80 -140
pin name C signal _442_ layer 1 160 300
pin name Y signal _592_ layer 1 50 -100
cell 479 AOI21X1:_1449_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _482_ layer 1 -160 -70
pin name B signal _491_ layer 1 -80 -260
pin name C signal _592_ layer 1 240 -500
pin name Y signal _387_ layer 1 80 -680
cell 480 NOR2X1:_1450_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_en\ layer 1 -160 -540
pin name B signal _484_ layer 1 160 -60
pin name Y signal _593_ layer 1 0 -300
cell 481 NAND2X1:_1451_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.sda_chk\ layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _594_ layer 1 100 -680
cell 482 INVX1:_1452_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[11] layer 1 -80 -540
pin name Y signal _595_ layer 1 80 0
cell 483 AND2X2:_1453_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _595_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.c_state\[10] layer 1 -80 -100
pin name Y signal _596_ layer 1 180 -680
cell 484 NAND2X1:_1454_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _458_ layer 1 -160 -340
pin name B signal _453_ layer 1 160 140
pin name Y signal _597_ layer 1 100 -680
cell 485 NOR2X1:_1455_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _597_ layer 1 -160 -540
pin name B signal _474_ layer 1 160 -60
pin name Y signal _598_ layer 1 0 -300
cell 486 AND2X2:_1456_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _451_ layer 1 -240 -260
pin name B signal _598_ layer 1 -80 -100
pin name Y signal _599_ layer 1 180 -680
cell 487 NOR2X1:_1457_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[10] layer 1 -160 -540
pin name B signal _595_ layer 1 160 -60
pin name Y signal _600_ layer 1 0 -300
cell 488 OAI21X1:_1458_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _596_ layer 1 -160 -330
pin name B signal _600_ layer 1 -80 -140
pin name C signal _599_ layer 1 160 300
pin name Y signal _601_ layer 1 50 -100
cell 489 INVX1:_1459_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _462_ layer 1 -80 -540
pin name Y signal _602_ layer 1 80 0
cell 490 INVX1:_1460_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[15] layer 1 -80 -540
pin name Y signal _603_ layer 1 80 0
cell 491 NAND3X1:_1461_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.c_state\[14] layer 1 -240 60
pin name B signal _458_ layer 1 -40 -100
pin name C signal _603_ layer 1 80 260
pin name Y signal _604_ layer 1 -80 680
cell 492 NOR2X1:_1462_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _604_ layer 1 -160 -540
pin name B signal _602_ layer 1 160 -60
pin name Y signal _605_ layer 1 0 -300
cell 493 INVX1:_1463_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[12] layer 1 -80 -540
pin name Y signal _606_ layer 1 80 0
cell 494 NAND3X1:_1464_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.c_state\[13] layer 1 -240 60
pin name B signal _458_ layer 1 -40 -100
pin name C signal _606_ layer 1 80 260
pin name Y signal _607_ layer 1 -80 680
cell 495 NOR2X1:_1465_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _607_ layer 1 -160 -540
pin name B signal _457_ layer 1 160 -60
pin name Y signal _608_ layer 1 0 -300
cell 496 OAI21X1:_1466_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _605_ layer 1 -160 -330
pin name B signal _608_ layer 1 -80 -140
pin name C signal _455_ layer 1 160 300
pin name Y signal _609_ layer 1 50 -100
cell 497 INVX1:_1467_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[3] layer 1 -80 -540
pin name Y signal _610_ layer 1 80 0
cell 498 NOR2X1:_1468_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[2] layer 1 -160 -540
pin name B signal _610_ layer 1 160 -60
pin name Y signal _611_ layer 1 0 -300
cell 499 INVX1:_1469_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _446_ layer 1 -80 -540
pin name Y signal _612_ layer 1 80 0
cell 500 NAND3X1:_1470_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _458_ layer 1 -240 60
pin name B signal _448_ layer 1 -40 -100
pin name C signal _449_ layer 1 80 260
pin name Y signal _613_ layer 1 -80 680
cell 501 NOR3X1:_1471_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _612_ layer 1 -350 -500
pin name B signal _613_ layer 1 -200 -300
pin name C signal _464_ layer 1 -40 -100
pin name Y signal _614_ layer 1 -210 -670
cell 502 NAND2X1:_1472_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[2] layer 1 -160 -340
pin name B signal _610_ layer 1 160 140
pin name Y signal _615_ layer 1 100 -680
cell 503 INVX1:_1473_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _615_ layer 1 -80 -540
pin name Y signal _616_ layer 1 80 0
cell 504 OAI21X1:_1474_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _611_ layer 1 -160 -330
pin name B signal _616_ layer 1 -80 -140
pin name C signal _614_ layer 1 160 300
pin name Y signal _617_ layer 1 50 -100
cell 505 NAND3X1:_1475_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _601_ layer 1 -240 60
pin name B signal _609_ layer 1 -40 -100
pin name C signal _617_ layer 1 80 260
pin name Y signal _618_ layer 1 -80 680
cell 506 INVX1:_1476_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _618_ layer 1 -80 -540
pin name Y signal _619_ layer 1 80 0
cell 507 NOR2X1:_1477_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _613_ layer 1 -160 -540
pin name B signal _464_ layer 1 160 -60
pin name Y signal _620_ layer 1 0 -300
cell 508 INVX1:_1478_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _445_ layer 1 -80 -540
pin name Y signal _621_ layer 1 80 0
cell 509 INVX1:_1479_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[1] layer 1 -80 -540
pin name Y signal _622_ layer 1 80 0
cell 510 NAND2X1:_1480_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[0] layer 1 -160 -340
pin name B signal _622_ layer 1 160 140
pin name Y signal _623_ layer 1 100 -680
cell 511 NOR2X1:_1481_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _623_ layer 1 -160 -540
pin name B signal _621_ layer 1 160 -60
pin name Y signal _624_ layer 1 0 -300
cell 512 NAND2X1:_1482_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _624_ layer 1 -160 -340
pin name B signal _620_ layer 1 160 140
pin name Y signal _625_ layer 1 100 -680
cell 513 NOR2X1:_1483_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[8] layer 1 -160 -540
pin name B signal _478_ layer 1 160 -60
pin name Y signal _626_ layer 1 0 -300
cell 514 NAND3X1:_1484_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _626_ layer 1 -240 60
pin name B signal _476_ layer 1 -40 -100
pin name C signal _451_ layer 1 80 260
pin name Y signal _627_ layer 1 -80 680
cell 515 NOR2X1:_1485_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[0] layer 1 -160 -540
pin name B signal _622_ layer 1 160 -60
pin name Y signal _628_ layer 1 0 -300
cell 516 AND2X2:_1486_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _628_ layer 1 -240 -260
pin name B signal _445_ layer 1 -80 -100
pin name Y signal _629_ layer 1 180 -680
cell 517 NAND2X1:_1487_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _629_ layer 1 -160 -340
pin name B signal _620_ layer 1 160 140
pin name Y signal _630_ layer 1 100 -680
cell 518 NAND3X1:_1488_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _627_ layer 1 -240 60
pin name B signal _625_ layer 1 -40 -100
pin name C signal _630_ layer 1 80 260
pin name Y signal _631_ layer 1 -80 680
cell 519 INVX1:_1489_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _449_ layer 1 -80 -540
pin name Y signal _632_ layer 1 80 0
cell 520 INVX1:_1490_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[6] layer 1 -80 -540
pin name Y signal _633_ layer 1 80 0
cell 521 NAND2X1:_1491_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[7] layer 1 -160 -340
pin name B signal _633_ layer 1 160 140
pin name Y signal _634_ layer 1 100 -680
cell 522 NOR2X1:_1492_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _634_ layer 1 -160 -540
pin name B signal _632_ layer 1 160 -60
pin name Y signal _635_ layer 1 0 -300
cell 523 NAND2X1:_1493_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _635_ layer 1 -160 -340
pin name B signal _468_ layer 1 160 140
pin name Y signal _636_ layer 1 100 -680
cell 524 INVX1:_1494_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[7] layer 1 -80 -540
pin name Y signal _637_ layer 1 80 0
cell 525 NAND2X1:_1495_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[6] layer 1 -160 -340
pin name B signal _637_ layer 1 160 140
pin name Y signal _638_ layer 1 100 -680
cell 526 NOR2X1:_1496_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _638_ layer 1 -160 -540
pin name B signal _632_ layer 1 160 -60
pin name Y signal _639_ layer 1 0 -300
cell 527 INVX1:_1497_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[4] layer 1 -80 -540
pin name Y signal _640_ layer 1 80 0
cell 528 NAND2X1:_1498_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[5] layer 1 -160 -340
pin name B signal _640_ layer 1 160 140
pin name Y signal _641_ layer 1 100 -680
cell 529 NOR2X1:_1499_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _641_ layer 1 -160 -540
pin name B signal _469_ layer 1 160 -60
pin name Y signal _642_ layer 1 0 -300
cell 530 OAI21X1:_1500_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _639_ layer 1 -160 -330
pin name B signal _642_ layer 1 -80 -140
pin name C signal _468_ layer 1 160 300
pin name Y signal _643_ layer 1 50 -100
cell 531 NAND2X1:_1501_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _636_ layer 1 -160 -340
pin name B signal _643_ layer 1 160 140
pin name Y signal _644_ layer 1 100 -680
cell 532 NOR3X1:_1502_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _631_ layer 1 -350 -500
pin name B signal _644_ layer 1 -200 -300
pin name C signal _481_ layer 1 -40 -100
pin name Y signal _645_ layer 1 -210 -670
cell 533 NAND3X1:_1503_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _485_ layer 1 -240 60
pin name B signal _619_ layer 1 -40 -100
pin name C signal _645_ layer 1 80 260
pin name Y signal _646_ layer 1 -80 680
cell 534 OAI21X1:_1504_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _490_ layer 1 -160 -330
pin name B signal _646_ layer 1 -80 -140
pin name C signal _594_ layer 1 160 300
pin name Y signal _388_ layer 1 50 -100
cell 535 NAND2X1:_1505_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[0] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _647_ layer 1 100 -680
cell 536 NAND2X1:_1506_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _589_ layer 1 -160 -340
pin name B signal _485_ layer 1 160 140
pin name Y signal _648_ layer 1 100 -680
cell 537 NAND3X1:_1507_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _488_ layer 1 -240 60
pin name B signal _472_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _649_ layer 1 -80 680
cell 538 NAND3X1:_1508_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _454_ layer 1 -240 60
pin name B signal _461_ layer 1 -40 -100
pin name C signal _451_ layer 1 80 260
pin name Y signal _650_ layer 1 -80 680
cell 539 NAND3X1:_1509_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.c_state\[16] layer 1 -240 60
pin name B signal _451_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _651_ layer 1 -80 680
cell 540 AND2X2:_1510_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _651_ layer 1 -240 -260
pin name B signal _650_ layer 1 -80 -100
pin name Y signal _652_ layer 1 180 -680
cell 541 NAND3X1:_1511_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _480_ layer 1 -240 60
pin name B signal _649_ layer 1 -40 -100
pin name C signal _652_ layer 1 80 260
pin name Y signal _653_ layer 1 -80 680
cell 542 INVX1:_1512_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _613_ layer 1 -80 -540
pin name Y signal _654_ layer 1 80 0
cell 543 NAND3X1:_1513_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _654_ layer 1 -240 60
pin name B signal _629_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _655_ layer 1 -80 680
cell 544 NAND3X1:_1514_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _654_ layer 1 -240 60
pin name B signal _624_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _656_ layer 1 -80 680
cell 545 NAND3X1:_1515_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _655_ layer 1 -240 60
pin name B signal _627_ layer 1 -40 -100
pin name C signal _656_ layer 1 80 260
pin name Y signal _657_ layer 1 -80 680
cell 546 NAND3X1:_1516_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _488_ layer 1 -240 60
pin name B signal _642_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _658_ layer 1 -80 680
cell 547 NAND3X1:_1517_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _488_ layer 1 -240 60
pin name B signal _639_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _659_ layer 1 -80 680
cell 548 NAND3X1:_1518_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _488_ layer 1 -240 60
pin name B signal _635_ layer 1 -40 -100
pin name C signal _487_ layer 1 80 260
pin name Y signal _660_ layer 1 -80 680
cell 549 NAND3X1:_1519_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _658_ layer 1 -240 60
pin name B signal _659_ layer 1 -40 -100
pin name C signal _660_ layer 1 80 260
pin name Y signal _661_ layer 1 -80 680
cell 550 OR2X2:_1520_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _657_ layer 1 -240 -540
pin name B signal _661_ layer 1 -40 -220
pin name Y signal _662_ layer 1 240 -100
cell 551 NOR3X1:_1521_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal _653_ layer 1 -350 -500
pin name B signal _618_ layer 1 -200 -300
pin name C signal _662_ layer 1 -40 -100
pin name Y signal _663_ layer 1 -210 -670
cell 552 INVX1:_1522_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cmd\[0] layer 1 -80 -540
pin name Y signal _664_ layer 1 80 0
cell 553 NOR2X1:_1523_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[1] layer 1 -160 -540
pin name B signal _664_ layer 1 160 -60
pin name Y signal _665_ layer 1 0 -300
cell 554 INVX1:_1524_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.c_state\[14] layer 1 -80 -540
pin name Y signal _666_ layer 1 80 0
cell 555 NAND2X1:_1525_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[15] layer 1 -160 -340
pin name B signal _666_ layer 1 160 140
pin name Y signal _667_ layer 1 100 -680
cell 556 NOR2X1:_1526_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _667_ layer 1 -160 -540
pin name B signal _602_ layer 1 160 -60
pin name Y signal _668_ layer 1 0 -300
cell 557 NAND3X1:_1527_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _458_ layer 1 -240 60
pin name B signal _668_ layer 1 -40 -100
pin name C signal _455_ layer 1 80 260
pin name Y signal _669_ layer 1 -80 680
cell 558 NAND3X1:_1528_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _665_ layer 1 -240 60
pin name B signal _669_ layer 1 -40 -100
pin name C signal _663_ layer 1 80 260
pin name Y signal _670_ layer 1 -80 680
cell 559 OAI21X1:_1529_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _648_ layer 1 -160 -330
pin name B signal _670_ layer 1 -80 -140
pin name C signal _647_ layer 1 160 300
pin name Y signal _389_ layer 1 50 -100
cell 560 INVX4:_1530_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _485_ layer 1 -160 -340
pin name Y signal _671_ layer 1 0 0
cell 561 INVX4:_1531_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _593_ layer 1 -160 -340
pin name Y signal _672_ layer 1 0 0
cell 562 OAI22X1:_1532_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _622_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _656_ layer 1 160 -140
pin name Y signal _390_ layer 1 0 -300
cell 563 NAND2X1:_1533_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[2] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _673_ layer 1 100 -680
cell 564 OAI21X1:_1534_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _671_ layer 1 -160 -330
pin name B signal _655_ layer 1 -80 -140
pin name C signal _673_ layer 1 160 300
pin name Y signal _391_ layer 1 50 -100
cell 565 NAND3X1:_1535_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _485_ layer 1 -240 60
pin name B signal _616_ layer 1 -40 -100
pin name C signal _614_ layer 1 80 260
pin name Y signal _674_ layer 1 -80 680
cell 566 OAI21X1:_1536_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _610_ layer 1 -160 -330
pin name B signal _672_ layer 1 -80 -140
pin name C signal _674_ layer 1 160 300
pin name Y signal _392_ layer 1 50 -100
cell 567 NAND3X1:_1537_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _485_ layer 1 -240 60
pin name B signal _611_ layer 1 -40 -100
pin name C signal _614_ layer 1 80 260
pin name Y signal _675_ layer 1 -80 680
cell 568 OAI21X1:_1538_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _640_ layer 1 -160 -330
pin name B signal _672_ layer 1 -80 -140
pin name C signal _675_ layer 1 160 300
pin name Y signal _393_ layer 1 50 -100
cell 569 NAND3X1:_1539_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.c_state\[15] layer 1 -240 60
pin name B signal _458_ layer 1 -40 -100
pin name C signal _666_ layer 1 80 260
pin name Y signal _676_ layer 1 -80 680
cell 570 NOR2X1:_1540_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _676_ layer 1 -160 -540
pin name B signal _602_ layer 1 160 -60
pin name Y signal _677_ layer 1 0 -300
cell 571 NAND2X1:_1541_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _677_ layer 1 -160 -340
pin name B signal _455_ layer 1 160 140
pin name Y signal _678_ layer 1 100 -680
cell 572 NAND2X1:_1542_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _591_ layer 1 -160 -340
pin name B signal _678_ layer 1 160 140
pin name Y signal _679_ layer 1 100 -680
cell 573 OAI22X1:_1543_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _470_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _679_ layer 1 320 -260
pin name D signal _646_ layer 1 160 -140
pin name Y signal _394_ layer 1 0 -300
cell 574 OAI22X1:_1544_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _633_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _658_ layer 1 160 -140
pin name Y signal _395_ layer 1 0 -300
cell 575 OAI22X1:_1545_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _637_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _659_ layer 1 160 -140
pin name Y signal _396_ layer 1 0 -300
cell 576 NAND2X1:_1546_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[8] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _680_ layer 1 100 -680
cell 577 OAI21X1:_1547_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _671_ layer 1 -160 -330
pin name B signal _660_ layer 1 -80 -140
pin name C signal _680_ layer 1 160 300
pin name Y signal _397_ layer 1 50 -100
cell 578 NAND2X1:_1548_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[9] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _681_ layer 1 100 -680
cell 579 NOR2X1:_1549_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[1] layer 1 -160 -540
pin name B signal \byte_controller.bit_controller.cmd\[0] layer 1 160 -60
pin name Y signal _682_ layer 1 0 -300
cell 580 NAND3X1:_1550_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _669_ layer 1 -240 60
pin name B signal _682_ layer 1 -40 -100
pin name C signal _663_ layer 1 80 260
pin name Y signal _683_ layer 1 -80 680
cell 581 INVX1:_1551_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cmd\[2] layer 1 -80 -540
pin name Y signal _684_ layer 1 80 0
cell 582 NAND3X1:_1552_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cmd\[3] layer 1 -240 60
pin name B signal _684_ layer 1 -40 -100
pin name C signal _485_ layer 1 80 260
pin name Y signal _685_ layer 1 -80 680
cell 583 OAI21X1:_1553_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _685_ layer 1 -160 -330
pin name B signal _683_ layer 1 -80 -140
pin name C signal _681_ layer 1 160 300
pin name Y signal _398_ layer 1 50 -100
cell 584 NAND2X1:_1554_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[10] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _686_ layer 1 100 -680
cell 585 OAI21X1:_1555_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _671_ layer 1 -160 -330
pin name B signal _627_ layer 1 -80 -140
pin name C signal _686_ layer 1 160 300
pin name Y signal _399_ layer 1 50 -100
cell 586 NAND2X1:_1556_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _596_ layer 1 -160 -340
pin name B signal _599_ layer 1 160 140
pin name Y signal _687_ layer 1 100 -680
cell 587 OAI22X1:_1557_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _595_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _687_ layer 1 160 -140
pin name Y signal _400_ layer 1 0 -300
cell 588 NAND2X1:_1558_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _600_ layer 1 -160 -340
pin name B signal _599_ layer 1 160 140
pin name Y signal _688_ layer 1 100 -680
cell 589 OAI22X1:_1559_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _606_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _688_ layer 1 160 -140
pin name Y signal _401_ layer 1 0 -300
cell 590 NAND2X1:_1560_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.c_state\[13] layer 1 -160 -340
pin name B signal _593_ layer 1 160 140
pin name Y signal _689_ layer 1 100 -680
cell 591 NOR2X1:_1561_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cmd\[3] layer 1 -160 -540
pin name B signal _684_ layer 1 160 -60
pin name Y signal _690_ layer 1 0 -300
cell 592 NAND2X1:_1562_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _690_ layer 1 -160 -340
pin name B signal _485_ layer 1 160 140
pin name Y signal _691_ layer 1 100 -680
cell 593 OAI21X1:_1563_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _691_ layer 1 -160 -330
pin name B signal _683_ layer 1 -80 -140
pin name C signal _689_ layer 1 160 300
pin name Y signal _402_ layer 1 50 -100
cell 594 AND2X2:_1564_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _455_ layer 1 -240 -260
pin name B signal _608_ layer 1 -80 -100
pin name Y signal _692_ layer 1 180 -680
cell 595 NAND2X1:_1565_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _485_ layer 1 -160 -340
pin name B signal _692_ layer 1 160 140
pin name Y signal _693_ layer 1 100 -680
cell 596 OAI21X1:_1566_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _666_ layer 1 -160 -330
pin name B signal _672_ layer 1 -80 -140
pin name C signal _693_ layer 1 160 300
pin name Y signal _403_ layer 1 50 -100
cell 597 NAND2X1:_1567_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _605_ layer 1 -160 -340
pin name B signal _455_ layer 1 160 140
pin name Y signal _694_ layer 1 100 -680
cell 598 OAI22X1:_1568_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _603_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _694_ layer 1 160 -140
pin name Y signal _404_ layer 1 0 -300
cell 599 OAI22X1:_1569_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _458_ layer 1 -240 -330
pin name B signal _672_ layer 1 -160 -140
pin name C signal _671_ layer 1 320 -260
pin name D signal _678_ layer 1 160 -140
pin name Y signal _405_ layer 1 0 -300
cell 600 OAI21X1:_1570_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _482_ layer 1 -160 -330
pin name B signal _490_ layer 1 -80 -140
pin name C signal _483_ layer 1 160 300
pin name Y signal _695_ layer 1 50 -100
cell 601 NAND3X1:_1571_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _651_ layer 1 -240 60
pin name B signal _609_ layer 1 -40 -100
pin name C signal _669_ layer 1 80 260
pin name Y signal _696_ layer 1 -80 680
cell 602 AOI21X1:_1572_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _477_ layer 1 -160 -70
pin name B signal _479_ layer 1 -80 -260
pin name C signal _484_ layer 1 240 -500
pin name Y signal _697_ layer 1 80 -680
cell 603 NAND3X1:_1573_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _650_ layer 1 -240 60
pin name B signal _601_ layer 1 -40 -100
pin name C signal _697_ layer 1 80 260
pin name Y signal _698_ layer 1 -80 680
cell 604 OR2X2:_1574_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _698_ layer 1 -240 -540
pin name B signal _631_ layer 1 -40 -220
pin name Y signal _699_ layer 1 240 -100
cell 605 AOI21X1:_1575_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.din\ layer 1 -160 -70
pin name B signal _696_ layer 1 -80 -260
pin name C signal _699_ layer 1 240 -500
pin name Y signal _700_ layer 1 80 -680
cell 606 NOR2X1:_1576_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _785_ layer 1 -160 -540
pin name B signal _695_ layer 1 160 -60
pin name Y signal _701_ layer 1 0 -300
cell 607 AOI21X1:_1577_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _700_ layer 1 -160 -70
pin name B signal _695_ layer 1 -80 -260
pin name C signal _701_ layer 1 240 -500
pin name Y signal _406_ layer 1 80 -680
cell 608 OAI21X1:_1578_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _671_ layer 1 -160 -330
pin name B signal _625_ layer 1 -80 -140
pin name C signal _695_ layer 1 160 300
pin name Y signal _702_ layer 1 50 -100
cell 609 NOR2X1:_1579_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _484_ layer 1 -160 -540
pin name B signal _702_ layer 1 160 -60
pin name Y signal _703_ layer 1 0 -300
cell 610 OAI21X1:_1580_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _472_ layer 1 -160 -330
pin name B signal _642_ layer 1 -80 -140
pin name C signal _468_ layer 1 160 300
pin name Y signal _704_ layer 1 50 -100
cell 611 AOI21X1:_1581_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _477_ layer 1 -160 -70
pin name B signal _626_ layer 1 -80 -260
pin name C signal _692_ layer 1 240 -500
pin name Y signal _705_ layer 1 80 -680
cell 612 NAND3X1:_1582_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _466_ layer 1 -240 60
pin name B signal _704_ layer 1 -40 -100
pin name C signal _705_ layer 1 80 260
pin name Y signal _706_ layer 1 -80 680
cell 613 AOI22X1:_1583_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _440_ layer 1 -240 -70
pin name B signal _702_ layer 1 -160 -260
pin name C signal _706_ layer 1 320 -60
pin name D signal _703_ layer 1 140 -180
pin name Y signal _407_ layer 1 10 -430
cell 614 INVX1:_1584_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[0] layer 1 -80 -540
pin name Y signal _707_ layer 1 80 0
cell 615 AND2X2:_1585_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _439_ layer 1 -240 -260
pin name B signal _444_ layer 1 -80 -100
pin name Y signal _708_ layer 1 180 -680
cell 616 NAND2X1:_1586_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.slave_wait\ layer 1 -160 -340
pin name B signal _708_ layer 1 160 140
pin name Y signal _709_ layer 1 100 -680
cell 617 INVX4:_1587_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _709_ layer 1 -160 -340
pin name Y signal _710_ layer 1 0 0
cell 618 NAND2X1:_1588_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _568_ layer 1 -160 -340
pin name B signal _708_ layer 1 160 140
pin name Y signal _711_ layer 1 100 -680
cell 619 OAI22X1:_1589_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[0] layer 1 -240 -330
pin name B signal _708_ layer 1 -160 -140
pin name C signal _707_ layer 1 320 -260
pin name D signal _711_ layer 1 160 -140
pin name Y signal _712_ layer 1 0 -300
cell 620 AOI21X1:_1590_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _707_ layer 1 -160 -70
pin name B signal _710_ layer 1 -80 -260
pin name C signal _712_ layer 1 240 -500
pin name Y signal _408_ layer 1 80 -680
cell 621 INVX1:_1591_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[1] layer 1 -80 -540
pin name Y signal _713_ layer 1 80 0
cell 622 INVX4:_1592_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _711_ layer 1 -160 -340
pin name Y signal _714_ layer 1 0 0
cell 623 INVX1:_1593_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _426_ layer 1 -80 -540
pin name Y signal _715_ layer 1 80 0
cell 624 NAND2X1:_1594_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[1] layer 1 -160 -340
pin name B signal \byte_controller.bit_controller.cnt\[0] layer 1 160 140
pin name Y signal _716_ layer 1 100 -680
cell 625 NAND2X1:_1595_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _716_ layer 1 -160 -340
pin name B signal _715_ layer 1 160 140
pin name Y signal _717_ layer 1 100 -680
cell 626 AOI22X1:_1596_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[1] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _717_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _718_ layer 1 10 -430
cell 627 OAI21X1:_1597_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _713_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _718_ layer 1 160 300
pin name Y signal _409_ layer 1 50 -100
cell 628 NAND2X1:_1598_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _425_ layer 1 -160 -340
pin name B signal _426_ layer 1 160 140
pin name Y signal _719_ layer 1 100 -680
cell 629 OAI21X1:_1599_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[1] layer 1 -160 -330
pin name B signal \byte_controller.bit_controller.cnt\[0] layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[2] layer 1 160 300
pin name Y signal _720_ layer 1 50 -100
cell 630 NAND2X1:_1600_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _720_ layer 1 -160 -340
pin name B signal _719_ layer 1 160 140
pin name Y signal _721_ layer 1 100 -680
cell 631 AOI22X1:_1601_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[2] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _721_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _722_ layer 1 10 -430
cell 632 OAI21X1:_1602_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _425_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _722_ layer 1 160 300
pin name Y signal _410_ layer 1 50 -100
cell 633 OAI21X1:_1603_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[2] layer 1 -160 -330
pin name B signal _715_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[3] layer 1 160 300
pin name Y signal _723_ layer 1 50 -100
cell 634 NAND2X1:_1604_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _427_ layer 1 -160 -340
pin name B signal _723_ layer 1 160 140
pin name Y signal _724_ layer 1 100 -680
cell 635 AOI22X1:_1605_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[3] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _724_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _725_ layer 1 10 -430
cell 636 OAI21X1:_1606_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _424_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _725_ layer 1 160 300
pin name Y signal _411_ layer 1 50 -100
cell 637 OAI21X1:_1607_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[3] layer 1 -160 -330
pin name B signal _719_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[4] layer 1 160 300
pin name Y signal _726_ layer 1 50 -100
cell 638 OR2X2:_1608_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _427_ layer 1 -240 -540
pin name B signal \byte_controller.bit_controller.cnt\[4] layer 1 -40 -220
pin name Y signal _727_ layer 1 240 -100
cell 639 NAND2X1:_1609_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _726_ layer 1 -160 -340
pin name B signal _727_ layer 1 160 140
pin name Y signal _728_ layer 1 100 -680
cell 640 AOI22X1:_1610_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[4] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _728_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _729_ layer 1 10 -430
cell 641 OAI21X1:_1611_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _428_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _729_ layer 1 160 300
pin name Y signal _412_ layer 1 50 -100
cell 642 INVX1:_1612_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[5] layer 1 -80 -540
pin name Y signal _730_ layer 1 80 0
cell 643 OAI21X1:_1613_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[4] layer 1 -160 -330
pin name B signal _427_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[5] layer 1 160 300
pin name Y signal _731_ layer 1 50 -100
cell 644 OR2X2:_1614_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _727_ layer 1 -240 -540
pin name B signal \byte_controller.bit_controller.cnt\[5] layer 1 -40 -220
pin name Y signal _732_ layer 1 240 -100
cell 645 NAND2X1:_1615_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _731_ layer 1 -160 -340
pin name B signal _732_ layer 1 160 140
pin name Y signal _733_ layer 1 100 -680
cell 646 AOI22X1:_1616_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[5] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _733_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _734_ layer 1 10 -430
cell 647 OAI21X1:_1617_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _730_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _734_ layer 1 160 300
pin name Y signal _413_ layer 1 50 -100
cell 648 OAI21X1:_1618_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[5] layer 1 -160 -330
pin name B signal _727_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[6] layer 1 160 300
pin name Y signal _735_ layer 1 50 -100
cell 649 INVX1:_1619_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _735_ layer 1 -80 -540
pin name Y signal _736_ layer 1 80 0
cell 650 NOR2X1:_1620_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[6] layer 1 -160 -540
pin name B signal _732_ layer 1 160 -60
pin name Y signal _737_ layer 1 0 -300
cell 651 OAI21X1:_1621_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _736_ layer 1 -160 -330
pin name B signal _737_ layer 1 -80 -140
pin name C signal _714_ layer 1 160 300
pin name Y signal _738_ layer 1 50 -100
cell 652 NAND2X1:_1622_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[6] layer 1 -160 -340
pin name B signal _710_ layer 1 160 140
pin name Y signal _739_ layer 1 100 -680
cell 653 NAND2X1:_1623_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[6] layer 1 -160 -340
pin name B signal _370_ layer 1 160 140
pin name Y signal _740_ layer 1 100 -680
cell 654 NAND3X1:_1624_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _740_ layer 1 -240 60
pin name B signal _739_ layer 1 -40 -100
pin name C signal _738_ layer 1 80 260
pin name Y signal _414_ layer 1 -80 680
cell 655 OAI21X1:_1625_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _429_ layer 1 -160 -330
pin name B signal _737_ layer 1 -80 -140
pin name C signal _432_ layer 1 160 300
pin name Y signal _741_ layer 1 50 -100
cell 656 NAND2X1:_1626_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _568_ layer 1 -160 -340
pin name B signal _741_ layer 1 160 140
pin name Y signal _742_ layer 1 100 -680
cell 657 AOI22X1:_1627_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[7] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal \byte_controller.bit_controller.cnt\[7] layer 1 320 -60
pin name D signal _710_ layer 1 140 -180
pin name Y signal _743_ layer 1 10 -430
cell 658 OAI21X1:_1628_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _370_ layer 1 -160 -330
pin name B signal _742_ layer 1 -80 -140
pin name C signal _743_ layer 1 160 300
pin name Y signal _415_ layer 1 50 -100
cell 659 INVX1:_1629_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[8] layer 1 -80 -540
pin name Y signal _744_ layer 1 80 0
cell 660 NOR2X1:_1630_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _427_ layer 1 -160 -540
pin name B signal _431_ layer 1 160 -60
pin name Y signal _745_ layer 1 0 -300
cell 661 NAND2X1:_1631_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _744_ layer 1 -160 -340
pin name B signal _745_ layer 1 160 140
pin name Y signal _746_ layer 1 100 -680
cell 662 OAI21X1:_1632_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _427_ layer 1 -160 -330
pin name B signal _431_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[8] layer 1 160 300
pin name Y signal _747_ layer 1 50 -100
cell 663 NAND2X1:_1633_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _747_ layer 1 -160 -340
pin name B signal _746_ layer 1 160 140
pin name Y signal _748_ layer 1 100 -680
cell 664 AOI22X1:_1634_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[8] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal _748_ layer 1 320 -60
pin name D signal _714_ layer 1 140 -180
pin name Y signal _749_ layer 1 10 -430
cell 665 OAI21X1:_1635_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _744_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _749_ layer 1 160 300
pin name Y signal _416_ layer 1 50 -100
cell 666 NOR2X1:_1636_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[9] layer 1 -160 -540
pin name B signal _746_ layer 1 160 -60
pin name Y signal _750_ layer 1 0 -300
cell 667 AND2X2:_1637_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _746_ layer 1 -240 -260
pin name B signal \byte_controller.bit_controller.cnt\[9] layer 1 -80 -100
pin name Y signal _751_ layer 1 180 -680
cell 668 OAI21X1:_1638_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _750_ layer 1 -160 -330
pin name B signal _751_ layer 1 -80 -140
pin name C signal _714_ layer 1 160 300
pin name Y signal _752_ layer 1 50 -100
cell 669 NAND2X1:_1639_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[9] layer 1 -160 -340
pin name B signal _710_ layer 1 160 140
pin name Y signal _753_ layer 1 100 -680
cell 670 NAND2X1:_1640_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[9] layer 1 -160 -340
pin name B signal _370_ layer 1 160 140
pin name Y signal _754_ layer 1 100 -680
cell 671 NAND3X1:_1641_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _754_ layer 1 -240 60
pin name B signal _753_ layer 1 -40 -100
pin name C signal _752_ layer 1 80 260
pin name Y signal _417_ layer 1 -80 680
cell 672 INVX1:_1642_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _434_ layer 1 -80 -540
pin name Y signal _755_ layer 1 80 0
cell 673 OAI21X1:_1643_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[9] layer 1 -160 -330
pin name B signal _746_ layer 1 -80 -140
pin name C signal \byte_controller.bit_controller.cnt\[10] layer 1 160 300
pin name Y signal _756_ layer 1 50 -100
cell 674 OAI21X1:_1644_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _746_ layer 1 -160 -330
pin name B signal _755_ layer 1 -80 -140
pin name C signal _756_ layer 1 160 300
pin name Y signal _757_ layer 1 50 -100
cell 675 OAI21X1:_1645_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _370_ layer 1 -160 -330
pin name B signal _757_ layer 1 -80 -140
pin name C signal _714_ layer 1 160 300
pin name Y signal _758_ layer 1 50 -100
cell 676 AOI22X1:_1646_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[10] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal \byte_controller.bit_controller.cnt\[10] layer 1 320 -60
pin name D signal _710_ layer 1 140 -180
pin name Y signal _759_ layer 1 10 -430
cell 677 NAND2X1:_1647_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _758_ layer 1 -160 -340
pin name B signal _759_ layer 1 160 140
pin name Y signal _418_ layer 1 100 -680
cell 678 INVX1:_1648_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[11] layer 1 -80 -540
pin name Y signal _760_ layer 1 80 0
cell 679 AOI21X1:_1649_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _433_ layer 1 -160 -70
pin name B signal _434_ layer 1 -80 -260
pin name C signal _760_ layer 1 240 -500
pin name Y signal _761_ layer 1 80 -680
cell 680 NOR3X1:_1650_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal \byte_controller.bit_controller.cnt\[11] layer 1 -350 -500
pin name B signal _755_ layer 1 -200 -300
pin name C signal _746_ layer 1 -40 -100
pin name Y signal _762_ layer 1 -210 -670
cell 681 OAI21X1:_1651_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _761_ layer 1 -160 -330
pin name B signal _762_ layer 1 -80 -140
pin name C signal _714_ layer 1 160 300
pin name Y signal _763_ layer 1 50 -100
cell 682 AOI22X1:_1652_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[11] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal \byte_controller.bit_controller.cnt\[11] layer 1 320 -60
pin name D signal _710_ layer 1 140 -180
pin name Y signal _764_ layer 1 10 -430
cell 683 NAND2X1:_1653_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _763_ layer 1 -160 -340
pin name B signal _764_ layer 1 160 140
pin name Y signal _419_ layer 1 100 -680
cell 684 INVX1:_1654_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[12] layer 1 -80 -540
pin name Y signal _765_ layer 1 80 0
cell 685 NOR2X1:_1655_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _765_ layer 1 -160 -540
pin name B signal _762_ layer 1 160 -60
pin name Y signal _766_ layer 1 0 -300
cell 686 AND2X2:_1656_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _762_ layer 1 -240 -260
pin name B signal _765_ layer 1 -80 -100
pin name Y signal _767_ layer 1 180 -680
cell 687 OAI21X1:_1657_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _766_ layer 1 -160 -330
pin name B signal _767_ layer 1 -80 -140
pin name C signal _714_ layer 1 160 300
pin name Y signal _768_ layer 1 50 -100
cell 688 AOI22X1:_1658_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[12] layer 1 -240 -70
pin name B signal _370_ layer 1 -160 -260
pin name C signal \byte_controller.bit_controller.cnt\[12] layer 1 320 -60
pin name D signal _710_ layer 1 140 -180
pin name Y signal _769_ layer 1 10 -430
cell 689 NAND2X1:_1659_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _768_ layer 1 -160 -340
pin name B signal _769_ layer 1 160 140
pin name Y signal _420_ layer 1 100 -680
cell 690 INVX1:_1660_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[13] layer 1 -80 -540
pin name Y signal _770_ layer 1 80 0
cell 691 INVX1:_1661_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[13] layer 1 -80 -540
pin name Y signal _771_ layer 1 80 0
cell 692 OAI21X1:_1662_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _771_ layer 1 -160 -330
pin name B signal _708_ layer 1 -80 -140
pin name C signal _711_ layer 1 160 300
pin name Y signal _772_ layer 1 50 -100
cell 693 NAND3X1:_1663_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _770_ layer 1 -240 60
pin name B signal _765_ layer 1 -40 -100
pin name C signal _762_ layer 1 80 260
pin name Y signal _773_ layer 1 -80 680
cell 694 INVX1:_1664_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _773_ layer 1 -80 -540
pin name Y signal _774_ layer 1 80 0
cell 695 OAI21X1:_1665_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _770_ layer 1 -160 -330
pin name B signal _767_ layer 1 -80 -140
pin name C signal _708_ layer 1 160 300
pin name Y signal _775_ layer 1 50 -100
cell 696 OAI21X1:_1666_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _774_ layer 1 -160 -330
pin name B signal _775_ layer 1 -80 -140
pin name C signal _772_ layer 1 160 300
pin name Y signal _776_ layer 1 50 -100
cell 697 OAI21X1:_1667_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _770_ layer 1 -160 -330
pin name B signal _709_ layer 1 -80 -140
pin name C signal _776_ layer 1 160 300
pin name Y signal _421_ layer 1 50 -100
cell 698 NAND2X1:_1668_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.cnt\[14] layer 1 -160 -340
pin name B signal _710_ layer 1 160 140
pin name Y signal _777_ layer 1 100 -680
cell 699 OAI21X1:_1669_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[14] layer 1 -160 -330
pin name B signal _773_ layer 1 -80 -140
pin name C signal _708_ layer 1 160 300
pin name Y signal _778_ layer 1 50 -100
cell 700 AOI21X1:_1670_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.cnt\[14] layer 1 -160 -70
pin name B signal _773_ layer 1 -80 -260
pin name C signal _778_ layer 1 240 -500
pin name Y signal _779_ layer 1 80 -680
cell 701 OAI21X1:_1671_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[14] layer 1 -160 -330
pin name B signal _708_ layer 1 -80 -140
pin name C signal _709_ layer 1 160 300
pin name Y signal _780_ layer 1 50 -100
cell 702 OAI21X1:_1672_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _780_ layer 1 -160 -330
pin name B signal _779_ layer 1 -80 -140
pin name C signal _777_ layer 1 160 300
pin name Y signal _422_ layer 1 50 -100
cell 703 INVX1:_1673_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.cnt\[15] layer 1 -80 -540
pin name Y signal _781_ layer 1 80 0
cell 704 NAND2X1:_1674_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[15] layer 1 -160 -340
pin name B signal _370_ layer 1 160 140
pin name Y signal _782_ layer 1 100 -680
cell 705 AND2X2:_1675_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _778_ layer 1 -240 -260
pin name B signal _709_ layer 1 -80 -100
pin name Y signal _783_ layer 1 180 -680
cell 706 OAI21X1:_1676_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _781_ layer 1 -160 -330
pin name B signal _783_ layer 1 -80 -140
pin name C signal _782_ layer 1 160 300
pin name Y signal _423_ layer 1 50 -100
cell 707 DFFPOSX1:_1677_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -500 -280
end_pin_group
pin name D signal _784_ layer 1 -450 -110
pin name Q signal \byte_controller.bit_controller.dscl_oen\ layer 1 580 -420
cell 708 DFFPOSX1:_1678_
left -960 right 960 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed1 layer 1 -720 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed2 layer 1 -560 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed3 layer 1 -400 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed4 layer 1 -240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed5 layer 1 -80 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed6 layer 1 80 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed7 layer 1 240 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed8 layer 1 400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed9 layer 1 560 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed10 layer 1 720 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed11 layer 1 880 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -500 -280
end_pin_group
pin name D signal _380_ layer 1 -450 -110
pin name Q signal \byte_controller.bit_controller.dout\ layer 1 580 -420
cell 709 DFFSR:_1679_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _371_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd_ack\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 710 DFFSR:_1680_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _366_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.al\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 711 DFFSR:_1681_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _367_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.busy\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 712 DFFSR:_1682_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _378_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.sta_condition\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 713 DFFSR:_1683_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _379_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.sto_condition\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 714 DFFSR:_1684_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _375_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.sSCL\ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf0 layer 1 -1020 60
end_pin_group
cell 715 DFFSR:_1685_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _376_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.sSDA\ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf10 layer 1 -1020 60
end_pin_group
cell 716 DFFSR:_1686_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _372_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.dSCL\ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf9 layer 1 -1020 60
end_pin_group
cell 717 DFFSR:_1687_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _373_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.dSDA\ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf8 layer 1 -1020 60
end_pin_group
cell 718 DFFSR:_1688_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _374_[0] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 719 DFFSR:_1689_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _374_[1] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 720 DFFSR:_1690_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _374_[2] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 721 DFFSR:_1691_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _374_[3] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 722 DFFSR:_1692_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _374_[4] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 723 DFFSR:_1693_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _374_[5] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 724 DFFSR:_1694_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _374_[6] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[6] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 725 DFFSR:_1695_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _374_[7] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[7] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 726 DFFSR:_1696_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _374_[8] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[8] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 727 DFFSR:_1697_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _374_[9] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[9] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 728 DFFSR:_1698_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _374_[10] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[10] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 729 DFFSR:_1699_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _374_[11] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[11] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 730 DFFSR:_1700_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _374_[12] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[12] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 731 DFFSR:_1701_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _374_[13] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.filter_cnt\[13] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 732 DFFSR:_1702_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _368_[0] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cSCL\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 733 DFFSR:_1703_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _368_[1] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cSCL\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 734 DFFSR:_1704_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _369_[0] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cSDA\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 735 DFFSR:_1705_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _369_[1] layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cSDA\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 736 DFFSR:_1706_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _370_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.clk_en\ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf0 layer 1 -1020 60
end_pin_group
cell 737 DFFSR:_1707_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _377_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.slave_wait\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 738 DFFSR:_1708_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _381_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSCL\[0] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf9 layer 1 -1020 60
end_pin_group
cell 739 DFFSR:_1709_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _382_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSCL\[1] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf8 layer 1 -1020 60
end_pin_group
cell 740 DFFSR:_1710_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _383_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSCL\[2] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf7 layer 1 -1020 60
end_pin_group
cell 741 DFFSR:_1711_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _384_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSDA\[0] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf6 layer 1 -1020 60
end_pin_group
cell 742 DFFSR:_1712_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _385_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSDA\[1] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf5 layer 1 -1020 60
end_pin_group
cell 743 DFFSR:_1713_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _386_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.fSDA\[2] layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf4 layer 1 -1020 60
end_pin_group
cell 744 DFFSR:_1714_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _387_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cmd_stop\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 745 DFFSR:_1715_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _388_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.sda_chk\ layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 746 DFFSR:_1716_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _389_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 747 DFFSR:_1717_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _390_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 748 DFFSR:_1718_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _391_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 749 DFFSR:_1719_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _392_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 750 DFFSR:_1720_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _393_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 751 DFFSR:_1721_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _394_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 752 DFFSR:_1722_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _395_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[6] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 753 DFFSR:_1723_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _396_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[7] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 754 DFFSR:_1724_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _397_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[8] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 755 DFFSR:_1725_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _398_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[9] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 756 DFFSR:_1726_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _399_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[10] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 757 DFFSR:_1727_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _400_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[11] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 758 DFFSR:_1728_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _401_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[12] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 759 DFFSR:_1729_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _402_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[13] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 760 DFFSR:_1730_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _403_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[14] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 761 DFFSR:_1731_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _404_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[15] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 762 DFFSR:_1732_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _405_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.c_state\[16] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 763 DFFSR:_1733_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _406_ layer 1 -400 -340
pin name Q signal _785_ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf6 layer 1 -1020 60
end_pin_group
cell 764 DFFSR:_1734_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _407_ layer 1 -400 -340
pin name Q signal _784_ layer 1 1520 450
pin name R signal vdd layer 1 -1040 -90
pin_group
pin name arst_i_bF$pin/S signal arst_i_bF$buf5 layer 1 -1020 60
end_pin_group
cell 765 DFFSR:_1735_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _408_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[0] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 766 DFFSR:_1736_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _409_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[1] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 767 DFFSR:_1737_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _410_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[2] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 768 DFFSR:_1738_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _411_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[3] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 769 DFFSR:_1739_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf1 layer 1 -40 -500
end_pin_group
pin name D signal _412_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[4] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 770 DFFSR:_1740_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf0 layer 1 -40 -500
end_pin_group
pin name D signal _413_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[5] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf10 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 771 DFFSR:_1741_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf11 layer 1 -40 -500
end_pin_group
pin name D signal _414_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[6] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf9 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 772 DFFSR:_1742_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf10 layer 1 -40 -500
end_pin_group
pin name D signal _415_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[7] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf8 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 773 DFFSR:_1743_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf9 layer 1 -40 -500
end_pin_group
pin name D signal _416_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[8] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf7 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 774 DFFSR:_1744_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf8 layer 1 -40 -500
end_pin_group
pin name D signal _417_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[9] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf6 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 775 DFFSR:_1745_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf7 layer 1 -40 -500
end_pin_group
pin name D signal _418_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[10] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf5 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 776 DFFSR:_1746_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf6 layer 1 -40 -500
end_pin_group
pin name D signal _419_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[11] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf4 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 777 DFFSR:_1747_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf5 layer 1 -40 -500
end_pin_group
pin name D signal _420_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[12] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf3 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 778 DFFSR:_1748_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf4 layer 1 -40 -500
end_pin_group
pin name D signal _421_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[13] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf2 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 779 DFFSR:_1749_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf3 layer 1 -40 -500
end_pin_group
pin name D signal _422_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[14] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf1 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 780 DFFSR:_1750_
left -1760 right 1760 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -1520 -1000
   equiv name twfeed1 layer 1 -1520 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -1360 -1000
   equiv name twfeed2 layer 1 -1360 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -1200 -1000
   equiv name twfeed3 layer 1 -1200 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 -1040 -1000
   equiv name twfeed4 layer 1 -1040 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 -880 -1000
   equiv name twfeed5 layer 1 -880 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 -720 -1000
   equiv name twfeed6 layer 1 -720 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 -560 -1000
   equiv name twfeed7 layer 1 -560 1000
pin name twfeed8 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed8 layer 1 -400 1000
pin name twfeed9 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed9 layer 1 -240 1000
pin name twfeed10 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed10 layer 1 -80 1000
pin name twfeed11 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed11 layer 1 80 1000
pin name twfeed12 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed12 layer 1 240 1000
pin name twfeed13 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed13 layer 1 400 1000
pin name twfeed14 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed14 layer 1 560 1000
pin name twfeed15 signal TW_PASS_THRU layer 1 720 -1000
   equiv name twfeed15 layer 1 720 1000
pin name twfeed16 signal TW_PASS_THRU layer 1 880 -1000
   equiv name twfeed16 layer 1 880 1000
pin name twfeed17 signal TW_PASS_THRU layer 1 1040 -1000
   equiv name twfeed17 layer 1 1040 1000
pin name twfeed18 signal TW_PASS_THRU layer 1 1200 -1000
   equiv name twfeed18 layer 1 1200 1000
pin name twfeed19 signal TW_PASS_THRU layer 1 1360 -1000
   equiv name twfeed19 layer 1 1360 1000
pin name twfeed20 signal TW_PASS_THRU layer 1 1520 -1000
   equiv name twfeed20 layer 1 1520 1000
pin name twfeed21 signal TW_PASS_THRU layer 1 1680 -1000
   equiv name twfeed21 layer 1 1680 1000
pin_group
pin name wb_clk_i_bF$pin/CLK signal wb_clk_i_bF$buf2 layer 1 -40 -500
end_pin_group
pin name D signal _423_ layer 1 -400 -340
pin name Q signal \byte_controller.bit_controller.cnt\[15] layer 1 1520 450
pin_group
pin name arst_i_bF$pin/R signal arst_i_bF$buf0 layer 1 -1040 -90
end_pin_group
pin name S signal vdd layer 1 -1020 60
cell 781 BUFX2:_1751_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -140
pin name Y signal scl_pad_o layer 1 170 0
cell 782 BUFX2:_1752_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _784_ layer 1 -160 -140
pin name Y signal scl_padoen_o layer 1 170 0
cell 783 BUFX2:_1753_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal gnd layer 1 -160 -140
pin name Y signal sda_pad_o layer 1 170 0
cell 784 BUFX2:_1754_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _785_ layer 1 -160 -140
pin name Y signal sda_padoen_o layer 1 170 0
cell 785 BUFX2:_1755_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _786_ layer 1 -160 -140
pin name Y signal wb_ack_o layer 1 170 0
cell 786 BUFX2:_1756_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[0] layer 1 -160 -140
pin name Y signal wb_dat_o[0] layer 1 170 0
cell 787 BUFX2:_1757_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[1] layer 1 -160 -140
pin name Y signal wb_dat_o[1] layer 1 170 0
cell 788 BUFX2:_1758_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[2] layer 1 -160 -140
pin name Y signal wb_dat_o[2] layer 1 170 0
cell 789 BUFX2:_1759_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[3] layer 1 -160 -140
pin name Y signal wb_dat_o[3] layer 1 170 0
cell 790 BUFX2:_1760_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[4] layer 1 -160 -140
pin name Y signal wb_dat_o[4] layer 1 170 0
cell 791 BUFX2:_1761_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[5] layer 1 -160 -140
pin name Y signal wb_dat_o[5] layer 1 170 0
cell 792 BUFX2:_1762_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[6] layer 1 -160 -140
pin name Y signal wb_dat_o[6] layer 1 170 0
cell 793 BUFX2:_1763_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _787_[7] layer 1 -160 -140
pin name Y signal wb_dat_o[7] layer 1 170 0
cell 794 BUFX2:_1764_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _788_ layer 1 -160 -140
pin name Y signal wb_inta_o layer 1 170 0
cell 795 NAND2X1:_790_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal ien layer 1 -160 -340
pin name B signal irq_flag layer 1 160 140
pin name Y signal _46_ layer 1 100 -680
cell 796 NOR2X1:_791_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -540
end_pin_group
pin name B signal _46_ layer 1 160 -60
pin name Y signal _5_ layer 1 0 -300
cell 797 INVX1:_792_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal irq_flag layer 1 -80 -540
pin name Y signal _47_ layer 1 80 0
cell 798 NOR2X1:_793_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal \byte_controller.bit_controller.al\ layer 1 -160 -540
pin name B signal \byte_controller.cmd_ack\ layer 1 160 -60
pin name Y signal _48_ layer 1 0 -300
cell 799 INVX4:_794_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -340
end_pin_group
pin name Y signal _49_ layer 1 0 0
cell 800 INVX1:_795_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal iack layer 1 -80 -540
pin name Y signal _50_ layer 1 80 0
cell 801 NAND2X1:_796_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _49_ layer 1 -160 -340
pin name B signal _50_ layer 1 160 140
pin name Y signal _51_ layer 1 100 -680
cell 802 AOI21X1:_797_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _47_ layer 1 -160 -70
pin name B signal _48_ layer 1 -80 -260
pin name C signal _51_ layer 1 240 -500
pin name Y signal _1_ layer 1 80 -680
cell 803 INVX1:_798_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.read\ layer 1 -80 -540
pin name Y signal _52_ layer 1 80 0
cell 804 INVX1:_799_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.write\ layer 1 -80 -540
pin name Y signal _53_ layer 1 80 0
cell 805 AOI21X1:_800_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _52_ layer 1 -160 -70
pin name B signal _53_ layer 1 -80 -260
pin_group
pin name wb_rst_i_bF$pin/C signal wb_rst_i_bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _3_ layer 1 80 -680
cell 806 AND2X2:_801_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _49_ layer 1 -240 -260
pin name B signal \byte_controller.ack_out\ layer 1 -80 -100
pin name Y signal _2_ layer 1 180 -680
cell 807 INVX1:_802_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.start\ layer 1 -80 -540
pin name Y signal _54_ layer 1 80 0
cell 808 AOI21X1:_803_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _54_ layer 1 -160 -70
pin name B signal al layer 1 -80 -260
pin name C signal \byte_controller.bit_controller.al\ layer 1 240 -500
pin name Y signal _55_ layer 1 80 -680
cell 809 NOR2X1:_804_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -540
end_pin_group
pin name B signal _55_ layer 1 160 -60
pin name Y signal _0_ layer 1 0 -300
cell 810 INVX4:_805_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_adr_i[2] layer 1 -160 -340
pin name Y signal _56_ layer 1 0 0
cell 811 NAND3X1:_806_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[0] layer 1 -240 60
pin name B signal wb_adr_i[1] layer 1 -40 -100
pin name C signal _56_ layer 1 80 260
pin name Y signal _57_ layer 1 -80 680
cell 812 INVX2:_807_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _57_ layer 1 -80 -340
pin name Y signal _58_ layer 1 80 0
cell 813 INVX1:_808_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[0] layer 1 -80 -540
pin name Y signal _59_ layer 1 80 0
cell 814 INVX1:_809_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[8] layer 1 -80 -540
pin name Y signal _60_ layer 1 80 0
cell 815 INVX1:_810_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_adr_i[1] layer 1 -80 -540
pin name Y signal _61_ layer 1 80 0
cell 816 NAND3X1:_811_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[0] layer 1 -240 60
pin name B signal _61_ layer 1 -40 -100
pin name C signal _56_ layer 1 80 260
pin name Y signal _62_ layer 1 -80 680
cell 817 INVX2:_812_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_adr_i[0] layer 1 -80 -340
pin name Y signal _63_ layer 1 80 0
cell 818 NAND3X1:_813_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[1] layer 1 -240 60
pin name B signal _63_ layer 1 -40 -100
pin name C signal _56_ layer 1 80 260
pin name Y signal _64_ layer 1 -80 680
cell 819 OAI22X1:_814_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _59_ layer 1 -240 -330
pin name B signal _64_ layer 1 -160 -140
pin name C signal _60_ layer 1 320 -260
pin name D signal _62_ layer 1 160 -140
pin name Y signal _65_ layer 1 0 -300
cell 820 AOI21X1:_815_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.dout\[0] layer 1 -160 -70
pin name B signal _58_ layer 1 -80 -260
pin name C signal _65_ layer 1 240 -500
pin name Y signal _66_ layer 1 80 -680
cell 821 INVX1:_816_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[0] layer 1 -80 -540
pin name Y signal _67_ layer 1 80 0
cell 822 NOR2X1:_817_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_adr_i[0] layer 1 -160 -540
pin name B signal wb_adr_i[1] layer 1 160 -60
pin name Y signal _68_ layer 1 0 -300
cell 823 NAND3X1:_818_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _56_ layer 1 -240 60
pin name B signal \byte_controller.bit_controller.clk_cnt\[0] layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _69_ layer 1 -80 680
cell 824 NAND3X1:_819_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[0] layer 1 -240 60
pin name B signal wb_adr_i[2] layer 1 -40 -100
pin name C signal _61_ layer 1 80 260
pin name Y signal _70_ layer 1 -80 680
cell 825 OAI21X1:_820_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _67_ layer 1 -160 -330
pin name B signal _70_ layer 1 -80 -140
pin name C signal _69_ layer 1 160 300
pin name Y signal _71_ layer 1 50 -100
cell 826 NAND3X1:_821_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[2] layer 1 -240 60
pin name B signal _63_ layer 1 -40 -100
pin name C signal _61_ layer 1 80 260
pin name Y signal _72_ layer 1 -80 680
cell 827 NAND3X1:_822_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[1] layer 1 -240 60
pin name B signal wb_adr_i[2] layer 1 -40 -100
pin name C signal _63_ layer 1 80 260
pin name Y signal _73_ layer 1 -80 680
cell 828 OAI22X1:_823_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _50_ layer 1 -240 -330
pin name B signal _73_ layer 1 -160 -140
pin name C signal _47_ layer 1 320 -260
pin name D signal _72_ layer 1 160 -140
pin name Y signal _74_ layer 1 0 -300
cell 829 NOR2X1:_824_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _74_ layer 1 -160 -540
pin name B signal _71_ layer 1 160 -60
pin name Y signal _75_ layer 1 0 -300
cell 830 NAND2X1:_825_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _66_ layer 1 -160 -340
pin name B signal _75_ layer 1 160 140
pin name Y signal _789_[0] layer 1 100 -680
cell 831 INVX1:_826_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[1] layer 1 -80 -540
pin name Y signal _76_ layer 1 80 0
cell 832 INVX1:_827_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[9] layer 1 -80 -540
pin name Y signal _77_ layer 1 80 0
cell 833 OAI22X1:_828_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _76_ layer 1 -240 -330
pin name B signal _64_ layer 1 -160 -140
pin name C signal _77_ layer 1 320 -260
pin name D signal _62_ layer 1 160 -140
pin name Y signal _78_ layer 1 0 -300
cell 834 AOI21X1:_829_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.dout\[1] layer 1 -160 -70
pin name B signal _58_ layer 1 -80 -260
pin name C signal _78_ layer 1 240 -500
pin name Y signal _79_ layer 1 80 -680
cell 835 INVX1:_830_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[1] layer 1 -80 -540
pin name Y signal _80_ layer 1 80 0
cell 836 NAND3X1:_831_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _56_ layer 1 -240 60
pin name B signal \byte_controller.bit_controller.clk_cnt\[1] layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _81_ layer 1 -80 680
cell 837 OAI21X1:_832_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _80_ layer 1 -160 -330
pin name B signal _70_ layer 1 -80 -140
pin name C signal _81_ layer 1 160 300
pin name Y signal _82_ layer 1 50 -100
cell 838 INVX1:_833_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal cr[1] layer 1 -80 -540
pin name Y signal _83_ layer 1 80 0
cell 839 INVX1:_834_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal tip layer 1 -80 -540
pin name Y signal _84_ layer 1 80 0
cell 840 OAI22X1:_835_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _83_ layer 1 -240 -330
pin name B signal _73_ layer 1 -160 -140
pin name C signal _84_ layer 1 320 -260
pin name D signal _72_ layer 1 160 -140
pin name Y signal _85_ layer 1 0 -300
cell 841 NOR2X1:_836_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _85_ layer 1 -160 -540
pin name B signal _82_ layer 1 160 -60
pin name Y signal _86_ layer 1 0 -300
cell 842 NAND2X1:_837_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _79_ layer 1 -160 -340
pin name B signal _86_ layer 1 160 140
pin name Y signal _789_[1] layer 1 100 -680
cell 843 NOR3X1:_838_
left -640 right 640 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -400 -1000
   equiv name twfeed1 layer 1 -400 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed2 layer 1 -240 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed3 layer 1 -80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed4 layer 1 80 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed5 layer 1 240 1000
pin name twfeed6 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed6 layer 1 400 1000
pin name twfeed7 signal TW_PASS_THRU layer 1 560 -1000
   equiv name twfeed7 layer 1 560 1000
pin name A signal wb_adr_i[1] layer 1 -350 -500
pin name B signal wb_adr_i[2] layer 1 -200 -300
pin name C signal _63_ layer 1 -40 -100
pin name Y signal _87_ layer 1 -210 -670
cell 844 INVX1:_839_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal cr[2] layer 1 -80 -540
pin name Y signal _88_ layer 1 80 0
cell 845 NOR2X1:_840_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _88_ layer 1 -160 -540
pin name B signal _73_ layer 1 160 -60
pin name Y signal _89_ layer 1 0 -300
cell 846 AOI21X1:_841_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[10] layer 1 -160 -70
pin name B signal _87_ layer 1 -80 -260
pin name C signal _89_ layer 1 240 -500
pin name Y signal _90_ layer 1 80 -680
cell 847 INVX2:_842_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _70_ layer 1 -80 -340
pin name Y signal _91_ layer 1 80 0
cell 848 AOI22X1:_843_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _58_ layer 1 -240 -70
pin name B signal \byte_controller.dout\[2] layer 1 -160 -260
pin name C signal \byte_controller.din\[2] layer 1 320 -60
pin name D signal _91_ layer 1 140 -180
pin name Y signal _92_ layer 1 10 -430
cell 849 INVX1:_844_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _64_ layer 1 -80 -540
pin name Y signal _93_ layer 1 80 0
cell 850 AND2X2:_845_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _68_ layer 1 -240 -260
pin name B signal _56_ layer 1 -80 -100
pin name Y signal _94_ layer 1 180 -680
cell 851 AOI22X1:_846_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[2] layer 1 -240 -70
pin name B signal _94_ layer 1 -160 -260
pin name C signal ctr[2] layer 1 320 -60
pin name D signal _93_ layer 1 140 -180
pin name Y signal _95_ layer 1 10 -430
cell 852 NAND3X1:_847_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _95_ layer 1 -240 60
pin name B signal _92_ layer 1 -40 -100
pin name C signal _90_ layer 1 80 260
pin name Y signal _789_[2] layer 1 -80 680
cell 853 AOI22X1:_848_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[11] layer 1 -240 -70
pin name B signal _87_ layer 1 -160 -260
pin name C signal \byte_controller.bit_controller.clk_cnt\[3] layer 1 320 -60
pin name D signal _94_ layer 1 140 -180
pin name Y signal _96_ layer 1 10 -430
cell 854 AOI22X1:_849_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _58_ layer 1 -240 -70
pin name B signal \byte_controller.dout\[3] layer 1 -160 -260
pin name C signal \byte_controller.din\[3] layer 1 320 -60
pin name D signal _91_ layer 1 140 -180
pin name Y signal _97_ layer 1 10 -430
cell 855 INVX1:_850_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.ack_in\ layer 1 -80 -540
pin name Y signal _98_ layer 1 80 0
cell 856 NOR2X1:_851_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _98_ layer 1 -160 -540
pin name B signal _73_ layer 1 160 -60
pin name Y signal _99_ layer 1 0 -300
cell 857 AOI21X1:_852_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _93_ layer 1 -160 -70
pin name B signal ctr[3] layer 1 -80 -260
pin name C signal _99_ layer 1 240 -500
pin name Y signal _100_ layer 1 80 -680
cell 858 NAND3X1:_853_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _96_ layer 1 -240 60
pin name B signal _97_ layer 1 -40 -100
pin name C signal _100_ layer 1 80 260
pin name Y signal _789_[3] layer 1 -80 680
cell 859 NOR2X1:_854_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _53_ layer 1 -160 -540
pin name B signal _73_ layer 1 160 -60
pin name Y signal _101_ layer 1 0 -300
cell 860 AOI21X1:_855_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[12] layer 1 -160 -70
pin name B signal _87_ layer 1 -80 -260
pin name C signal _101_ layer 1 240 -500
pin name Y signal _102_ layer 1 80 -680
cell 861 AOI22X1:_856_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _58_ layer 1 -240 -70
pin name B signal \byte_controller.dout\[4] layer 1 -160 -260
pin name C signal \byte_controller.din\[4] layer 1 320 -60
pin name D signal _91_ layer 1 140 -180
pin name Y signal _103_ layer 1 10 -430
cell 862 AOI22X1:_857_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[4] layer 1 -240 -70
pin name B signal _94_ layer 1 -160 -260
pin name C signal ctr[4] layer 1 320 -60
pin name D signal _93_ layer 1 140 -180
pin name Y signal _104_ layer 1 10 -430
cell 863 NAND3X1:_858_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _104_ layer 1 -240 60
pin name B signal _103_ layer 1 -40 -100
pin name C signal _102_ layer 1 80 260
pin name Y signal _789_[4] layer 1 -80 680
cell 864 INVX1:_859_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[13] layer 1 -80 -540
pin name Y signal _105_ layer 1 80 0
cell 865 NAND3X1:_860_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _56_ layer 1 -240 60
pin name B signal \byte_controller.bit_controller.clk_cnt\[5] layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _106_ layer 1 -80 680
cell 866 OAI21X1:_861_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _105_ layer 1 -160 -330
pin name B signal _62_ layer 1 -80 -140
pin name C signal _106_ layer 1 160 300
pin name Y signal _107_ layer 1 50 -100
cell 867 AOI21X1:_862_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.din\[5] layer 1 -160 -70
pin name B signal _91_ layer 1 -80 -260
pin name C signal _107_ layer 1 240 -500
pin name Y signal _108_ layer 1 80 -680
cell 868 INVX1:_863_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal al layer 1 -80 -540
pin name Y signal _109_ layer 1 80 0
cell 869 INVX1:_864_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dout\[5] layer 1 -80 -540
pin name Y signal _110_ layer 1 80 0
cell 870 OAI22X1:_865_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _110_ layer 1 -240 -330
pin name B signal _57_ layer 1 -160 -140
pin name C signal _109_ layer 1 320 -260
pin name D signal _72_ layer 1 160 -140
pin name Y signal _111_ layer 1 0 -300
cell 871 INVX1:_866_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[5] layer 1 -80 -540
pin name Y signal _112_ layer 1 80 0
cell 872 OAI22X1:_867_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _52_ layer 1 -240 -330
pin name B signal _73_ layer 1 -160 -140
pin name C signal _112_ layer 1 320 -260
pin name D signal _64_ layer 1 160 -140
pin name Y signal _113_ layer 1 0 -300
cell 873 NOR2X1:_868_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _111_ layer 1 -160 -540
pin name B signal _113_ layer 1 160 -60
pin name Y signal _114_ layer 1 0 -300
cell 874 NAND2X1:_869_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _108_ layer 1 -160 -340
pin name B signal _114_ layer 1 160 140
pin name Y signal _789_[5] layer 1 100 -680
cell 875 INVX1:_870_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[6] layer 1 -80 -540
pin name Y signal _115_ layer 1 80 0
cell 876 INVX1:_871_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.busy\ layer 1 -80 -540
pin name Y signal _116_ layer 1 80 0
cell 877 OAI22X1:_872_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _115_ layer 1 -240 -330
pin name B signal _70_ layer 1 -160 -140
pin name C signal _116_ layer 1 320 -260
pin name D signal _72_ layer 1 160 -140
pin name Y signal _117_ layer 1 0 -300
cell 878 AOI21X1:_873_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.dout\[6] layer 1 -160 -70
pin name B signal _58_ layer 1 -80 -260
pin name C signal _117_ layer 1 240 -500
pin name Y signal _118_ layer 1 80 -680
cell 879 INVX1:_874_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.stop\ layer 1 -80 -540
pin name Y signal _119_ layer 1 80 0
cell 880 INVX1:_875_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[14] layer 1 -80 -540
pin name Y signal _120_ layer 1 80 0
cell 881 OAI22X1:_876_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _119_ layer 1 -240 -330
pin name B signal _73_ layer 1 -160 -140
pin name C signal _120_ layer 1 320 -260
pin name D signal _62_ layer 1 160 -140
pin name Y signal _121_ layer 1 0 -300
cell 882 INVX1:_877_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ien layer 1 -80 -540
pin name Y signal _122_ layer 1 80 0
cell 883 NAND3X1:_878_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _56_ layer 1 -240 60
pin name B signal \byte_controller.bit_controller.clk_cnt\[6] layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _123_ layer 1 -80 680
cell 884 OAI21X1:_879_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _122_ layer 1 -160 -330
pin name B signal _64_ layer 1 -80 -140
pin name C signal _123_ layer 1 160 300
pin name Y signal _124_ layer 1 50 -100
cell 885 NOR2X1:_880_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _121_ layer 1 -160 -540
pin name B signal _124_ layer 1 160 -60
pin name Y signal _125_ layer 1 0 -300
cell 886 NAND2X1:_881_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _118_ layer 1 -160 -340
pin name B signal _125_ layer 1 160 140
pin name Y signal _789_[6] layer 1 100 -680
cell 887 INVX1:_882_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal _72_ layer 1 -80 -540
pin name Y signal _126_ layer 1 80 0
cell 888 INVX1:_883_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.ena\ layer 1 -80 -540
pin name Y signal _127_ layer 1 80 0
cell 889 INVX1:_884_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[15] layer 1 -80 -540
pin name Y signal _128_ layer 1 80 0
cell 890 OAI22X1:_885_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _127_ layer 1 -240 -330
pin name B signal _64_ layer 1 -160 -140
pin name C signal _128_ layer 1 320 -260
pin name D signal _62_ layer 1 160 -140
pin name Y signal _129_ layer 1 0 -300
cell 891 AOI21X1:_886_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal rxack layer 1 -160 -70
pin name B signal _126_ layer 1 -80 -260
pin name C signal _129_ layer 1 240 -500
pin name Y signal _130_ layer 1 80 -680
cell 892 INVX1:_887_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[7] layer 1 -80 -540
pin name Y signal _131_ layer 1 80 0
cell 893 NAND3X1:_888_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _56_ layer 1 -240 60
pin name B signal \byte_controller.bit_controller.clk_cnt\[7] layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _132_ layer 1 -80 680
cell 894 OAI21X1:_889_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _131_ layer 1 -160 -330
pin name B signal _70_ layer 1 -80 -140
pin name C signal _132_ layer 1 160 300
pin name Y signal _133_ layer 1 50 -100
cell 895 INVX1:_890_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.dout\[7] layer 1 -80 -540
pin name Y signal _134_ layer 1 80 0
cell 896 OAI22X1:_891_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _54_ layer 1 -240 -330
pin name B signal _73_ layer 1 -160 -140
pin name C signal _134_ layer 1 320 -260
pin name D signal _57_ layer 1 160 -140
pin name Y signal _135_ layer 1 0 -300
cell 897 NOR2X1:_892_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _135_ layer 1 -160 -540
pin name B signal _133_ layer 1 160 -60
pin name Y signal _136_ layer 1 0 -300
cell 898 NAND2X1:_893_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _130_ layer 1 -160 -340
pin name B signal _136_ layer 1 160 140
pin name Y signal _789_[7] layer 1 100 -680
cell 899 NAND2X1:_894_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_stb_i layer 1 -160 -340
pin name B signal wb_cyc_i layer 1 160 140
pin name Y signal _137_ layer 1 100 -680
cell 900 NOR2X1:_895_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _786_ layer 1 -160 -540
pin name B signal _137_ layer 1 160 -60
pin name Y signal _4_ layer 1 0 -300
cell 901 NAND2X1:_896_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_we_i layer 1 -160 -340
pin name B signal _786_ layer 1 160 140
pin name Y signal _138_ layer 1 100 -680
cell 902 OAI21X1:_897_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _138_ layer 1 -160 -330
pin name B signal _64_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _139_ layer 1 50 -100
cell 903 INVX1:_898_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_dat_i[1] layer 1 -80 -540
pin name Y signal _140_ layer 1 80 0
cell 904 NOR2X1:_899_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf1 layer 1 -160 -540
end_pin_group
pin name B signal _140_ layer 1 160 -60
pin name Y signal _141_ layer 1 0 -300
cell 905 NAND2X1:_900_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _141_ layer 1 -160 -340
pin name B signal _139_ layer 1 160 140
pin name Y signal _142_ layer 1 100 -680
cell 906 OAI21X1:_901_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _76_ layer 1 -160 -330
pin name B signal _139_ layer 1 -80 -140
pin name C signal _142_ layer 1 160 300
pin name Y signal _6_ layer 1 50 -100
cell 907 INVX1:_902_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[2] layer 1 -80 -540
pin name Y signal _143_ layer 1 80 0
cell 908 INVX1:_903_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_dat_i[2] layer 1 -80 -540
pin name Y signal _144_ layer 1 80 0
cell 909 NOR2X1:_904_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf0 layer 1 -160 -540
end_pin_group
pin name B signal _144_ layer 1 160 -60
pin name Y signal _145_ layer 1 0 -300
cell 910 NAND2X1:_905_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _145_ layer 1 -160 -340
pin name B signal _139_ layer 1 160 140
pin name Y signal _146_ layer 1 100 -680
cell 911 OAI21X1:_906_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _143_ layer 1 -160 -330
pin name B signal _139_ layer 1 -80 -140
pin name C signal _146_ layer 1 160 300
pin name Y signal _7_ layer 1 50 -100
cell 912 INVX1:_907_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[3] layer 1 -80 -540
pin name Y signal _147_ layer 1 80 0
cell 913 NAND2X1:_908_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_dat_i[3] layer 1 -160 -340
pin name B signal _49_ layer 1 160 140
pin name Y signal _148_ layer 1 100 -680
cell 914 MUX2X1:_909_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _148_ layer 1 240 -60
pin name B signal _147_ layer 1 -240 -140
pin name S signal _139_ layer 1 -400 -140
pin name Y signal _8_ layer 1 20 500
cell 915 INVX1:_910_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal ctr[4] layer 1 -80 -540
pin name Y signal _149_ layer 1 80 0
cell 916 NAND2X1:_911_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_dat_i[4] layer 1 -160 -340
pin name B signal _49_ layer 1 160 140
pin name Y signal _150_ layer 1 100 -680
cell 917 MUX2X1:_912_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _150_ layer 1 240 -60
pin name B signal _149_ layer 1 -240 -140
pin name S signal _139_ layer 1 -400 -140
pin name Y signal _9_ layer 1 20 500
cell 918 NAND2X1:_913_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_dat_i[5] layer 1 -160 -340
pin name B signal _49_ layer 1 160 140
pin name Y signal _151_ layer 1 100 -680
cell 919 MUX2X1:_914_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _151_ layer 1 240 -60
pin name B signal _112_ layer 1 -240 -140
pin name S signal _139_ layer 1 -400 -140
pin name Y signal _10_ layer 1 20 500
cell 920 NAND2X1:_915_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_dat_i[6] layer 1 -160 -340
pin name B signal _49_ layer 1 160 140
pin name Y signal _152_ layer 1 100 -680
cell 921 MUX2X1:_916_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _152_ layer 1 240 -60
pin name B signal _122_ layer 1 -240 -140
pin name S signal _139_ layer 1 -400 -140
pin name Y signal _11_ layer 1 20 500
cell 922 NAND2X1:_917_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal wb_dat_i[7] layer 1 -160 -340
pin name B signal _49_ layer 1 160 140
pin name Y signal _153_ layer 1 100 -680
cell 923 MUX2X1:_918_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _153_ layer 1 240 -60
pin name B signal _127_ layer 1 -240 -140
pin name S signal _139_ layer 1 -400 -140
pin name Y signal _12_ layer 1 20 500
cell 924 OAI21X1:_919_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _138_ layer 1 -160 -330
pin name B signal _57_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _154_ layer 1 50 -100
cell 925 INVX1:_920_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_dat_i[0] layer 1 -80 -540
pin name Y signal _155_ layer 1 80 0
cell 926 NOR2X1:_921_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -540
end_pin_group
pin name B signal _155_ layer 1 160 -60
pin name Y signal _156_ layer 1 0 -300
cell 927 NAND2X1:_922_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _156_ layer 1 -160 -340
pin name B signal _154_ layer 1 160 140
pin name Y signal _157_ layer 1 100 -680
cell 928 OAI21X1:_923_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _67_ layer 1 -160 -330
pin name B signal _154_ layer 1 -80 -140
pin name C signal _157_ layer 1 160 300
pin name Y signal _13_ layer 1 50 -100
cell 929 NAND2X1:_924_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _141_ layer 1 -160 -340
pin name B signal _154_ layer 1 160 140
pin name Y signal _158_ layer 1 100 -680
cell 930 OAI21X1:_925_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _80_ layer 1 -160 -330
pin name B signal _154_ layer 1 -80 -140
pin name C signal _158_ layer 1 160 300
pin name Y signal _14_ layer 1 50 -100
cell 931 INVX1:_926_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[2] layer 1 -80 -540
pin name Y signal _159_ layer 1 80 0
cell 932 NAND2X1:_927_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _145_ layer 1 -160 -340
pin name B signal _154_ layer 1 160 140
pin name Y signal _160_ layer 1 100 -680
cell 933 OAI21X1:_928_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _159_ layer 1 -160 -330
pin name B signal _154_ layer 1 -80 -140
pin name C signal _160_ layer 1 160 300
pin name Y signal _15_ layer 1 50 -100
cell 934 INVX1:_929_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[3] layer 1 -80 -540
pin name Y signal _161_ layer 1 80 0
cell 935 MUX2X1:_930_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _148_ layer 1 240 -60
pin name B signal _161_ layer 1 -240 -140
pin name S signal _154_ layer 1 -400 -140
pin name Y signal _16_ layer 1 20 500
cell 936 INVX1:_931_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[4] layer 1 -80 -540
pin name Y signal _162_ layer 1 80 0
cell 937 MUX2X1:_932_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _150_ layer 1 240 -60
pin name B signal _162_ layer 1 -240 -140
pin name S signal _154_ layer 1 -400 -140
pin name Y signal _17_ layer 1 20 500
cell 938 INVX1:_933_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.din\[5] layer 1 -80 -540
pin name Y signal _163_ layer 1 80 0
cell 939 MUX2X1:_934_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _151_ layer 1 240 -60
pin name B signal _163_ layer 1 -240 -140
pin name S signal _154_ layer 1 -400 -140
pin name Y signal _18_ layer 1 20 500
cell 940 MUX2X1:_935_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _152_ layer 1 240 -60
pin name B signal _115_ layer 1 -240 -140
pin name S signal _154_ layer 1 -400 -140
pin name Y signal _19_ layer 1 20 500
cell 941 MUX2X1:_936_
left -480 right 480 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -1000
   equiv name twfeed1 layer 1 -240 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed2 layer 1 -80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed3 layer 1 80 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed4 layer 1 240 1000
pin name twfeed5 signal TW_PASS_THRU layer 1 400 -1000
   equiv name twfeed5 layer 1 400 1000
pin name A signal _153_ layer 1 240 -60
pin name B signal _131_ layer 1 -240 -140
pin name S signal _154_ layer 1 -400 -140
pin name Y signal _20_ layer 1 20 500
cell 942 NOR2X1:_937_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -540
end_pin_group
pin name B signal _138_ layer 1 160 -60
pin name Y signal _164_ layer 1 0 -300
cell 943 OAI21X1:_938_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _127_ layer 1 -160 -330
pin name B signal _72_ layer 1 -80 -140
pin name C signal _164_ layer 1 160 300
pin name Y signal _165_ layer 1 50 -100
cell 944 NAND3X1:_939_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal \byte_controller.bit_controller.ena\ layer 1 -240 60
pin name B signal _164_ layer 1 -40 -100
pin name C signal _126_ layer 1 80 260
pin name Y signal _166_ layer 1 -80 680
cell 945 OAI22X1:_940_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _50_ layer 1 -240 -330
pin name B signal _165_ layer 1 -160 -140
pin name C signal _155_ layer 1 320 -260
pin name D signal _166_ layer 1 160 -140
pin name Y signal _21_ layer 1 0 -300
cell 946 OAI22X1:_941_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _83_ layer 1 -240 -330
pin name B signal _165_ layer 1 -160 -140
pin name C signal _140_ layer 1 320 -260
pin name D signal _166_ layer 1 160 -140
pin name Y signal _22_ layer 1 0 -300
cell 947 OAI22X1:_942_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _88_ layer 1 -240 -330
pin name B signal _165_ layer 1 -160 -140
pin name C signal _144_ layer 1 320 -260
pin name D signal _166_ layer 1 160 -140
pin name Y signal _23_ layer 1 0 -300
cell 948 AOI21X1:_943_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_we_i layer 1 -160 -70
pin name B signal _786_ layer 1 -80 -260
pin_group
pin name wb_rst_i_bF$pin/C signal wb_rst_i_bF$buf3 layer 1 240 -500
end_pin_group
pin name Y signal _167_ layer 1 80 -680
cell 949 NAND3X1:_944_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal wb_adr_i[2] layer 1 -240 60
pin name B signal \byte_controller.bit_controller.ena\ layer 1 -40 -100
pin name C signal _68_ layer 1 80 260
pin name Y signal _168_ layer 1 -80 680
cell 950 AOI22X1:_945_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _48_ layer 1 -240 -70
pin name B signal _167_ layer 1 -160 -260
pin name C signal _164_ layer 1 320 -60
pin name D signal _168_ layer 1 140 -180
pin name Y signal _169_ layer 1 10 -430
cell 951 NAND2X1:_946_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _48_ layer 1 -160 -340
pin name B signal _167_ layer 1 160 140
pin name Y signal _170_ layer 1 100 -680
cell 952 NOR2X1:_947_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _138_ layer 1 -160 -540
pin name B signal _150_ layer 1 160 -60
pin name Y signal _171_ layer 1 0 -300
cell 953 NAND3X1:_948_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _170_ layer 1 -240 60
pin name B signal _171_ layer 1 -40 -100
pin name C signal _165_ layer 1 80 260
pin name Y signal _172_ layer 1 -80 680
cell 954 OAI21X1:_949_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _53_ layer 1 -160 -330
pin name B signal _169_ layer 1 -80 -140
pin name C signal _172_ layer 1 160 300
pin name Y signal _24_ layer 1 50 -100
cell 955 NOR2X1:_950_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _138_ layer 1 -160 -540
pin name B signal _151_ layer 1 160 -60
pin name Y signal _173_ layer 1 0 -300
cell 956 NAND3X1:_951_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _170_ layer 1 -240 60
pin name B signal _173_ layer 1 -40 -100
pin name C signal _165_ layer 1 80 260
pin name Y signal _174_ layer 1 -80 680
cell 957 OAI21X1:_952_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _52_ layer 1 -160 -330
pin name B signal _169_ layer 1 -80 -140
pin name C signal _174_ layer 1 160 300
pin name Y signal _25_ layer 1 50 -100
cell 958 NOR2X1:_953_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _138_ layer 1 -160 -540
pin name B signal _152_ layer 1 160 -60
pin name Y signal _175_ layer 1 0 -300
cell 959 NAND3X1:_954_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _170_ layer 1 -240 60
pin name B signal _175_ layer 1 -40 -100
pin name C signal _165_ layer 1 80 260
pin name Y signal _176_ layer 1 -80 680
cell 960 OAI21X1:_955_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _119_ layer 1 -160 -330
pin name B signal _169_ layer 1 -80 -140
pin name C signal _176_ layer 1 160 300
pin name Y signal _26_ layer 1 50 -100
cell 961 NOR2X1:_956_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _138_ layer 1 -160 -540
pin name B signal _153_ layer 1 160 -60
pin name Y signal _177_ layer 1 0 -300
cell 962 NAND3X1:_957_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _170_ layer 1 -240 60
pin name B signal _177_ layer 1 -40 -100
pin name C signal _165_ layer 1 80 260
pin name Y signal _178_ layer 1 -80 680
cell 963 OAI21X1:_958_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _54_ layer 1 -160 -330
pin name B signal _169_ layer 1 -80 -140
pin name C signal _178_ layer 1 160 300
pin name Y signal _27_ layer 1 50 -100
cell 964 INVX1:_959_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal wb_dat_i[3] layer 1 -80 -540
pin name Y signal _179_ layer 1 80 0
cell 965 OAI21X1:_960_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _138_ layer 1 -160 -330
pin name B signal _168_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _180_ layer 1 50 -100
cell 966 OAI22X1:_961_
left -400 right 400 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -1000
   equiv name twfeed1 layer 1 -160 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed2 layer 1 0 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed3 layer 1 160 1000
pin name twfeed4 signal TW_PASS_THRU layer 1 320 -1000
   equiv name twfeed4 layer 1 320 1000
pin name A signal _98_ layer 1 -240 -330
pin name B signal _180_ layer 1 -160 -140
pin name C signal _179_ layer 1 320 -260
pin name D signal _166_ layer 1 160 -140
pin name Y signal _28_ layer 1 0 -300
cell 967 INVX1:_962_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[0] layer 1 -80 -540
pin name Y signal _181_ layer 1 80 0
cell 968 NAND2X1:_963_
left -240 right 240 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1000
   equiv name twfeed1 layer 1 0 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 160 -1000
   equiv name twfeed2 layer 1 160 1000
pin name A signal _56_ layer 1 -160 -340
pin name B signal _68_ layer 1 160 140
pin name Y signal _182_ layer 1 100 -680
cell 969 OAI21X1:_964_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _138_ layer 1 -160 -330
pin name B signal _182_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _183_ layer 1 50 -100
cell 970 OAI21X1:_965_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[0] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _184_ layer 1 50 -100
cell 971 OAI21X1:_966_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _181_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _184_ layer 1 160 300
pin name Y signal _29_ layer 1 50 -100
cell 972 INVX1:_967_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[1] layer 1 -80 -540
pin name Y signal _185_ layer 1 80 0
cell 973 OAI21X1:_968_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[1] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _186_ layer 1 50 -100
cell 974 OAI21X1:_969_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _185_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _186_ layer 1 160 300
pin name Y signal _30_ layer 1 50 -100
cell 975 INVX1:_970_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[2] layer 1 -80 -540
pin name Y signal _187_ layer 1 80 0
cell 976 OAI21X1:_971_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[2] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _188_ layer 1 50 -100
cell 977 OAI21X1:_972_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _187_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _188_ layer 1 160 300
pin name Y signal _31_ layer 1 50 -100
cell 978 INVX1:_973_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[3] layer 1 -80 -540
pin name Y signal _189_ layer 1 80 0
cell 979 OAI21X1:_974_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[3] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _190_ layer 1 50 -100
cell 980 OAI21X1:_975_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _189_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _190_ layer 1 160 300
pin name Y signal _32_ layer 1 50 -100
cell 981 INVX1:_976_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[4] layer 1 -80 -540
pin name Y signal _191_ layer 1 80 0
cell 982 OAI21X1:_977_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[4] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _192_ layer 1 50 -100
cell 983 OAI21X1:_978_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _191_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _192_ layer 1 160 300
pin name Y signal _33_ layer 1 50 -100
cell 984 INVX1:_979_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[5] layer 1 -80 -540
pin name Y signal _193_ layer 1 80 0
cell 985 OAI21X1:_980_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[5] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _194_ layer 1 50 -100
cell 986 OAI21X1:_981_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _193_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _194_ layer 1 160 300
pin name Y signal _34_ layer 1 50 -100
cell 987 INVX1:_982_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[6] layer 1 -80 -540
pin name Y signal _195_ layer 1 80 0
cell 988 OAI21X1:_983_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf2 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[6] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _196_ layer 1 50 -100
cell 989 OAI21X1:_984_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _195_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _196_ layer 1 160 300
pin name Y signal _35_ layer 1 50 -100
cell 990 INVX1:_985_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[7] layer 1 -80 -540
pin name Y signal _197_ layer 1 80 0
cell 991 OAI21X1:_986_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf1 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[7] layer 1 -80 -140
pin name C signal _183_ layer 1 160 300
pin name Y signal _198_ layer 1 50 -100
cell 992 OAI21X1:_987_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _197_ layer 1 -160 -330
pin name B signal _183_ layer 1 -80 -140
pin name C signal _198_ layer 1 160 300
pin name Y signal _36_ layer 1 50 -100
cell 993 OAI21X1:_988_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _138_ layer 1 -160 -330
pin name B signal _62_ layer 1 -80 -140
pin name C signal _49_ layer 1 160 300
pin name Y signal _199_ layer 1 50 -100
cell 994 OAI21X1:_989_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf0 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[0] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _200_ layer 1 50 -100
cell 995 OAI21X1:_990_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _60_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _200_ layer 1 160 300
pin name Y signal _37_ layer 1 50 -100
cell 996 OAI21X1:_991_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf5 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[1] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _201_ layer 1 50 -100
cell 997 OAI21X1:_992_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _77_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _201_ layer 1 160 300
pin name Y signal _38_ layer 1 50 -100
cell 998 INVX1:_993_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[10] layer 1 -80 -540
pin name Y signal _202_ layer 1 80 0
cell 999 OAI21X1:_994_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf4 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[2] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _203_ layer 1 50 -100
cell 1000 OAI21X1:_995_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _202_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _203_ layer 1 160 300
pin name Y signal _39_ layer 1 50 -100
cell 1001 INVX1:_996_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[11] layer 1 -80 -540
pin name Y signal _204_ layer 1 80 0
cell 1002 OAI21X1:_997_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin_group
pin name wb_rst_i_bF$pin/A signal wb_rst_i_bF$buf3 layer 1 -160 -330
end_pin_group
pin name B signal wb_dat_i[3] layer 1 -80 -140
pin name C signal _199_ layer 1 160 300
pin name Y signal _205_ layer 1 50 -100
cell 1003 OAI21X1:_998_
left -320 right 320 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -1000
   equiv name twfeed1 layer 1 -80 1000
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed2 layer 1 80 1000
pin name twfeed3 signal TW_PASS_THRU layer 1 240 -1000
   equiv name twfeed3 layer 1 240 1000
pin name A signal _204_ layer 1 -160 -330
pin name B signal _199_ layer 1 -80 -140
pin name C signal _205_ layer 1 160 300
pin name Y signal _40_ layer 1 50 -100
cell 1004 INVX1:_999_
left -160 right 160 bottom -1000 top 1000
pin name twfeed1 signal TW_PASS_THRU layer 1 80 -1000
   equiv name twfeed1 layer 1 80 1000
pin name A signal \byte_controller.bit_controller.clk_cnt\[12] layer 1 -80 -540
pin name Y signal _206_ layer 1 80 0
pad 1 name twpin_arst_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name arst_i signal arst_i layer 1 0 0

pad 2 name twpin_scl_pad_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name scl_pad_i signal scl_pad_i layer 1 0 0

pad 3 name twpin_scl_pad_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name scl_pad_o signal scl_pad_o layer 1 0 0

pad 4 name twpin_scl_padoen_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name scl_padoen_o signal scl_padoen_o layer 1 0 0

pad 5 name twpin_sda_pad_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name sda_pad_i signal sda_pad_i layer 1 0 0

pad 6 name twpin_sda_pad_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name sda_pad_o signal sda_pad_o layer 1 0 0

pad 7 name twpin_sda_padoen_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name sda_padoen_o signal sda_padoen_o layer 1 0 0

pad 8 name twpin_wb_ack_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_ack_o signal wb_ack_o layer 1 0 0

pad 9 name twpin_wb_adr_i[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_adr_i[2] signal wb_adr_i[2] layer 1 0 0
pad 10 name twpin_wb_adr_i[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_adr_i[1] signal wb_adr_i[1] layer 1 0 0
pad 11 name twpin_wb_adr_i[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_adr_i[0] signal wb_adr_i[0] layer 1 0 0

pad 12 name twpin_wb_clk_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_clk_i signal wb_clk_i layer 1 0 0

pad 13 name twpin_wb_cyc_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_cyc_i signal wb_cyc_i layer 1 0 0

pad 14 name twpin_wb_dat_i[7]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[7] signal wb_dat_i[7] layer 1 0 0
pad 15 name twpin_wb_dat_i[6]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[6] signal wb_dat_i[6] layer 1 0 0
pad 16 name twpin_wb_dat_i[5]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[5] signal wb_dat_i[5] layer 1 0 0
pad 17 name twpin_wb_dat_i[4]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[4] signal wb_dat_i[4] layer 1 0 0
pad 18 name twpin_wb_dat_i[3]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[3] signal wb_dat_i[3] layer 1 0 0
pad 19 name twpin_wb_dat_i[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[2] signal wb_dat_i[2] layer 1 0 0
pad 20 name twpin_wb_dat_i[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[1] signal wb_dat_i[1] layer 1 0 0
pad 21 name twpin_wb_dat_i[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_i[0] signal wb_dat_i[0] layer 1 0 0

pad 22 name twpin_wb_dat_o[7]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[7] signal wb_dat_o[7] layer 1 0 0
pad 23 name twpin_wb_dat_o[6]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[6] signal wb_dat_o[6] layer 1 0 0
pad 24 name twpin_wb_dat_o[5]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[5] signal wb_dat_o[5] layer 1 0 0
pad 25 name twpin_wb_dat_o[4]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[4] signal wb_dat_o[4] layer 1 0 0
pad 26 name twpin_wb_dat_o[3]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[3] signal wb_dat_o[3] layer 1 0 0
pad 27 name twpin_wb_dat_o[2]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[2] signal wb_dat_o[2] layer 1 0 0
pad 28 name twpin_wb_dat_o[1]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[1] signal wb_dat_o[1] layer 1 0 0
pad 29 name twpin_wb_dat_o[0]
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_dat_o[0] signal wb_dat_o[0] layer 1 0 0

pad 30 name twpin_wb_inta_o
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_inta_o signal wb_inta_o layer 1 0 0

pad 31 name twpin_wb_rst_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_rst_i signal wb_rst_i layer 1 0 0

pad 32 name twpin_wb_stb_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_stb_i signal wb_stb_i layer 1 0 0

pad 33 name twpin_wb_we_i
corners 4 -80 -200 -80 200 80 200 80 -200
pin name wb_we_i signal wb_we_i layer 1 0 0

