`include "/home/qiu/ysyx-workbench/npc/mul_vsrc/include/defs.vh"

module IDU (
    input             clk,
    input             reset,
    input      [31:0] instr,

    input             ex_ready,//来自EX就绪
    input             if_valid,//IF有效
    output reg        id_ready,//ID就绪
    output reg        id_valid,//ID输出是否有效

    output reg [6:0]  opcode,
    output reg [4:0]  rs1,
    output reg [4:0]  rs2,
    output reg [4:0]  rd,
    output reg [31:0] imm,
    output reg [2:0]  func3,
    output reg [6:0]  func7,
    output reg        RegWrite,
    output reg        MemWrite,
    output reg        MemRead,
    output reg [3:0]  alu_op,
    output reg [2:0]  MemLen,
    output reg        csr_en,
    output reg [11:0] csr_addr,
    output reg [1:0]  csr_op,
    output reg        csr_imm,
    output reg [4:0]  csr_zimm,
    output reg        csr_ecall,
    output reg        csr_mret
    // input      [31:0] branch_total,
    // input      [31:0] branch_correct
);
    import "DPI-C" function void sim_exit();

    // 状态机定义
    typedef enum {
        IDLE, //空闲等待指令
        STALL //等待下游握手
    } state_t;
    state_t state;
    // reg [1:0] delay;
    // parameter DELAY_CYCLES = 1;

    reg [31:0] immI;
    reg [31:0] immU;
    reg [31:0] immS;
    reg [31:0] immB;
    reg [31:0] immJ;
    reg [31:0] immR;
    reg [4:0] get_opcode;
    
    assign immI = {{20{instr[31]}}, instr[31:20]};
    assign immU = {instr[31:12], 12'b0};
    assign immS = {{20{instr[31]}}, instr[31:25], instr[11:7]};
    assign immB = {{20{instr[31]}}, instr[7], instr[30:25], instr[11:8], 1'b0};
    assign immJ = {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0};
    assign immR = 32'b0;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            opcode    = 7'b0;
            rs1       = 5'b0;
            rs2       = 5'b0;
            rd        = 5'b0;
            imm       = 32'b0;
            func3     = 3'b0;
            func7     = 7'b0;
            RegWrite  = 1'b0;
            MemWrite  = 1'b0;
            MemRead   = 1'b0;
            alu_op    = `ALU_ADD;
            MemLen    = `Mem_Word;
            csr_en    = 1'b0;
            csr_addr  = 12'h0;
            csr_op    = `CSR_NONE;
            csr_imm   = 1'b0;
            csr_zimm  = 5'b0;
            csr_ecall = 1'b0;
            csr_mret  = 1'b0;
        end
        else begin
            case (state)
                IDLE: begin
                    id_ready = 1'b1;  //空闲时准备接收指令
                    id_valid = 1'b0;
                    // delay = DELAY_CYCLES;
                    if(if_valid) begin
                        // instr = instr; 
                        id_ready = 1'b0;    //译码时不接收新指令
                        id_valid = 1'b0;    //译码期间不驱动输出

                        opcode = instr[6:0];
                        rs1    = instr[19:15];
                        rs2    = instr[24:20];
                        rd     = instr[11:7];
                        func3  = instr[14:12];
                        func7  = instr[31:25];

                        imm      = 32'b0;
                        RegWrite = 1'b0;
                        MemWrite = 1'b0;
                        MemRead  = 1'b0;
                        alu_op   = `ALU_ADD;
                        MemLen   = `Mem_Word;
                        csr_en    = 1'b0;
                        csr_addr  = instr[31:20];
                        csr_op    = `CSR_NONE;
                        csr_imm   = 1'b0;
                        csr_zimm  = instr[19:15];
                        csr_ecall = 1'b0;
                        csr_mret  = 1'b0;
                
                        get_opcode = opcode[6:2];

                        case(get_opcode)
                            // LUI
                            `INST_TYPE_LUI: begin
                                imm = immU;
                                RegWrite = 1'b1;
                            end
                            // AUIPC
                            `INST_TYPE_AUIPC: begin
                                imm = immU;
                                RegWrite = 1'b1;
                                alu_op=`ALU_ADD;//PC+imm
                            end
                            // JAL
                            `INST_TYPE_JAL: begin
                                imm = immJ;
                                RegWrite = 1'b1;
                            end
                            // JALR
                            `INST_TYPE_JALR: begin
                                if (func3 == 3'b000) begin
                                    imm = immI;
                                    RegWrite = 1'b1;
                                end
                            end
                    
                            `INST_TYPE_S: begin
                                imm=immS;
                                MemWrite=1'b1;
                                alu_op=`ALU_ADD;
                                case(func3)
                                    `F3_SW: MemLen=`Mem_Word;
                                    `F3_SH: MemLen=`Mem_Half;
                                    `F3_SB: MemLen=`Mem_Bit;
                                    default:;
                                endcase
                            end

                            `INST_TYPE_L: begin
                                if(func3 == `F3_LW) begin
                                    imm=immI;
                                    RegWrite=1'b1;
                                    MemRead=1'b1;
                                    alu_op = `ALU_ADD;

                                    MemLen = `Mem_Word;
                                end
                                else if(func3 == `F3_LBU) begin
                                    imm=immI;
                                    RegWrite=1'b1;
                                    MemRead=1'b1;
                                    alu_op = `ALU_ADD;
                                    MemLen = `Mem_UBit;
                                end
                                else if(func3 == `F3_LH) begin
                                    imm=immI;
                                    RegWrite=1'b1;
                                    MemRead=1'b1;
                                    alu_op = `ALU_ADD;

                                    MemLen = `Mem_Half;
                                end
                                else if(func3 == `F3_LHU) begin
                                    imm=immI;
                                    RegWrite=1'b1;
                                    MemRead=1'b1;
                                    alu_op = `ALU_ADD;

                                    MemLen = `Mem_UHalf;
                                end
                                else if(func3 == `F3_LB && opcode == 7'b00000_11) begin
                                    imm=immI;
                                    RegWrite=1'b1;
                                    MemRead=1'b1;
                                    alu_op = `ALU_ADD;

                                    MemLen = `Mem_Bit;
                                end
                            end

                            `INST_TYPE_R: begin
                                RegWrite = 1'b1;
                                imm = immR;
                                case (func3)
                                    3'b000:   alu_op = (func7[5]) ? `ALU_SUB : `ALU_ADD; // add, sub
                                    `F3_ANDI: alu_op = `ALU_AND; // and
                                    `F3_ORI:  alu_op = `ALU_OR; // or
                                    `F3_XORI:   alu_op = `ALU_XOR;// xor
                                    `F3_SLTU: begin
                                        if(func7==7'b0000000) alu_op=`ALU_SLTU;
                                        else if(func7==7'b0000000) alu_op=`ALU_SRL;
                                    end
                                    `F3_RSH: begin
                                        if(func7 == 7'b0100000) alu_op=`ALU_SRA;
                                        else if(func7 == 7'b0000000) alu_op=`ALU_SRL;
                                    end
                                    `F3_LSH: begin
                                        if(func7==7'b0000000) alu_op=`ALU_SLL;
                                    end
                                    `F3_SLT: begin
                                        if(func7==7'b0000000) alu_op=`ALU_SLT;//slt
                                    end
                                    default:;
                                endcase
                            end

                            `INST_TYPE_I: begin
                                imm=immI;
                                RegWrite=1'b1;
                                case(func3)
                                    `F3_ADDI: alu_op = `ALU_ADD;
                                    `F3_ANDI: alu_op = `ALU_AND;
                                    `F3_ORI:  alu_op = `ALU_OR;
                                    `F3_SLTU: alu_op = `ALU_SLTU;//sltiu(支持seqz)
                                    `F3_SLTI: alu_op = `ALU_SLT;
                                    `F3_XORI: alu_op = `ALU_XOR;
                                    `F3_RSH: begin
                                        if(func7==7'b0100000) alu_op=`ALU_SRA;
                                        else if(func7==7'b0000000) alu_op=`ALU_SRL;
                                    end
                                    `F3_LSH: begin
                                        if(func7==7'b0000000) alu_op=`ALU_SLL;
                                    end
                                    default:;
                                endcase
                            end

                            `INST_TYPE_B: begin
                                imm=immB;
                                case(func3)
                                    `F3_BEQ:  alu_op = `ALU_SUB;
                                    `F3_BNE:  alu_op = `ALU_SUB;
                                    `F3_BLT:  alu_op = `ALU_SLT;//blt,bltz
                                    `F3_BGE:  alu_op = `ALU_SLT;//bge,blez
                                    `F3_BLTU: alu_op = `ALU_SLTU;
                                    `F3_BGEU: alu_op = `ALU_SLTU;
                                    default:;
                                endcase
                            end

                            `INST_TYPE_E: begin
                                case(func3)
                                    3'b000: begin
                                        if (instr == `INST_EBREAK) begin
                                            sim_exit();
                                            $display("EBREAK: Simulation exiting...");
                                        end else if (instr == 32'h0000_0073) begin
                                            csr_ecall = 1'b1;
                                        end else if (instr == 32'h3020_0073) begin
                                            csr_mret = 1'b1;
                                        end
                                    end
                                    3'b001: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRW;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    3'b010: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRS;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    3'b011: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRC;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    3'b101: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRW;
                                        csr_imm  = 1'b1;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    3'b110: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRS;
                                        csr_imm  = 1'b1;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    3'b111: begin
                                        csr_en   = 1'b1;
                                        csr_op   = `CSR_CSRRC;
                                        csr_imm  = 1'b1;
                                        RegWrite = (rd != 5'd0);
                                    end
                                    default:;
                                endcase
                            end
                            default:;
                        endcase
                        state <= ex_ready ? STALL : IDLE;
                    end
                    else begin
                        state <= IDLE;
                    end
                end
                STALL: begin
                    id_ready = 1'b0;
                    id_valid = 1'b1;
                    state <= ex_ready ? IDLE : STALL;
                end
                default: begin
                    id_valid = 1'b0;
                    id_ready = 1'b0;
                    state <= IDLE;
                end
            endcase
        end
    end
endmodule
