Analysis & Synthesis report for FPU
Sun May 09 11:08:20 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated
 17. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated
 18. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated
 19. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated
 20. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated
 21. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2
 22. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2
 23. Source assignments for FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2
 24. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2
 25. Source assignments for FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2
 26. Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4
 27. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1
 28. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2
 29. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3
 30. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4
 31. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5
 32. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6
 33. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower
 34. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0
 35. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1
 36. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower
 37. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0
 38. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1
 39. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower
 40. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 41. Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator
 42. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1
 43. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2
 44. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3
 45. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4
 46. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5
 47. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6
 48. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower
 49. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0
 50. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1
 51. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower
 52. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0
 53. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1
 54. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower
 55. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
 56. Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator
 57. Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder
 58. Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder
 59. Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr
 60. Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder
 61. Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult
 62. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3
 63. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition
 64. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub
 65. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process
 66. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0
 67. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2
 68. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod
 69. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod
 70. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0
 71. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1
 72. Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0
 73. Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0
 74. Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0
 75. Parameter Settings for Inferred Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0
 76. Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0
 77. Parameter Settings for Inferred Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0
 78. Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0
 79. lpm_mult Parameter Settings by Entity Instance
 80. altsyncram Parameter Settings by Entity Instance
 81. altshift_taps Parameter Settings by Entity Instance
 82. Post-Synthesis Netlist Statistics for Top Partition
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 09 11:08:20 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FPU                                             ;
; Top-level Entity Name              ; FPU                                             ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 2,719                                           ;
;     Total combinational functions  ; 2,218                                           ;
;     Dedicated logic registers      ; 1,883                                           ;
; Total registers                    ; 1883                                            ;
; Total pins                         ; 193                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 5,337                                           ;
; Embedded Multiplier 9-bit elements ; 23                                              ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; FPU                ; FPU                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
;     Processor 5            ;   0.3%      ;
;     Processor 6            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; FPU_add.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v              ;         ;
; FPU_sub.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v              ;         ;
; FPU_div.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v              ;         ;
; FPU_mul.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v              ;         ;
; FPU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v                  ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc                    ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; db/add_sub_eqj.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eqj.tdf     ;         ;
; db/add_sub_00f.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_00f.tdf     ;         ;
; db/add_sub_2ve.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_2ve.tdf     ;         ;
; db/add_sub_dpj.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_dpj.tdf     ;         ;
; db/add_sub_eij.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eij.tdf     ;         ;
; db/add_sub_j3j.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_j3j.tdf     ;         ;
; db/add_sub_8ff.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_8ff.tdf     ;         ;
; db/add_sub_hnf.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hnf.tdf     ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf                ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/comptree.inc                   ;         ;
; db/cmpr_leg.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_leg.tdf        ;         ;
; db/add_sub_hge.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hge.tdf     ;         ;
; db/add_sub_68c.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_68c.tdf     ;         ;
; db/add_sub_pkg.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_pkg.tdf     ;         ;
; db/add_sub_itb.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_itb.tdf     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc                   ;         ;
; db/mult_1ks.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_1ks.tdf        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_q3p.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_q3p.tdf  ;         ;
; fpu_div.hex                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/fpu_div.hex            ;         ;
; db/add_sub_toi.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_toi.tdf     ;         ;
; db/add_sub_ath.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_ath.tdf     ;         ;
; db/add_sub_hfi.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hfi.tdf     ;         ;
; db/add_sub_p5i.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_p5i.tdf     ;         ;
; db/cmpr_cng.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_cng.tdf        ;         ;
; db/mult_tcs.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_tcs.tdf        ;         ;
; db/mult_rcs.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_rcs.tdf        ;         ;
; db/mult_2ds.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_2ds.tdf        ;         ;
; db/mult_3ds.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_3ds.tdf        ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; db/shift_taps_76m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_76m.tdf  ;         ;
; db/altsyncram_vd81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_vd81.tdf ;         ;
; db/cntr_fqf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_fqf.tdf        ;         ;
; db/cmpr_jgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_jgc.tdf        ;         ;
; db/shift_taps_16m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_16m.tdf  ;         ;
; db/altsyncram_5b81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_5b81.tdf ;         ;
; db/cntr_7pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_7pf.tdf        ;         ;
; db/shift_taps_26m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_26m.tdf  ;         ;
; db/altsyncram_6b81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_6b81.tdf ;         ;
; db/cntr_5pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_5pf.tdf        ;         ;
; db/shift_taps_e6m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_e6m.tdf  ;         ;
; db/altsyncram_9e81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_9e81.tdf ;         ;
; db/cntr_0pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_0pf.tdf        ;         ;
; db/shift_taps_96m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_96m.tdf  ;         ;
; db/altsyncram_td81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_td81.tdf ;         ;
; db/cntr_tof.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_tof.tdf        ;         ;
; db/shift_taps_c6m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_c6m.tdf  ;         ;
; db/altsyncram_al31.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_al31.tdf ;         ;
; db/add_sub_r3e.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_r3e.tdf     ;         ;
; db/cntr_vof.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_vof.tdf        ;         ;
; db/cmpr_hgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_hgc.tdf        ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,719     ;
;                                             ;           ;
; Total combinational functions               ; 2218      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 491       ;
;     -- 3 input functions                    ; 1263      ;
;     -- <=2 input functions                  ; 464       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1493      ;
;     -- arithmetic mode                      ; 725       ;
;                                             ;           ;
; Total registers                             ; 1883      ;
;     -- Dedicated logic registers            ; 1883      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 193       ;
; Total memory bits                           ; 5337      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 23        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2114      ;
; Total fan-out                               ; 12249     ;
; Average fan-out                             ; 2.60      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                             ; Entity Name                     ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |FPU                                                                         ; 2218 (1)            ; 1883 (0)                  ; 5337        ; 23           ; 1       ; 11        ; 193  ; 0            ; |FPU                                                                                                                                                                                                                                                                                                                                                            ; FPU                             ; work         ;
;    |FPU_add:u_FPU_add|                                                       ; 899 (0)             ; 740 (0)                   ; 122         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add                                                                                                                                                                                                                                                                                                                                          ; FPU_add                         ; work         ;
;       |FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|        ; 899 (349)           ; 740 (476)                 ; 122         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component                                                                                                                                                                                                                                                                            ; FPU_add_altfp_add_sub_c6j       ; work         ;
;          |FPU_add_altbarrel_shift_28g:rbarrel_shift|                         ; 80 (80)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift                                                                                                                                                                                                                                  ; FPU_add_altbarrel_shift_28g     ; work         ;
;          |FPU_add_altbarrel_shift_s4e:lbarrel_shift|                         ; 112 (112)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift                                                                                                                                                                                                                                  ; FPU_add_altbarrel_shift_s4e     ; work         ;
;          |FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|                ; 24 (20)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt                                                                                                                                                                                                                         ; FPU_add_altpriority_encoder_cna ; work         ;
;             |FPU_add_altpriority_encoder_ii9:altpriority_encoder21|          ; 4 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21                                                                                                                                                                   ; FPU_add_altpriority_encoder_ii9 ; work         ;
;                |FPU_add_altpriority_encoder_vh8:altpriority_encoder23|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; FPU_add_altpriority_encoder_vh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23|FPU_add_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                |FPU_add_altpriority_encoder_vh8:altpriority_encoder24|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; FPU_add_altpriority_encoder_vh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                   |FPU_add_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder26                                                       ; FPU_add_altpriority_encoder_qh8 ; work         ;
;                      |FPU_add_altpriority_encoder_nh8:altpriority_encoder27| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder24|FPU_add_altpriority_encoder_qh8:altpriority_encoder26|FPU_add_altpriority_encoder_nh8:altpriority_encoder27 ; FPU_add_altpriority_encoder_nh8 ; work         ;
;          |FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|                ; 19 (19)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                                                                         ; FPU_add_altpriority_encoder_ou8 ; work         ;
;          |altshift_taps:input_is_infinite_dffe1_rtl_0|                       ; 3 (0)               ; 3 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0                                                                                                                                                                                                                                ; altshift_taps                   ; work         ;
;             |shift_taps_26m:auto_generated|                                  ; 3 (0)               ; 3 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated                                                                                                                                                                                                  ; shift_taps_26m                  ; work         ;
;                |altsyncram_6b81:altsyncram2|                                 ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2                                                                                                                                                                      ; altsyncram_6b81                 ; work         ;
;                |cntr_5pf:cntr1|                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|cntr_5pf:cntr1                                                                                                                                                                                   ; cntr_5pf                        ; work         ;
;          |altshift_taps:man_res_is_not_zero_dffe31_rtl_0|                    ; 1 (0)               ; 1 (0)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                                                                                                                                                                                                                             ; altshift_taps                   ; work         ;
;             |shift_taps_96m:auto_generated|                                  ; 1 (0)               ; 1 (0)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated                                                                                                                                                                                               ; shift_taps_96m                  ; work         ;
;                |altsyncram_td81:altsyncram2|                                 ; 0 (0)               ; 0 (0)                     ; 74          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2                                                                                                                                                                   ; altsyncram_td81                 ; work         ;
;                |cntr_tof:cntr1|                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|cntr_tof:cntr1                                                                                                                                                                                ; cntr_tof                        ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub2|                                              ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_00f:auto_generated|                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3|add_sub_00f:auto_generated                                                                                                                                                                                                                            ; add_sub_00f                     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_dpj:auto_generated|                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5|add_sub_dpj:auto_generated                                                                                                                                                                                                                            ; add_sub_dpj                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                   ; 50 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                 ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                  ; 42 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 42 (42)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                  ; 30 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                     ; 50 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                   ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                    ; 44 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 44 (44)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                    ; 32 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 32 (32)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;             |add_sub_8ff:auto_generated|                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated                                                                                                                                                                                                      ; add_sub_8ff                     ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                     ; work         ;
;             |cmpr_leg:auto_generated|                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_leg:auto_generated                                                                                                                                                                                                        ; cmpr_leg                        ; work         ;
;    |FPU_div:u_FPU_div|                                                       ; 275 (0)             ; 304 (0)                   ; 5215        ; 16           ; 0       ; 8         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div                                                                                                                                                                                                                                                                                                                                          ; FPU_div                         ; work         ;
;       |FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|                ; 275 (0)             ; 304 (0)                   ; 5215        ; 16           ; 0       ; 8         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component                                                                                                                                                                                                                                                                                    ; FPU_div_altfp_div_idh           ; work         ;
;          |FPU_div_altfp_div_pst_ire:altfp_div_pst1|                          ; 275 (95)            ; 304 (161)                 ; 5215        ; 16           ; 0       ; 8         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1                                                                                                                                                                                                                                           ; FPU_div_altfp_div_pst_ire       ; work         ;
;             |altshift_taps:a_zero_b_not_dffe_2_rtl_0|                        ; 10 (0)              ; 4 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0                                                                                                                                                                                                   ; altshift_taps                   ; work         ;
;                |shift_taps_16m:auto_generated|                               ; 10 (0)              ; 4 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated                                                                                                                                                                     ; shift_taps_16m                  ; work         ;
;                   |altsyncram_5b81:altsyncram2|                              ; 0 (0)               ; 0 (0)                     ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2                                                                                                                                         ; altsyncram_5b81                 ; work         ;
;                   |cntr_7pf:cntr1|                                           ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1                                                                                                                                                      ; cntr_7pf                        ; work         ;
;                      |cmpr_jgc:cmpr4|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|cntr_7pf:cntr1|cmpr_jgc:cmpr4                                                                                                                                       ; cmpr_jgc                        ; work         ;
;             |altshift_taps:exp_result_dffe_0_rtl_0|                          ; 10 (0)              ; 4 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                     ; altshift_taps                   ; work         ;
;                |shift_taps_76m:auto_generated|                               ; 10 (0)              ; 4 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated                                                                                                                                                                       ; shift_taps_76m                  ; work         ;
;                   |altsyncram_vd81:altsyncram2|                              ; 0 (0)               ; 0 (0)                     ; 90          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2                                                                                                                                           ; altsyncram_vd81                 ; work         ;
;                   |cntr_fqf:cntr1|                                           ; 10 (9)              ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|cntr_fqf:cntr1                                                                                                                                                        ; cntr_fqf                        ; work         ;
;                      |cmpr_jgc:cmpr4|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|cntr_fqf:cntr1|cmpr_jgc:cmpr4                                                                                                                                         ; cmpr_jgc                        ; work         ;
;             |altshift_taps:quotient_j_dffe_rtl_0|                            ; 2 (0)               ; 2 (0)                     ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0                                                                                                                                                                                                       ; altshift_taps                   ; work         ;
;                |shift_taps_e6m:auto_generated|                               ; 2 (0)               ; 2 (0)                     ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated                                                                                                                                                                         ; shift_taps_e6m                  ; work         ;
;                   |altsyncram_9e81:altsyncram2|                              ; 0 (0)               ; 0 (0)                     ; 196         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2                                                                                                                                             ; altsyncram_9e81                 ; work         ;
;                   |cntr_0pf:cntr1|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|cntr_0pf:cntr1                                                                                                                                                          ; cntr_0pf                        ; work         ;
;             |altshift_taps:sign_pipe_dffe_11_rtl_0|                          ; 7 (0)               ; 4 (0)                     ; 285         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0                                                                                                                                                                                                     ; altshift_taps                   ; work         ;
;                |shift_taps_c6m:auto_generated|                               ; 7 (2)               ; 4 (2)                     ; 285         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated                                                                                                                                                                       ; shift_taps_c6m                  ; work         ;
;                   |altsyncram_al31:altsyncram4|                              ; 0 (0)               ; 0 (0)                     ; 285         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4                                                                                                                                           ; altsyncram_al31                 ; work         ;
;                   |cntr_vof:cntr1|                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|cntr_vof:cntr1                                                                                                                                                        ; cntr_vof                        ; work         ;
;             |altsyncram:altsyncram3|                                         ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                    ; altsyncram                      ; work         ;
;                |altsyncram_q3p:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated                                                                                                                                                                                      ; altsyncram_q3p                  ; work         ;
;             |lpm_add_sub:bias_addition|                                      ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;                |add_sub_toi:auto_generated|                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_toi:auto_generated                                                                                                                                                                                      ; add_sub_toi                     ; work         ;
;             |lpm_add_sub:exp_sub|                                            ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;                |add_sub_ath:auto_generated|                                  ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated                                                                                                                                                                                            ; add_sub_ath                     ; work         ;
;             |lpm_add_sub:quotient_process|                                   ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;                |add_sub_hfi:auto_generated|                                  ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_hfi:auto_generated                                                                                                                                                                                   ; add_sub_hfi                     ; work         ;
;             |lpm_add_sub:remainder_sub_0|                                    ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                               ; lpm_add_sub                     ; work         ;
;                |add_sub_p5i:auto_generated|                                  ; 35 (35)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated                                                                                                                                                                                    ; add_sub_p5i                     ; work         ;
;             |lpm_compare:cmpr2|                                              ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                         ; lpm_compare                     ; work         ;
;                |cmpr_cng:auto_generated|                                     ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated                                                                                                                                                                                                 ; cmpr_cng                        ; work         ;
;             |lpm_mult:a1_prod|                                               ; 17 (0)              ; 17 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                          ; lpm_mult                        ; work         ;
;                |mult_tcs:auto_generated|                                     ; 17 (17)             ; 17 (17)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated                                                                                                                                                                                                  ; mult_tcs                        ; work         ;
;             |lpm_mult:b1_prod|                                               ; 16 (0)              ; 17 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                          ; lpm_mult                        ; work         ;
;                |mult_rcs:auto_generated|                                     ; 16 (16)             ; 17 (17)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated                                                                                                                                                                                                  ; mult_rcs                        ; work         ;
;             |lpm_mult:q_partial_0|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                      ; lpm_mult                        ; work         ;
;                |mult_2ds:auto_generated|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated                                                                                                                                                                                              ; mult_2ds                        ; work         ;
;             |lpm_mult:q_partial_1|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                      ; lpm_mult                        ; work         ;
;                |mult_2ds:auto_generated|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1|mult_2ds:auto_generated                                                                                                                                                                                              ; mult_2ds                        ; work         ;
;             |lpm_mult:remainder_mult_0|                                      ; 18 (0)              ; 36 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                 ; lpm_mult                        ; work         ;
;                |mult_3ds:auto_generated|                                     ; 18 (18)             ; 36 (36)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPU|FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated                                                                                                                                                                                         ; mult_3ds                        ; work         ;
;    |FPU_mul:u_FPU_mul|                                                       ; 222 (0)             ; 266 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul                                                                                                                                                                                                                                                                                                                                          ; FPU_mul                         ; work         ;
;       |FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|              ; 222 (158)           ; 266 (142)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component                                                                                                                                                                                                                                                                                  ; FPU_mul_altfp_mult_3tn          ; work         ;
;          |lpm_add_sub:exp_add_adder|                                         ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                        ; lpm_add_sub                     ; work         ;
;             |add_sub_hge:auto_generated|                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated                                                                                                                                                                                                                             ; add_sub_hge                     ; work         ;
;          |lpm_mult:man_product2_mult|                                        ; 55 (0)              ; 115 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                       ; lpm_mult                        ; work         ;
;             |mult_1ks:auto_generated|                                        ; 55 (55)             ; 115 (115)                 ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |FPU|FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated                                                                                                                                                                                                                               ; mult_1ks                        ; work         ;
;    |FPU_sub:u_FPU_sub|                                                       ; 821 (0)             ; 573 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub                                                                                                                                                                                                                                                                                                                                          ; FPU_sub                         ; work         ;
;       |FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|        ; 821 (275)           ; 573 (313)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component                                                                                                                                                                                                                                                                            ; FPU_sub_altfp_add_sub_d7j       ; work         ;
;          |FPU_sub_altbarrel_shift_28g:rbarrel_shift|                         ; 80 (80)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift                                                                                                                                                                                                                                  ; FPU_sub_altbarrel_shift_28g     ; work         ;
;          |FPU_sub_altbarrel_shift_s4e:lbarrel_shift|                         ; 112 (112)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift                                                                                                                                                                                                                                  ; FPU_sub_altbarrel_shift_s4e     ; work         ;
;          |FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|                ; 24 (20)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt                                                                                                                                                                                                                         ; FPU_sub_altpriority_encoder_cna ; work         ;
;             |FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|          ; 4 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21                                                                                                                                                                   ; FPU_sub_altpriority_encoder_ii9 ; work         ;
;                |FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; FPU_sub_altpriority_encoder_vh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                |FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; FPU_sub_altpriority_encoder_vh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder25|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                   |FPU_sub_altpriority_encoder_qh8:altpriority_encoder26|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder26                                                       ; FPU_sub_altpriority_encoder_qh8 ; work         ;
;                      |FPU_sub_altpriority_encoder_nh8:altpriority_encoder27| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder24|FPU_sub_altpriority_encoder_qh8:altpriority_encoder26|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27 ; FPU_sub_altpriority_encoder_nh8 ; work         ;
;          |FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|                ; 19 (19)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt                                                                                                                                                                                                                         ; FPU_sub_altpriority_encoder_ou8 ; work         ;
;          |lpm_add_sub:add_sub1|                                              ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub2|                                              ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_eqj:auto_generated|                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2|add_sub_eqj:auto_generated                                                                                                                                                                                                                            ; add_sub_eqj                     ; work         ;
;          |lpm_add_sub:add_sub3|                                              ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_00f:auto_generated|                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3|add_sub_00f:auto_generated                                                                                                                                                                                                                            ; add_sub_00f                     ; work         ;
;          |lpm_add_sub:add_sub4|                                              ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:add_sub5|                                              ; 9 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_dpj:auto_generated|                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5|add_sub_dpj:auto_generated                                                                                                                                                                                                                            ; add_sub_dpj                     ; work         ;
;          |lpm_add_sub:add_sub6|                                              ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                     ; work         ;
;             |add_sub_2ve:auto_generated|                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6|add_sub_2ve:auto_generated                                                                                                                                                                                                                            ; add_sub_2ve                     ; work         ;
;          |lpm_add_sub:man_2comp_res_lower|                                   ; 50 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                 ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper0|                                  ; 42 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 42 (42)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_2comp_res_upper1|                                  ; 30 (0)              ; 27 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 30 (30)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_lower|                                     ; 50 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                     ; work         ;
;             |add_sub_eij:auto_generated|                                     ; 50 (50)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated                                                                                                                                                                                                                   ; add_sub_eij                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper0|                                    ; 44 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 44 (44)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_add_sub_upper1|                                    ; 32 (0)              ; 29 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                     ; work         ;
;             |add_sub_j3j:auto_generated|                                     ; 32 (32)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated                                                                                                                                                                                                                  ; add_sub_j3j                     ; work         ;
;          |lpm_add_sub:man_res_rounding_add_sub_lower|                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                     ; work         ;
;             |add_sub_8ff:auto_generated|                                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated                                                                                                                                                                                                      ; add_sub_8ff                     ; work         ;
;          |lpm_compare:trailing_zeros_limit_comparator|                       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                     ; work         ;
;             |cmpr_leg:auto_generated|                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_leg:auto_generated                                                                                                                                                                                                        ; cmpr_leg                        ; work         ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 8            ; 6            ; 8            ; 6            ; 48   ; None        ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2            ; 37           ; 2            ; 37           ; 74   ; None        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 9            ; 4            ; 9            ; 4            ; 36   ; None        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 10           ; 9            ; 10           ; 9            ; 90   ; None        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 4            ; 49           ; 4            ; 49           ; 196  ; None        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 3            ; 95           ; 3            ; 95           ; 285  ; None        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated|ALTSYNCRAM                                              ; AUTO ; ROM              ; 512          ; 9            ; --           ; --           ; 4608 ; FPU_div.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 23          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+---------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+---------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |FPU|FPU_add:u_FPU_add ; FPU_add.v       ;
; Altera ; ALTFP_DIV     ; 18.1    ; N/A          ; N/A          ; |FPU|FPU_div:u_FPU_div ; FPU_div.v       ;
; Altera ; ALTFP_MULT    ; 18.1    ; N/A          ; N/A          ; |FPU|FPU_mul:u_FPU_mul ; FPU_mul.v       ;
; Altera ; ALTFP_ADD_SUB ; 18.1    ; N/A          ; N/A          ; |FPU|FPU_sub:u_FPU_sub ; FPU_sub.v       ;
+--------+---------------+---------+--------------+--------------+------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated|add_sub_cell_ffa[13]          ; Lost fanout                                                                                                                                   ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated|add_sub_cell_ffa[13]          ; Lost fanout                                                                                                                                   ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift|dir_pipe[0]                                     ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated|add_sub_cell_ffa[13]          ; Lost fanout                                                                                                                                   ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated|add_sub_cell_ffa[13]          ; Lost fanout                                                                                                                                   ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift|dir_pipe[0]                                     ; Stuck at VCC due to stuck port data_in                                                                                                        ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_0[16]                                    ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_3[16]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_2[16]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_1[16]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_0[16]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe[16]                                      ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_0[15]                                    ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_3[15]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_2[15]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_1[15]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_0[15]                               ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe[15]                                      ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[49]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[49]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[49]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[49]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[49]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[48]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[48]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[48]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[48]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[48]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[47]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[47]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[47]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[47]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[47]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[46]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[46]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[46]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[46]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[46]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[45]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[45]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[45]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[45]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[45]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[44]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[44]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[44]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[44]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[44]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[43]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[43]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[43]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[43]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[43]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[42]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[42]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[42]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[42]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[42]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[41]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[41]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[41]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[41]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[41]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[40]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[40]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[40]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[40]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[40]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[39]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[39]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[39]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[39]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[39]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[38]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[38]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[38]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[38]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[38]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[37]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[37]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[37]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[37]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[37]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[36]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[36]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[36]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[36]                              ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[36]                                   ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe41 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe42 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe43 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe44 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe45 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe46 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe47 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe48 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe49 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe50 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe51 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe52 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe53 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated|dffe54 ; Lost fanout                                                                                                                                   ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[16]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[33]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[15]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[32]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[14]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[31]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[13]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[30]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[12]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[29]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[11]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[28]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[10]                                            ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[27]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[9]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[26]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[8]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[25]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[7]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[24]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[6]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[23]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[5]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[22]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[4]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[21]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[3]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[20]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[2]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[19]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[1]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[18]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_0[0]                                             ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[17]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[16]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[33]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[15]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[32]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[14]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[31]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[13]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[30]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[12]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[29]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[11]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[28]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[10]                                       ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[27]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[9]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[26]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[8]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[25]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[7]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[24]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[6]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[23]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[5]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[22]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[4]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[21]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[3]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[20]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[2]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[19]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[1]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[18]    ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_0[0]                                        ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[17]    ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|man_round_p[0]                                                                                  ; Merged with FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lsb_dffe                                                ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated|add_sub_regra[0]                ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated|add_sub_regra[0]                ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated|add_sub_regra[0]                 ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated|add_sub_regra[0]              ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated|add_sub_regra[0]              ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated|add_sub_regra[0]               ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_adj_dffe21[0]                                                                         ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_adj_dffe21[1]                                 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_adj_dffe23[0]                                                                         ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_adj_dffe23[1]                                 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift|sel_pipec4r1d                                   ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|rshift_distance_dffe14[4]                         ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift|sel_pipec3r1d                                   ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|rshift_distance_dffe14[3]                         ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1|add_sub_j3j:auto_generated|add_sub_regra[0]                ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0|add_sub_j3j:auto_generated|add_sub_regra[0]                ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower|add_sub_eij:auto_generated|add_sub_regra[0]                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_j3j:auto_generated|add_sub_regra[0]              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated|add_sub_regra[0]              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated|add_sub_regra[0]               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                    ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_adj_dffe21[0]                                                                         ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_adj_dffe21[1]                                 ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_adj_dffe23[0]                                                                         ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_adj_dffe23[1]                                 ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift|sel_pipec4r1d                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|rshift_distance_dffe14[4]                         ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift|sel_pipec3r1d                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|rshift_distance_dffe14[3]                         ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe4                                                                        ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe4                                ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe4                                                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe4                           ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff9[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_9 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe41                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe41                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe41                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe41                          ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff8[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_8 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe3                                                                        ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe3                                ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe3                                                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe3                           ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff7[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_7 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe31                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe31                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe31                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe31                          ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff6[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_6 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe23                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe23                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe23                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe23                          ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff5[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_5 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe21                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe21                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe21                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe21                          ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff4[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_4 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe27                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe27                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe27                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe27                          ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff3[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_3 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe2                                                                        ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe2                                ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe2                                                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe2                           ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|need_complement_dffe2                                                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|need_complement_dffe2                             ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff2[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_2 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|both_inputs_are_infinite_dffe25                                                           ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|both_inputs_are_infinite_dffe25                   ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe25                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe25                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe25                                                                  ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe25                          ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|dataa_sign_dffe25                                                                         ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|dataa_sign_dffe25                                 ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff1[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_1 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|dataa_sign_dffe1                                                                          ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|dataa_sign_dffe1                                  ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|datab_sign_dffe1                                                                          ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|datab_sign_dffe1                                  ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|both_inputs_are_infinite_dffe1                                                            ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|both_inputs_are_infinite_dffe1                    ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe1                                                                        ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe1                                ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_infinite_dffe1                                                                   ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1                           ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|sign_node_ff0[0]                                                                                ; Merged with FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_0 ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_sign_dffe14                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_sign_dffe14                         ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_sign_dffe14                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_sign_dffe14                         ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_2                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe14                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_dataa_infinite_dffe14                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe14                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_2                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe14                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_datab_infinite_dffe14                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe14                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe14                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe14                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe14[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe14[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe14[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe14[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe14[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe14[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_sign_dffe13                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_sign_dffe13                         ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_sign_dffe13                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_sign_dffe13                         ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_1                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe13                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_dataa_infinite_dffe13                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe13                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_1                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe13                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_datab_infinite_dffe13                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe13                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_is_nan_dffe13                                                                       ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe13                               ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe13[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe13[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe13[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe13[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe13[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe13[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_sign_dffe12                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_sign_dffe12                         ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_sign_dffe12                                                                 ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_sign_dffe12                         ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_0                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe12                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_dataa_infinite_dffe12                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_infinite_dffe12                       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_0                                     ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe12                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_datab_infinite_dffe12                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_infinite_dffe12                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_dataa_nan_dffe12                                                                    ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_dataa_nan_dffe12                            ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|input_datab_nan_dffe12                                                                    ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_datab_nan_dffe12                            ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[23]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[23]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[22]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[22]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[21]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[21]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[20]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[20]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[19]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[19]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[18]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[18]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[17]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[17]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[16]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[16]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[15]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[15]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[14]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[14]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[13]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[13]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[12]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[12]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[11]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[11]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[10]                                                              ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[10]                      ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[9]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[9]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[8]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[8]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[1]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[1]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_man_dffe12[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_man_dffe12[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_man_dffe12[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_man_dffe12[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[0]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[0]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[2]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[2]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[3]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[3]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[4]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[4]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[5]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[5]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[6]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[6]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_dataa_exp_dffe12[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[7]                       ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|aligned_datab_exp_dffe12[7]                                                               ; Merged with FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[7]                       ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|add_sub_dffe25                                                                            ; Merged with FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|add_sub_dffe25                                    ;
; Total Number of Removed Registers = 408                                                                                                                                   ;                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal ; Registers Removed due to This Register                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_0[16]  ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_3[16],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_2[16],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_1[16],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_0[16],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe[16]          ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_0[15]  ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_3[15],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_2[15],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_1[15],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_0[15],  ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe[15]          ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[49] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[49], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[49], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[49], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[49]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[48] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[48], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[48], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[48], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[48]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[47] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[47], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[47], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[47], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[47]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[46] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[46], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[46], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[46], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[46]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[45] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[45], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[45], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[45], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[45]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[44] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[44], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[44], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[44], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[44]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[43] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[43], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[43], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[43], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[43]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[42] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[42], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[42], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[42], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[42]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[41] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[41], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[41], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[41], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[41]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[40] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[40], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[40], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[40], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[40]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[39] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[39], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[39], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[39], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[39]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[38] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[38], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[38], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[38], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[38]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[37] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[37], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[37], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[37], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[37]       ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[36] ; Lost Fanouts       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[36], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[36], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[36], ;
;                                                                                                                                         ;                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[36]       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1883  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 90    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                    ; Megafunction                                                                                                                               ; Type       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_11[0..7]                        ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_10[0..7]                        ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_9[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_8[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_7[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_6[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_5[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_4[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_3[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_2[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_1[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0[0..7]                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe4                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe41                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe3                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe31                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe23                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe21                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe27                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe2                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe25                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe1                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe14                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_nan_dffe13                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_12                            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_11                            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_10                            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_9                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_8                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_7                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_6                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_5                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_4                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_3                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_12                          ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_11                          ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_10                          ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_9                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_8                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_7                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_6                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_5                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_4                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_3                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|divbyzero_pipe_dffe_2                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_12                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_11                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_10                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_9                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_8                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_7                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_6                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_5                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_4                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_3                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|nan_pipe_dffe_2                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_10                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_9                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_8                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_7                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_6                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_5                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_4                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_3                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_2                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_1                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|over_under_dffe_0                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0 ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe4                                                          ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe41                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe3                                                          ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe31                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe23                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe21                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe27                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe2                                                          ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe25                                                         ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1                                                          ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe4                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe41                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe3                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe31                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe23                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe21                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe27                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe2                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe25                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_output_sign_dffe1                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe4                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe41                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe3                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe31                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe23                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe21                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe27                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe2                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe25                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_output_sign_dffe1                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_9                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_8                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_7                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_6                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_5                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_4                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_3                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_2                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_1                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_0                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_12                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_11                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_10                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_9                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_8                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_7                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_6                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_5                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_4                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_is_infinity_dffe_3                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_12                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_11                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_10                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_9                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_8                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_7                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_6                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_5                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_4                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b_is_infinity_dffe_3                            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0                              ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_0[0..14]                        ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_3[0..14]                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_2[0..14]                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_1[0..14]                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_k_dffe_perf_0[0..14]                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe[0..14]                          ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_res_dffe23[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_res_dffe21[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_res_dffe27[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_res_dffe2[0..7]                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|exp_res_dffe25[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|data_exp_dffe1[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_res_dffe23[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_res_dffe21[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_res_dffe27[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_res_dffe2[0..7]                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|exp_res_dffe25[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|data_exp_dffe1[0..7]                                                             ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_1[15..32]                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_2[15..32]                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_1[15..32]                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_perf_0[15..32]                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|remainder_j_dffe_0[15..32]                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe5  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe6  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe7  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe8  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe9  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe10 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe11 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe12 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe13 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe14 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe15 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe16 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe17 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe18 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe19 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe20 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe21 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated|dffe22 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0     ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe4                                                        ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe41                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe3                                                        ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sign_res_dffe4                                                                   ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sign_res_dffe41                                                                  ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sign_res_dffe3                                                                   ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sign_dffe31                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_res_is_not_zero_dffe4                                                        ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_res_is_not_zero_dffe41                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_res_is_not_zero_dffe3                                                        ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_res_is_not_zero_dffe31                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sign_res_dffe4                                                                   ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sign_res_dffe41                                                                  ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sign_res_dffe3                                                                   ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sign_dffe31                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_man_product_msb2                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_man_product_msb                                                                  ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_man_product_msb_p1                                                               ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_man_product_msb_p0                                                               ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_adj_p1[0]                                                                          ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_exp3_bias[0]                                                                     ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_exp2_bias[0]                                                                     ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_exp_bias[0]                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|round_bit_dffe3                                                                  ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|round_bit_dffe31                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|round_bit_dffe23                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|round_bit_dffe21                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe3                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe31                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe23                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe21                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|round_bit_dffe3                                                                  ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|round_bit_dffe31                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|round_bit_dffe23                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|round_bit_dffe21                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe3                                                                 ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe31                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe23                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe21                                                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|zero_man_sign_dffe23                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|zero_man_sign_dffe21                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|zero_man_sign_dffe27                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|zero_man_sign_dffe2                                                              ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|zero_man_sign_dffe23                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|zero_man_sign_dffe21                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|zero_man_sign_dffe27                                                             ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|zero_man_sign_dffe2                                                              ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_1[0..16]                                ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_3[0..16]                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_2[0..16]                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|e1_dffe_perf_1[0..16]                           ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_bias_p3[1..8]                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_bias_p2[1..8]                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_bias_p1[1..8]                                                                      ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_add_p1[1..8]                                                                       ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0                           ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_13                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_12                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|denormal_res_dffe4                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|denormal_res_dffe41                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|denormal_res_dffe3                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_res_dffe4                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_res_dffe41                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|infinite_res_dffe3                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|denormal_res_dffe4                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|denormal_res_dffe41                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|denormal_res_dffe3                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_res_dffe4                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_res_dffe41                                                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|infinite_res_dffe3                                                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_adj_p1[1..9]                                                                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_exp3_bias[1..9]                                                                  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|delay_exp2_bias[1..9]                                                                  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|man_round_p1[1..23]                                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|man_round_p0[1..23]                                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|man_round_p[1..23]                                                                     ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_dffe31[0]                                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_mag_dffe23[0]                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_mag_dffe21[0]                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_dffe31[0]                                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_mag_dffe23[0]                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_mag_dffe21[0]                                                    ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_sign_dffe23                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_sign_dffe21                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_sign_dffe27                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_sign_dffe23                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_sign_dffe21                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_sign_dffe27                                                      ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe10                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe9                               ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe11                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe13                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe12                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe14                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe16                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe15                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe17                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe19                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe18                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe20                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe22                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe21                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe23                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe25                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe24                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe26                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe28                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe27                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe29                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe31                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe30                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe32                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe34                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe33                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe35                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe37                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe36                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe38                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe40                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe39                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe41                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe43                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe42                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe44                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe46                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe45                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe47                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe49                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe48                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe50                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe52                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe51                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe53                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe55                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe54                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe56                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe58                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe57                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe59                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe61                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe60                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated|dffe62                              ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe27                                                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe2                                                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|sticky_bit_dffe25                                                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe27                                                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe2                                                                 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|sticky_bit_dffe25                                                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_1[0..16]                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|b1_dffe_0[0..16]                                ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe5  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe6  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe7  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe8  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe9  ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe10 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe11 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe12 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe13 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe14 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe15 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe16 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe17 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe18 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe19 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe20 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated|dffe21 ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe14[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe13[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_dataa_exp_dffe12[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe14[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe13[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|aligned_datab_exp_dffe12[0..7]                                                   ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_bias_p2[0]                                                                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_bias_p1[0]                                                                         ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|exp_add_p1[0]                                                                          ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0   ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[16] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[16] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift|sbit_piper1d[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift|sbit_piper1d[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[18] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[19] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_add_sub_res_mag_dffe27[25]                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|man_add_sub_res_mag_dffe27[19]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[23] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[23] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[25] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift|sbit_piper1d[25] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPU|FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift|result[8]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPU|FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift|result[4]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                                                     ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_76m:auto_generated|altsyncram_vd81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0|shift_taps_16m:auto_generated|altsyncram_5b81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_26m:auto_generated|altsyncram_6b81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0|shift_taps_e6m:auto_generated|altsyncram_9e81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_96m:auto_generated|altsyncram_td81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0|shift_taps_c6m:auto_generated|altsyncram_al31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_eqj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub2 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_eqj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_00f   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_2ve   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_dpj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub6 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_2ve   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                      ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                             ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                             ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                             ;
; USE_WYS                ; ON            ; Untyped                                                                                                             ;
; STYLE                  ; FAST          ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_eij   ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                      ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                              ;
; USE_WYS                ; ON            ; Untyped                                                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                              ;
; USE_WYS                ; ON            ; Untyped                                                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                              ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                    ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                           ;
; USE_WYS                ; ON            ; Untyped                                                                                                           ;
; STYLE                  ; FAST          ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_eij   ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                    ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                               ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                            ;
; USE_WYS                ; ON            ; Untyped                                                                                                            ;
; STYLE                  ; FAST          ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                               ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                            ;
; USE_WYS                ; ON            ; Untyped                                                                                                            ;
; STYLE                  ; FAST          ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                           ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                        ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                        ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                        ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                        ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                        ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                        ;
; STYLE                  ; FAST          ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_8ff   ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                         ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                         ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                         ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                         ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                         ;
; STYLE                  ; FAST          ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_hnf   ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                         ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_leg      ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub1 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_eqj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub2 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_eqj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub3 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_00f   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub4 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_2ve   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub5 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; ON            ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_dpj   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:add_sub6 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_2ve   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_lower ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                      ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                             ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                             ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                      ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                             ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                             ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                  ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                             ;
; USE_WYS                ; ON            ; Untyped                                                                                                             ;
; STYLE                  ; FAST          ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; add_sub_eij   ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                      ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper0 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                              ;
; USE_WYS                ; ON            ; Untyped                                                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_2comp_res_upper1 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                       ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                              ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                       ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                              ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                              ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                              ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                              ;
; USE_WYS                ; ON            ; Untyped                                                                                                              ;
; STYLE                  ; FAST          ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                       ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_lower ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                              ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                    ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                           ;
; USE_WYS                ; ON            ; Untyped                                                                                                           ;
; STYLE                  ; FAST          ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_eij   ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                    ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper0 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                               ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                            ;
; USE_WYS                ; ON            ; Untyped                                                                                                            ;
; STYLE                  ; FAST          ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_add_sub_upper1 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                               ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 14            ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 2             ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                            ;
; USE_WYS                ; ON            ; Untyped                                                                                                            ;
; STYLE                  ; FAST          ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                     ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_lower ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                           ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                        ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                        ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                        ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                        ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                        ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                        ;
; STYLE                  ; FAST          ; Untyped                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_8ff   ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_add_sub:man_res_rounding_add_sub_upper1 ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 13            ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                         ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                         ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                         ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                         ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                         ;
; STYLE                  ; FAST          ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; add_sub_hnf   ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|lpm_compare:trailing_zeros_limit_comparator ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                            ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                  ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                         ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                         ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                         ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                         ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                         ;
; CBXI_PARAMETER         ; cmpr_leg      ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                  ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                    ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                          ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                 ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                 ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                      ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                 ;
; USE_WYS                ; OFF           ; Untyped                                                                                                 ;
; STYLE                  ; FAST          ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_hge   ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                          ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                    ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10            ; Signed Integer                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                 ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                          ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                 ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                 ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                 ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                      ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                 ;
; USE_WYS                ; OFF           ; Untyped                                                                                                 ;
; STYLE                  ; FAST          ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; add_sub_68c   ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                          ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                     ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 10            ; Signed Integer                                                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                  ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_pkg   ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                           ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                      ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 25            ; Signed Integer                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0             ; Signed Integer                                                                                            ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                   ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                   ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                        ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                   ;
; USE_WYS                ; OFF           ; Untyped                                                                                                   ;
; STYLE                  ; FAST          ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_itb   ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                            ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult ;
+------------------------------------------------+---------------+----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                             ;
+------------------------------------------------+---------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTHA                                     ; 24            ; Signed Integer                                                                   ;
; LPM_WIDTHB                                     ; 24            ; Signed Integer                                                                   ;
; LPM_WIDTHP                                     ; 48            ; Signed Integer                                                                   ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                          ;
; LPM_WIDTHS                                     ; 1             ; Signed Integer                                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                          ;
; LPM_PIPELINE                                   ; 5             ; Signed Integer                                                                   ;
; LATENCY                                        ; 0             ; Untyped                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                          ;
; USE_EAB                                        ; OFF           ; Untyped                                                                          ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                          ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                          ;
; CBXI_PARAMETER                                 ; mult_1ks      ; Untyped                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                          ;
+------------------------------------------------+---------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; FPU_div.hex          ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q3p       ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                                                                 ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_toi   ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                     ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9             ; Signed Integer                                                                                                                           ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped                                                                                                                                  ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                                                  ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                  ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                  ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                  ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                  ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                  ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                  ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                  ;
; CBXI_PARAMETER         ; add_sub_ath   ; Untyped                                                                                                                                  ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                             ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                              ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 31            ; Signed Integer                                                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                           ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                           ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                                                                    ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                           ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                           ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                           ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                           ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_hfi   ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                    ;
+------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0 ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                             ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 50            ; Signed Integer                                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                          ;
; LPM_DIRECTION          ; SUB           ; Untyped                                                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                          ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                                                                          ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                                                                          ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                                                                          ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                          ;
; USE_WYS                ; OFF           ; Untyped                                                                                                                                          ;
; STYLE                  ; FAST          ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_p5i   ; Untyped                                                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                   ;
+------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2 ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                   ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 23            ; Signed Integer                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_cng      ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                         ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                          ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                ;
; LPM_WIDTHA                                     ; 25            ; Signed Integer                                                                                                ;
; LPM_WIDTHB                                     ; 10            ; Signed Integer                                                                                                ;
; LPM_WIDTHP                                     ; 35            ; Signed Integer                                                                                                ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                       ;
; LPM_PIPELINE                                   ; 3             ; Signed Integer                                                                                                ;
; LATENCY                                        ; 0             ; Untyped                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_tcs      ; Untyped                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                       ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                          ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                ;
; LPM_WIDTHA                                     ; 24            ; Signed Integer                                                                                                ;
; LPM_WIDTHB                                     ; 10            ; Signed Integer                                                                                                ;
; LPM_WIDTHP                                     ; 34            ; Signed Integer                                                                                                ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                                                       ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                       ;
; LPM_PIPELINE                                   ; 3             ; Signed Integer                                                                                                ;
; LATENCY                                        ; 0             ; Untyped                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                       ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_rcs      ; Untyped                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                       ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0 ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                              ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTHA                                     ; 17            ; Signed Integer                                                                                                    ;
; LPM_WIDTHB                                     ; 17            ; Signed Integer                                                                                                    ;
; LPM_WIDTHP                                     ; 34            ; Signed Integer                                                                                                    ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                                                           ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                           ;
; LPM_PIPELINE                                   ; 1             ; Signed Integer                                                                                                    ;
; LATENCY                                        ; 0             ; Untyped                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                           ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_2ds      ; Untyped                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                           ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1 ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                              ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                    ;
; LPM_WIDTHA                                     ; 17            ; Signed Integer                                                                                                    ;
; LPM_WIDTHB                                     ; 17            ; Signed Integer                                                                                                    ;
; LPM_WIDTHP                                     ; 34            ; Signed Integer                                                                                                    ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                                                           ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                           ;
; LPM_PIPELINE                                   ; 1             ; Signed Integer                                                                                                    ;
; LATENCY                                        ; 0             ; Untyped                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                           ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_2ds      ; Untyped                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                           ;
+------------------------------------------------+---------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                   ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                         ;
; LPM_WIDTHA                                     ; 34            ; Signed Integer                                                                                                         ;
; LPM_WIDTHB                                     ; 17            ; Signed Integer                                                                                                         ;
; LPM_WIDTHP                                     ; 51            ; Signed Integer                                                                                                         ;
; LPM_WIDTHR                                     ; 0             ; Untyped                                                                                                                ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                                                                                                                ;
; LPM_PIPELINE                                   ; 3             ; Signed Integer                                                                                                         ;
; LATENCY                                        ; 0             ; Untyped                                                                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                                ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                                ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                                ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES           ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                                ;
; CBXI_PARAMETER                                 ; mult_3ds      ; Untyped                                                                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                                ;
+------------------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                               ;
; TAP_DISTANCE   ; 12             ; Untyped                                                                                                                                                               ;
; WIDTH          ; 9              ; Untyped                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_76m ; Untyped                                                                                                                                                               ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                 ;
; TAP_DISTANCE   ; 11             ; Untyped                                                                                                                                                                 ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_16m ; Untyped                                                                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                    ;
; TAP_DISTANCE   ; 10             ; Untyped                                                                                                                                    ;
; WIDTH          ; 6              ; Untyped                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_26m ; Untyped                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                             ;
; WIDTH          ; 49             ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                          ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                       ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                       ;
; WIDTH          ; 37             ; Untyped                                                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                                                                                       ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                  ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                               ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                               ;
; WIDTH          ; 95             ; Untyped                                                                                                                                                               ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_c6m ; Untyped                                                                                                                                                               ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 6                                                                                                                                          ;
; Entity Instance                       ; FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult                                       ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 48                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod          ;
;     -- LPM_WIDTHA                     ; 25                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod          ;
;     -- LPM_WIDTHA                     ; 24                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 10                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_1      ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
; Entity Instance                       ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0 ;
;     -- LPM_WIDTHA                     ; 34                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 51                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                       ;
; Entity Instance                           ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                     ;
;     -- WIDTH_A                            ; 9                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                        ;
; Entity Instance            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 12                                                                                                                                                       ;
;     -- WIDTH               ; 9                                                                                                                                                        ;
; Entity Instance            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 11                                                                                                                                                       ;
;     -- WIDTH               ; 4                                                                                                                                                        ;
; Entity Instance            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0                              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                       ;
;     -- WIDTH               ; 6                                                                                                                                                        ;
; Entity Instance            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                        ;
;     -- WIDTH               ; 49                                                                                                                                                       ;
; Entity Instance            ; FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0                           ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                        ;
;     -- WIDTH               ; 37                                                                                                                                                       ;
; Entity Instance            ; FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                        ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                        ;
;     -- WIDTH               ; 95                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 193                         ;
; cycloneiii_ff         ; 1883                        ;
;     SCLR              ; 12                          ;
;     SLD               ; 90                          ;
;     plain             ; 1781                        ;
; cycloneiii_lcell_comb ; 2218                        ;
;     arith             ; 725                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 522                         ;
;     normal            ; 1493                        ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 52                          ;
;         2 data inputs ; 170                         ;
;         3 data inputs ; 741                         ;
;         4 data inputs ; 491                         ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_ram_block  ; 209                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 1.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 09 11:07:56 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPU -c FPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 22 design units, including 22 entities, in source file fpu_add.v
    Info (12023): Found entity 1: FPU_add_altbarrel_shift_s4e File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 50
    Info (12023): Found entity 2: FPU_add_altbarrel_shift_28g File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 115
    Info (12023): Found entity 3: FPU_add_altpriority_encoder_3e8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 212
    Info (12023): Found entity 4: FPU_add_altpriority_encoder_6e8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 231
    Info (12023): Found entity 5: FPU_add_altpriority_encoder_be8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 264
    Info (12023): Found entity 6: FPU_add_altpriority_encoder_3v7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 309
    Info (12023): Found entity 7: FPU_add_altpriority_encoder_6v7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 325
    Info (12023): Found entity 8: FPU_add_altpriority_encoder_bv7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 353
    Info (12023): Found entity 9: FPU_add_altpriority_encoder_uv8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 381
    Info (12023): Found entity 10: FPU_add_altpriority_encoder_ue9 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 413
    Info (12023): Found entity 11: FPU_add_altpriority_encoder_ou8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 446
    Info (12023): Found entity 12: FPU_add_altpriority_encoder_nh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 519
    Info (12023): Found entity 13: FPU_add_altpriority_encoder_qh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 538
    Info (12023): Found entity 14: FPU_add_altpriority_encoder_vh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 571
    Info (12023): Found entity 15: FPU_add_altpriority_encoder_ii9 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 604
    Info (12023): Found entity 16: FPU_add_altpriority_encoder_n28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 653
    Info (12023): Found entity 17: FPU_add_altpriority_encoder_q28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 669
    Info (12023): Found entity 18: FPU_add_altpriority_encoder_v28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 697
    Info (12023): Found entity 19: FPU_add_altpriority_encoder_i39 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 725
    Info (12023): Found entity 20: FPU_add_altpriority_encoder_cna File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 753
    Info (12023): Found entity 21: FPU_add_altfp_add_sub_c6j File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 806
    Info (12023): Found entity 22: FPU_add File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 3308
Info (12021): Found 22 design units, including 22 entities, in source file fpu_sub.v
    Info (12023): Found entity 1: FPU_sub_altbarrel_shift_s4e File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 50
    Info (12023): Found entity 2: FPU_sub_altbarrel_shift_28g File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 115
    Info (12023): Found entity 3: FPU_sub_altpriority_encoder_3e8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 212
    Info (12023): Found entity 4: FPU_sub_altpriority_encoder_6e8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 231
    Info (12023): Found entity 5: FPU_sub_altpriority_encoder_be8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 264
    Info (12023): Found entity 6: FPU_sub_altpriority_encoder_3v7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 309
    Info (12023): Found entity 7: FPU_sub_altpriority_encoder_6v7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 325
    Info (12023): Found entity 8: FPU_sub_altpriority_encoder_bv7 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 353
    Info (12023): Found entity 9: FPU_sub_altpriority_encoder_uv8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 381
    Info (12023): Found entity 10: FPU_sub_altpriority_encoder_ue9 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 413
    Info (12023): Found entity 11: FPU_sub_altpriority_encoder_ou8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 446
    Info (12023): Found entity 12: FPU_sub_altpriority_encoder_nh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 519
    Info (12023): Found entity 13: FPU_sub_altpriority_encoder_qh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 538
    Info (12023): Found entity 14: FPU_sub_altpriority_encoder_vh8 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 571
    Info (12023): Found entity 15: FPU_sub_altpriority_encoder_ii9 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 604
    Info (12023): Found entity 16: FPU_sub_altpriority_encoder_n28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 653
    Info (12023): Found entity 17: FPU_sub_altpriority_encoder_q28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 669
    Info (12023): Found entity 18: FPU_sub_altpriority_encoder_v28 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 697
    Info (12023): Found entity 19: FPU_sub_altpriority_encoder_i39 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 725
    Info (12023): Found entity 20: FPU_sub_altpriority_encoder_cna File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 753
    Info (12023): Found entity 21: FPU_sub_altfp_add_sub_d7j File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 806
    Info (12023): Found entity 22: FPU_sub File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 3308
Info (12021): Found 3 design units, including 3 entities, in source file fpu_div.v
    Info (12023): Found entity 1: FPU_div_altfp_div_pst_ire File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 50
    Info (12023): Found entity 2: FPU_div_altfp_div_idh File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1541
    Info (12023): Found entity 3: FPU_div File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1575
Info (12021): Found 2 design units, including 2 entities, in source file fpu_mul.v
    Info (12023): Found entity 1: FPU_mul_altfp_mult_3tn File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 46
    Info (12023): Found entity 2: FPU_mul File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 805
Info (12021): Found 1 design units, including 1 entities, in source file fpu.v
    Info (12023): Found entity 1: FPU File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 1
Info (12127): Elaborating entity "FPU" for the top level hierarchy
Info (12128): Elaborating entity "FPU_add" for hierarchy "FPU_add:u_FPU_add" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 17
Info (12128): Elaborating entity "FPU_add_altfp_add_sub_c6j" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 3326
Info (12128): Elaborating entity "FPU_add_altbarrel_shift_s4e" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_s4e:lbarrel_shift" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 1484
Info (12128): Elaborating entity "FPU_add_altbarrel_shift_28g" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altbarrel_shift_28g:rbarrel_shift" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 1492
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_ou8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 1499
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_uv8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 477
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_be8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_be8:altpriority_encoder10" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 396
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_6e8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_be8:altpriority_encoder10|FPU_add_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 282
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_3e8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_be8:altpriority_encoder10|FPU_add_altpriority_encoder_6e8:altpriority_encoder11|FPU_add_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 249
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_bv7" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 400
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_6v7" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_bv7:altpriority_encoder9|FPU_add_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 367
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_3v7" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_uv8:altpriority_encoder7|FPU_add_altpriority_encoder_bv7:altpriority_encoder9|FPU_add_altpriority_encoder_6v7:altpriority_encoder15|FPU_add_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 339
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_ue9" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_add_altpriority_encoder_ue9:altpriority_encoder8" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 482
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_cna" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 1506
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_ii9" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 785
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_vh8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 622
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_qh8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23|FPU_add_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 589
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_nh8" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_ii9:altpriority_encoder21|FPU_add_altpriority_encoder_vh8:altpriority_encoder23|FPU_add_altpriority_encoder_qh8:altpriority_encoder25|FPU_add_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 556
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_i39" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_i39:altpriority_encoder22" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 789
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_v28" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_i39:altpriority_encoder22|FPU_add_altpriority_encoder_v28:altpriority_encoder30" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 744
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_q28" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_i39:altpriority_encoder22|FPU_add_altpriority_encoder_v28:altpriority_encoder30|FPU_add_altpriority_encoder_q28:altpriority_encoder32" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 716
Info (12128): Elaborating entity "FPU_add_altpriority_encoder_n28" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|FPU_add_altpriority_encoder_cna:trailing_zeros_cnt|FPU_add_altpriority_encoder_i39:altpriority_encoder22|FPU_add_altpriority_encoder_v28:altpriority_encoder30|FPU_add_altpriority_encoder_q28:altpriority_encoder32|FPU_add_altpriority_encoder_n28:altpriority_encoder34" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 688
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2478
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2478
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2478
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eqj.tdf
    Info (12023): Found entity 1: add_sub_eqj File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eqj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_eqj" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub1|add_sub_eqj:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2532
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2532
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2532
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_00f.tdf
    Info (12023): Found entity 1: add_sub_00f File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_00f.tdf Line: 22
Info (12128): Elaborating entity "add_sub_00f" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub3|add_sub_00f:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2557
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2557
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2557
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2ve.tdf
    Info (12023): Found entity 1: add_sub_2ve File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_2ve.tdf Line: 22
Info (12128): Elaborating entity "add_sub_2ve" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub4|add_sub_2ve:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2582
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2582
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2582
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpj.tdf
    Info (12023): Found entity 1: add_sub_dpj File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_dpj.tdf Line: 25
Info (12128): Elaborating entity "add_sub_dpj" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:add_sub5|add_sub_dpj:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2626
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2626
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2626
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eij.tdf
    Info (12023): Found entity 1: add_sub_eij File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_eij.tdf Line: 25
Info (12128): Elaborating entity "add_sub_eij" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_lower|add_sub_eij:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2644
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2644
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2644
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf
    Info (12023): Found entity 1: add_sub_j3j File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_j3j.tdf Line: 25
Info (12128): Elaborating entity "add_sub_j3j" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_j3j:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2662
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2662
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_2comp_res_upper1" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2662
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
    Info (12134): Parameter "lpm_hint" = "USE_WYS=ON"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2742
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2742
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2742
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ff.tdf
    Info (12023): Found entity 1: add_sub_8ff File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_8ff.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8ff" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ff:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2767
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2767
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2767
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hnf.tdf
    Info (12023): Found entity 1: add_sub_hnf File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hnf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hnf" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hnf:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2793
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2793
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_add.v Line: 2793
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_leg.tdf
    Info (12023): Found entity 1: cmpr_leg File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_leg.tdf Line: 22
Info (12128): Elaborating entity "cmpr_leg" for hierarchy "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_leg:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "FPU_sub" for hierarchy "FPU_sub:u_FPU_sub" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 25
Info (12128): Elaborating entity "FPU_sub_altfp_add_sub_d7j" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 3326
Info (12128): Elaborating entity "FPU_sub_altbarrel_shift_s4e" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_s4e:lbarrel_shift" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 1484
Info (12128): Elaborating entity "FPU_sub_altbarrel_shift_28g" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altbarrel_shift_28g:rbarrel_shift" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 1492
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_ou8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 1499
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_uv8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 477
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_be8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_be8:altpriority_encoder10" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 396
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_6e8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_be8:altpriority_encoder10|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 282
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_3e8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_be8:altpriority_encoder10|FPU_sub_altpriority_encoder_6e8:altpriority_encoder11|FPU_sub_altpriority_encoder_3e8:altpriority_encoder13" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 249
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_bv7" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 400
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_6v7" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 367
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_3v7" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_uv8:altpriority_encoder7|FPU_sub_altpriority_encoder_bv7:altpriority_encoder9|FPU_sub_altpriority_encoder_6v7:altpriority_encoder15|FPU_sub_altpriority_encoder_3v7:altpriority_encoder17" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 339
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_ue9" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_ou8:leading_zeroes_cnt|FPU_sub_altpriority_encoder_ue9:altpriority_encoder8" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 482
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_cna" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 1506
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_ii9" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 785
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_vh8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 622
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_qh8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 589
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_nh8" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_ii9:altpriority_encoder21|FPU_sub_altpriority_encoder_vh8:altpriority_encoder23|FPU_sub_altpriority_encoder_qh8:altpriority_encoder25|FPU_sub_altpriority_encoder_nh8:altpriority_encoder27" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 556
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_i39" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_i39:altpriority_encoder22" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 789
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_v28" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_i39:altpriority_encoder22|FPU_sub_altpriority_encoder_v28:altpriority_encoder30" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 744
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_q28" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_i39:altpriority_encoder22|FPU_sub_altpriority_encoder_v28:altpriority_encoder30|FPU_sub_altpriority_encoder_q28:altpriority_encoder32" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 716
Info (12128): Elaborating entity "FPU_sub_altpriority_encoder_n28" for hierarchy "FPU_sub:u_FPU_sub|FPU_sub_altfp_add_sub_d7j:FPU_sub_altfp_add_sub_d7j_component|FPU_sub_altpriority_encoder_cna:trailing_zeros_cnt|FPU_sub_altpriority_encoder_i39:altpriority_encoder22|FPU_sub_altpriority_encoder_v28:altpriority_encoder30|FPU_sub_altpriority_encoder_q28:altpriority_encoder32|FPU_sub_altpriority_encoder_n28:altpriority_encoder34" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_sub.v Line: 688
Info (12128): Elaborating entity "FPU_mul" for hierarchy "FPU_mul:u_FPU_mul" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 33
Info (12128): Elaborating entity "FPU_mul_altfp_mult_3tn" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 823
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 670
Info (12130): Elaborated megafunction instantiation "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 670
Info (12133): Instantiated megafunction "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 670
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hge.tdf
    Info (12023): Found entity 1: add_sub_hge File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hge.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hge" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_add_adder|add_sub_hge:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 694
Info (12130): Elaborated megafunction instantiation "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 694
Info (12133): Instantiated megafunction "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 694
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_68c.tdf
    Info (12023): Found entity 1: add_sub_68c File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_68c.tdf Line: 22
Info (12128): Elaborating entity "add_sub_68c" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_adj_adder|add_sub_68c:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 718
Info (12130): Elaborated megafunction instantiation "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 718
Info (12133): Instantiated megafunction "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 718
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pkg.tdf
    Info (12023): Found entity 1: add_sub_pkg File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_pkg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pkg" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:exp_bias_subtr|add_sub_pkg:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 744
Info (12130): Elaborated megafunction instantiation "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 744
Info (12133): Instantiated megafunction "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 744
    Info (12134): Parameter "lpm_pipeline" = "0"
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_itb.tdf
    Info (12023): Found entity 1: add_sub_itb File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_itb.tdf Line: 22
Info (12128): Elaborating entity "add_sub_itb" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_add_sub:man_round_adder|add_sub_itb:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 766
Info (12130): Elaborated megafunction instantiation "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 766
Info (12133): Instantiated megafunction "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_mul.v Line: 766
    Info (12134): Parameter "lpm_pipeline" = "5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "48"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1ks.tdf
    Info (12023): Found entity 1: mult_1ks File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_1ks.tdf Line: 35
Info (12128): Elaborating entity "mult_1ks" for hierarchy "FPU_mul:u_FPU_mul|FPU_mul_altfp_mult_3tn:FPU_mul_altfp_mult_3tn_component|lpm_mult:man_product2_mult|mult_1ks:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "FPU_div" for hierarchy "FPU_div:u_FPU_div" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU.v Line: 41
Info (12128): Elaborating entity "FPU_div_altfp_div_idh" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1593
Info (12128): Elaborating entity "FPU_div_altfp_div_pst_ire" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1563
Info (12128): Elaborating entity "altsyncram" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 308
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 308
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 308
    Info (12134): Parameter "init_file" = "FPU_div.hex"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q3p.tdf
    Info (12023): Found entity 1: altsyncram_q3p File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_q3p.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q3p" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_q3p:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1231
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1231
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1231
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_toi.tdf
    Info (12023): Found entity 1: add_sub_toi File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_toi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_toi" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_toi:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1257
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1257
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1257
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ath.tdf
    Info (12023): Found entity 1: add_sub_ath File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_ath.tdf Line: 22
Info (12128): Elaborating entity "add_sub_ath" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_ath:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1283
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1283
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1283
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "31"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hfi.tdf
    Info (12023): Found entity 1: add_sub_hfi File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_hfi.tdf Line: 22
Info (12128): Elaborating entity "add_sub_hfi" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_hfi:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1309
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1309
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1309
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "50"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p5i.tdf
    Info (12023): Found entity 1: add_sub_p5i File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_p5i.tdf Line: 22
Info (12128): Elaborating entity "add_sub_p5i" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_add_sub:remainder_sub_0|add_sub_p5i:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1336
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1336
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1336
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cng.tdf
    Info (12023): Found entity 1: cmpr_cng File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_cng.tdf Line: 22
Info (12128): Elaborating entity "cmpr_cng" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_compare:cmpr2|cmpr_cng:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1358
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1358
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1358
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "25"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "35"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tcs.tdf
    Info (12023): Found entity 1: mult_tcs File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_tcs.tdf Line: 32
Info (12128): Elaborating entity "mult_tcs" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:a1_prod|mult_tcs:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1384
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1384
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1384
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "24"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rcs.tdf
    Info (12023): Found entity 1: mult_rcs File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_rcs.tdf Line: 32
Info (12128): Elaborating entity "mult_rcs" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:b1_prod|mult_rcs:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1410
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1410
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1410
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "17"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "34"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2ds.tdf
    Info (12023): Found entity 1: mult_2ds File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_2ds.tdf Line: 28
Info (12128): Elaborating entity "mult_2ds" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:q_partial_0|mult_2ds:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "lpm_mult" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1462
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0" File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1462
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0" with the following parameter: File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/FPU_div.v Line: 1462
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_widtha" = "34"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "51"
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3ds.tdf
    Info (12023): Found entity 1: mult_3ds File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/mult_3ds.tdf Line: 32
Info (12128): Elaborating entity "mult_3ds" for hierarchy "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_3ds:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (13014): Ignored 326 buffer(s)
    Info (13019): Ignored 326 SOFT buffer(s)
Info (19000): Inferred 6 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|exp_result_dffe_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 12
        Info (286033): Parameter WIDTH set to 9
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|a_zero_b_not_dffe_2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 4
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|input_is_infinite_dffe1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|quotient_j_dffe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 49
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|man_res_is_not_zero_dffe31_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 37
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|sign_pipe_dffe_11_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 95
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0"
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "12"
    Info (12134): Parameter "WIDTH" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_76m.tdf
    Info (12023): Found entity 1: shift_taps_76m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_76m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vd81.tdf
    Info (12023): Found entity 1: altsyncram_vd81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_vd81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fqf.tdf
    Info (12023): Found entity 1: cntr_fqf File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_fqf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jgc.tdf
    Info (12023): Found entity 1: cmpr_jgc File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_jgc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0"
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:a_zero_b_not_dffe_2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_16m.tdf
    Info (12023): Found entity 1: shift_taps_16m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_16m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf
    Info (12023): Found entity 1: altsyncram_5b81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_5b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_7pf.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0"
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:input_is_infinite_dffe1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_26m.tdf
    Info (12023): Found entity 1: shift_taps_26m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_26m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf
    Info (12023): Found entity 1: altsyncram_6b81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_6b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5pf.tdf
    Info (12023): Found entity 1: cntr_5pf File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_5pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0"
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:quotient_j_dffe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "49"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_e6m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9e81.tdf
    Info (12023): Found entity 1: altsyncram_9e81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_9e81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0pf.tdf
    Info (12023): Found entity 1: cntr_0pf File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_0pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0"
Info (12133): Instantiated megafunction "FPU_add:u_FPU_add|FPU_add_altfp_add_sub_c6j:FPU_add_altfp_add_sub_c6j_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "37"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_96m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf
    Info (12023): Found entity 1: altsyncram_td81 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_td81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tof.tdf
    Info (12023): Found entity 1: cntr_tof File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_tof.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0"
Info (12133): Instantiated megafunction "FPU_div:u_FPU_div|FPU_div_altfp_div_idh:FPU_div_altfp_div_idh_component|FPU_div_altfp_div_pst_ire:altfp_div_pst1|altshift_taps:sign_pipe_dffe_11_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "95"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf
    Info (12023): Found entity 1: shift_taps_c6m File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/shift_taps_c6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_al31.tdf
    Info (12023): Found entity 1: altsyncram_al31 File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/altsyncram_al31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf
    Info (12023): Found entity 1: add_sub_r3e File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/add_sub_r3e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf
    Info (12023): Found entity 1: cntr_vof File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cntr_vof.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf
    Info (12023): Found entity 1: cmpr_hgc File: C:/Users/TNB/Desktop/FPGA/experiment/experiment_01_FPU_IP/db/cmpr_hgc.tdf Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3230 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 65 input pins
    Info (21059): Implemented 128 output pins
    Info (21061): Implemented 2805 logic cells
    Info (21064): Implemented 209 RAM segments
    Info (21062): Implemented 23 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Sun May 09 11:08:20 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:34


