#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 15 15:39:45 2020
# Process ID: 2720
# Current directory: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv
# Command line: vivado
# Log file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/vivado.log
# Journal file: /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/vivado.jou
#-----------------------------------------------------------
start_gui
create_project KC705_vta_riscV /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/KC705_vta_riscV -part xc7k325tffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
set_property board_part xilinx.com:kc705:part0:1.5 [current_project]
add_files {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_generate.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/cxx/common/dpi_host_behav.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_32K_64.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/stubs.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_clock_divider.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen8.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ascii_code.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/config.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rx_delay.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_7.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/periph_soc.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_bus.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/sd_verilator_model.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_tx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_keyboard.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/cxx/common/globals.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/mii_to_rmii_0_open.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/eth_lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_defines.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/spi_wrapper.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_cmd_serial_host.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_data_serial_host.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/host_behav.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top_dummy.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/nasti_ram_behav.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/nasti_ram_sim.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_defines.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_edited.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rachelset.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/nasti_channel.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_rx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/nasti_ram_dummy.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.fpga_srams.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/chip_top_tb.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_translation_table.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/SimJTAG_xilinx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/verilog/host_behav_dummy.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/cxx/common/dpi_ram_behav.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/test/cxx/common/elf.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/uart.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_16.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/debug_system.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/consts.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/my_fifo.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top_mii.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
delete_fileset sim_1
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
add_files -norecurse {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/config.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.h /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/consts.vh /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_defines.h}
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/config.vh' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.h' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/consts.vh' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_defines.h' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_edited.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_generate.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/nasti_channel.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rachelset.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_32K_64.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_clock_divider.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/stubs.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ascii_code.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen8.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rx_delay.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_rx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_7.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.fpga_srams.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/periph_soc.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_bus.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_tx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/SimJTAG_xilinx.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_keyboard.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_translation_table.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/mii_to_rmii_0_open.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/eth_lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_defines.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/spi_wrapper.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_cmd_serial_host.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_data_serial_host.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top_dummy.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/uart.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/lfsr.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_16.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/debug_system.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/my_fifo.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2.v /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top_mii.sv /home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen.v}
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_edited.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fpga_srams_generate.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/nasti_channel.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rachelset.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_32K_64.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_clock_divider.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/stubs.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ascii_code.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen8.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/rx_delay.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_rx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_7.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.fpga_srams.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/periph_soc.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_bus.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/fstore2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/axis_gmii_tx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/generated-src/freechips.rocketchip.system.DefaultConfig.behav_srams.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/SimJTAG_xilinx.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_keyboard.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_translation_table.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/mii_to_rmii_0_open.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/eth_lfsr.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2_defines.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/spi_wrapper.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_cmd_serial_host.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_data_serial_host.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/chip_top_dummy.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/uart.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/lfsr.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/sd_crc_16.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/debug_system.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/my_fifo.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/ps2.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/framing_top_mii.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/uho/workspace/lowriscv_chip/HW/project_vta-riscv/src_all/src/main/verilog/dualmem_widen.v' cannot be added to the project because it already exists in the project, skipping this file
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 15 16:24:08 2020...
