
KETI_Mobius_EndDiv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002674  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002838  08002838  00012838  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080028c8  080028c8  000128c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080028cc  080028cc  000128cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000528  20000000  080028d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002ec  20000528  08002df8  00020528  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000814  08002df8  00020814  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020528  2**0
                  CONTENTS, READONLY
  9 .debug_line   00005306  00000000  00000000  00020558  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000e5bd  00000000  00000000  0002585e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002424  00000000  00000000  00033e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000958  00000000  00000000  00036240  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ee8  00000000  00000000  00036b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007891  00000000  00000000  00037a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000035d6  00000000  00000000  0003f311  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  000428e7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001c38  00000000  00000000  00042968  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000528 	.word	0x20000528
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002820 	.word	0x08002820

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000052c 	.word	0x2000052c
 8000200:	08002820 	.word	0x08002820

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000214:	f8df d034 	ldr.w	sp, [pc, #52]	; 800024c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000218:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800021a:	e003      	b.n	8000224 <LoopCopyDataInit>

0800021c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800021c:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800021e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000220:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000222:	3104      	adds	r1, #4

08000224 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000224:	480b      	ldr	r0, [pc, #44]	; (8000254 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000226:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000228:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800022a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800022c:	d3f6      	bcc.n	800021c <CopyDataInit>
  ldr  r2, =_sbss
 800022e:	4a0b      	ldr	r2, [pc, #44]	; (800025c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000230:	e002      	b.n	8000238 <LoopFillZerobss>

08000232 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000232:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000234:	f842 3b04 	str.w	r3, [r2], #4

08000238 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000238:	4b09      	ldr	r3, [pc, #36]	; (8000260 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800023a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800023c:	d3f9      	bcc.n	8000232 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800023e:	f000 f813 	bl	8000268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000242:	f001 ff57 	bl	80020f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000246:	f001 fb75 	bl	8001934 <main>
  bx  lr    
 800024a:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800024c:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000250:	080028d0 	.word	0x080028d0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000254:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000258:	20000528 	.word	0x20000528
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800025c:	20000528 	.word	0x20000528
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000260:	20000814 	.word	0x20000814

08000264 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000264:	e7fe      	b.n	8000264 <ADC_IRQHandler>
	...

08000268 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000268:	490f      	ldr	r1, [pc, #60]	; (80002a8 <SystemInit+0x40>)
 800026a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800026e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000276:	4b0d      	ldr	r3, [pc, #52]	; (80002ac <SystemInit+0x44>)
 8000278:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800027a:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800027c:	f042 0201 	orr.w	r2, r2, #1
 8000280:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000282:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800028a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800028e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000290:	4a07      	ldr	r2, [pc, #28]	; (80002b0 <SystemInit+0x48>)
 8000292:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800029a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800029c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800029e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80002a2:	608b      	str	r3, [r1, #8]
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	e000ed00 	.word	0xe000ed00
 80002ac:	40023800 	.word	0x40023800
 80002b0:	24003010 	.word	0x24003010

080002b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002b4:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002b6:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <HAL_InitTick+0x24>)
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002b8:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80002ba:	6818      	ldr	r0, [r3, #0]
 80002bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80002c4:	f000 f892 	bl	80003ec <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80002c8:	2200      	movs	r2, #0
 80002ca:	4621      	mov	r1, r4
 80002cc:	f04f 30ff 	mov.w	r0, #4294967295
 80002d0:	f000 f84c 	bl	800036c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 80002d4:	2000      	movs	r0, #0
 80002d6:	bd10      	pop	{r4, pc}
 80002d8:	20000000 	.word	0x20000000

080002dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002dc:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80002de:	4b0b      	ldr	r3, [pc, #44]	; (800030c <HAL_Init+0x30>)
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80002e6:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80002e8:	681a      	ldr	r2, [r3, #0]
 80002ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80002ee:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002f0:	681a      	ldr	r2, [r3, #0]
 80002f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80002f6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002f8:	2003      	movs	r0, #3
 80002fa:	f000 f825 	bl	8000348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002fe:	2000      	movs	r0, #0
 8000300:	f7ff ffd8 	bl	80002b4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000304:	f001 fccc 	bl	8001ca0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8000308:	2000      	movs	r0, #0
 800030a:	bd08      	pop	{r3, pc}
 800030c:	40023c00 	.word	0x40023c00

08000310 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000310:	4a02      	ldr	r2, [pc, #8]	; (800031c <HAL_IncTick+0xc>)
 8000312:	6813      	ldr	r3, [r2, #0]
 8000314:	3301      	adds	r3, #1
 8000316:	6013      	str	r3, [r2, #0]
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	20000584 	.word	0x20000584

08000320 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <HAL_GetTick+0x8>)
 8000322:	6818      	ldr	r0, [r3, #0]
}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	20000584 	.word	0x20000584

0800032c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800032c:	b513      	push	{r0, r1, r4, lr}
 800032e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000330:	f7ff fff6 	bl	8000320 <HAL_GetTick>
 8000334:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000336:	f7ff fff3 	bl	8000320 <HAL_GetTick>
 800033a:	9b01      	ldr	r3, [sp, #4]
 800033c:	1b00      	subs	r0, r0, r4
 800033e:	4298      	cmp	r0, r3
 8000340:	d3f9      	bcc.n	8000336 <HAL_Delay+0xa>
  {
  }
}
 8000342:	b002      	add	sp, #8
 8000344:	bd10      	pop	{r4, pc}
	...

08000348 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000348:	4a07      	ldr	r2, [pc, #28]	; (8000368 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800034a:	68d3      	ldr	r3, [r2, #12]
 800034c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000350:	041b      	lsls	r3, r3, #16
 8000352:	0c1b      	lsrs	r3, r3, #16
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000358:	0200      	lsls	r0, r0, #8
 800035a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000362:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000364:	60d3      	str	r3, [r2, #12]
 8000366:	4770      	bx	lr
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800036c:	4b17      	ldr	r3, [pc, #92]	; (80003cc <HAL_NVIC_SetPriority+0x60>)
 800036e:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000370:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000374:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000376:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800037a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800037c:	2c04      	cmp	r4, #4
 800037e:	bf28      	it	cs
 8000380:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000382:	2d06      	cmp	r5, #6

  return (
 8000384:	f04f 0501 	mov.w	r5, #1
 8000388:	fa05 f404 	lsl.w	r4, r5, r4
 800038c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000390:	bf8c      	ite	hi
 8000392:	3b03      	subhi	r3, #3
 8000394:	2300      	movls	r3, #0

  return (
 8000396:	400c      	ands	r4, r1
 8000398:	409c      	lsls	r4, r3
 800039a:	fa05 f303 	lsl.w	r3, r5, r3
 800039e:	3b01      	subs	r3, #1
 80003a0:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80003a2:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80003a4:	ea42 0204 	orr.w	r2, r2, r4
 80003a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ac:	bfaf      	iteee	ge
 80003ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b2:	f000 000f 	andlt.w	r0, r0, #15
 80003b6:	4b06      	ldrlt	r3, [pc, #24]	; (80003d0 <HAL_NVIC_SetPriority+0x64>)
 80003b8:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ba:	bfa5      	ittet	ge
 80003bc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80003c0:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c2:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	bf00      	nop
 80003cc:	e000ed00 	.word	0xe000ed00
 80003d0:	e000ed14 	.word	0xe000ed14

080003d4 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80003d4:	0942      	lsrs	r2, r0, #5
 80003d6:	2301      	movs	r3, #1
 80003d8:	f000 001f 	and.w	r0, r0, #31
 80003dc:	fa03 f000 	lsl.w	r0, r3, r0
 80003e0:	4b01      	ldr	r3, [pc, #4]	; (80003e8 <HAL_NVIC_EnableIRQ+0x14>)
 80003e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80003e6:	4770      	bx	lr
 80003e8:	e000e100 	.word	0xe000e100

080003ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003ec:	3801      	subs	r0, #1
 80003ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003f2:	d20a      	bcs.n	800040a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003f6:	4a07      	ldr	r2, [pc, #28]	; (8000414 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003f8:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003fa:	21f0      	movs	r1, #240	; 0xf0
 80003fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000400:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000402:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000404:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	e000e010 	.word	0xe000e010
 8000414:	e000ed00 	.word	0xe000ed00

08000418 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000418:	4b04      	ldr	r3, [pc, #16]	; (800042c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800041a:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800041c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800041e:	bf0c      	ite	eq
 8000420:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000424:	f022 0204 	bicne.w	r2, r2, #4
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	4770      	bx	lr
 800042c:	e000e010 	.word	0xe000e010

08000430 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000430:	4770      	bx	lr

08000432 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000432:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000434:	f7ff fffc 	bl	8000430 <HAL_SYSTICK_Callback>
 8000438:	bd08      	pop	{r3, pc}

0800043a <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800043a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800043e:	2b02      	cmp	r3, #2
 8000440:	d003      	beq.n	800044a <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000442:	2380      	movs	r3, #128	; 0x80
 8000444:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000446:	2001      	movs	r0, #1
 8000448:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800044a:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800044c:	2305      	movs	r3, #5
 800044e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000452:	6813      	ldr	r3, [r2, #0]
 8000454:	f023 0301 	bic.w	r3, r3, #1
 8000458:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800045a:	2000      	movs	r0, #0
}
 800045c:	4770      	bx	lr
	...

08000460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000464:	4f67      	ldr	r7, [pc, #412]	; (8000604 <HAL_GPIO_Init+0x1a4>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000466:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000468:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800060c <HAL_GPIO_Init+0x1ac>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046c:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8000610 <HAL_GPIO_Init+0x1b0>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000470:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000472:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000474:	9301      	str	r3, [sp, #4]
 8000476:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8000478:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800047a:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800047c:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 800047e:	ea34 0303 	bics.w	r3, r4, r3
 8000482:	f040 80b7 	bne.w	80005f4 <HAL_GPIO_Init+0x194>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000486:	684d      	ldr	r5, [r1, #4]
 8000488:	f025 0a10 	bic.w	sl, r5, #16
 800048c:	f1ba 0f02 	cmp.w	sl, #2
 8000490:	d114      	bne.n	80004bc <HAL_GPIO_Init+0x5c>
 8000492:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8000496:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800049a:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800049e:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80004a2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80004a6:	230f      	movs	r3, #15
 80004a8:	fa03 f30b 	lsl.w	r3, r3, fp
 80004ac:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80004b0:	690b      	ldr	r3, [r1, #16]
 80004b2:	fa03 f30b 	lsl.w	r3, r3, fp
 80004b6:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 80004b8:	f8c9 3020 	str.w	r3, [r9, #32]
 80004bc:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004c0:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004c4:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004c6:	fa09 f90b 	lsl.w	r9, r9, fp
 80004ca:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004ce:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80004d2:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004d6:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004da:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004de:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004e0:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 80004e4:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004e6:	d80f      	bhi.n	8000508 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80004e8:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 80004ea:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80004ec:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80004f0:	fa06 f60b 	lsl.w	r6, r6, fp
 80004f4:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 80004f6:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004f8:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80004fa:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80004fe:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000502:	4096      	lsls	r6, r2
 8000504:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000506:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000508:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800050a:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800050e:	688b      	ldr	r3, [r1, #8]
 8000510:	fa03 f30b 	lsl.w	r3, r3, fp
 8000514:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8000518:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800051a:	00eb      	lsls	r3, r5, #3
 800051c:	d56a      	bpl.n	80005f4 <HAL_GPIO_Init+0x194>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800051e:	2300      	movs	r3, #0
 8000520:	9303      	str	r3, [sp, #12]
 8000522:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000526:	4b38      	ldr	r3, [pc, #224]	; (8000608 <HAL_GPIO_Init+0x1a8>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000528:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800052c:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8000530:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8000534:	f022 0903 	bic.w	r9, r2, #3
 8000538:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 800053c:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000540:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8000544:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000546:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800054a:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800054c:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000550:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8000554:	260f      	movs	r6, #15
 8000556:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800055a:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800055c:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000560:	d018      	beq.n	8000594 <HAL_GPIO_Init+0x134>
 8000562:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000566:	4298      	cmp	r0, r3
 8000568:	d016      	beq.n	8000598 <HAL_GPIO_Init+0x138>
 800056a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800056e:	4298      	cmp	r0, r3
 8000570:	d014      	beq.n	800059c <HAL_GPIO_Init+0x13c>
 8000572:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000576:	4298      	cmp	r0, r3
 8000578:	d012      	beq.n	80005a0 <HAL_GPIO_Init+0x140>
 800057a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800057e:	4298      	cmp	r0, r3
 8000580:	d010      	beq.n	80005a4 <HAL_GPIO_Init+0x144>
 8000582:	4540      	cmp	r0, r8
 8000584:	d010      	beq.n	80005a8 <HAL_GPIO_Init+0x148>
 8000586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800058a:	4298      	cmp	r0, r3
 800058c:	bf14      	ite	ne
 800058e:	2307      	movne	r3, #7
 8000590:	2306      	moveq	r3, #6
 8000592:	e00a      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 8000594:	2300      	movs	r3, #0
 8000596:	e008      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 8000598:	2301      	movs	r3, #1
 800059a:	e006      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 800059c:	2302      	movs	r3, #2
 800059e:	e004      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 80005a0:	2303      	movs	r3, #3
 80005a2:	e002      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 80005a4:	2304      	movs	r3, #4
 80005a6:	e000      	b.n	80005aa <HAL_GPIO_Init+0x14a>
 80005a8:	2305      	movs	r3, #5
 80005aa:	fa03 f30a 	lsl.w	r3, r3, sl
 80005ae:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80005b0:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80005b4:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 80005b6:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005b8:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 80005bc:	bf0c      	ite	eq
 80005be:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 80005c0:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 80005c2:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 80005c6:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80005ca:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 80005ce:	bf0c      	ite	eq
 80005d0:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 80005d2:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 80005d4:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80005d6:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005d8:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80005dc:	bf0c      	ite	eq
 80005de:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80005e0:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 80005e2:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 80005e6:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80005ea:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80005ec:	bf54      	ite	pl
 80005ee:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80005f0:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 80005f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80005f4:	3201      	adds	r2, #1
 80005f6:	2a10      	cmp	r2, #16
 80005f8:	f47f af3e 	bne.w	8000478 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 80005fc:	b005      	add	sp, #20
 80005fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000602:	bf00      	nop
 8000604:	40013c00 	.word	0x40013c00
 8000608:	40020000 	.word	0x40020000
 800060c:	40023800 	.word	0x40023800
 8000610:	40021400 	.word	0x40021400

08000614 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000614:	b902      	cbnz	r2, 8000618 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000616:	0409      	lsls	r1, r1, #16
 8000618:	6181      	str	r1, [r0, #24]
 800061a:	4770      	bx	lr

0800061c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800061c:	6943      	ldr	r3, [r0, #20]
 800061e:	4059      	eors	r1, r3
 8000620:	6141      	str	r1, [r0, #20]
 8000622:	4770      	bx	lr

08000624 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000624:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	4b22      	ldr	r3, [pc, #136]	; (80006b4 <HAL_PWREx_EnableOverDrive+0x90>)
 800062c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800062e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000632:	641a      	str	r2, [r3, #64]	; 0x40
 8000634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b01      	ldr	r3, [sp, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800063e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000642:	fa93 f3a3 	rbit	r3, r3
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000646:	fab3 f383 	clz	r3, r3
 800064a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800064e:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	2201      	movs	r2, #1
 8000656:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000658:	f7ff fe62 	bl	8000320 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800065c:	4c16      	ldr	r4, [pc, #88]	; (80006b8 <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 800065e:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000660:	6863      	ldr	r3, [r4, #4]
 8000662:	03da      	lsls	r2, r3, #15
 8000664:	d407      	bmi.n	8000676 <HAL_PWREx_EnableOverDrive+0x52>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000666:	f7ff fe5b 	bl	8000320 <HAL_GetTick>
 800066a:	1b40      	subs	r0, r0, r5
 800066c:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000670:	d9f6      	bls.n	8000660 <HAL_PWREx_EnableOverDrive+0x3c>
    {
      return HAL_TIMEOUT;
 8000672:	2003      	movs	r0, #3
 8000674:	e01b      	b.n	80006ae <HAL_PWREx_EnableOverDrive+0x8a>
 8000676:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800067a:	fa93 f3a3 	rbit	r3, r3
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800067e:	fab3 f383 	clz	r3, r3
 8000682:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000686:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 800068a:	009b      	lsls	r3, r3, #2
 800068c:	2201      	movs	r2, #1
 800068e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000690:	f7ff fe46 	bl	8000320 <HAL_GetTick>

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000694:	4c08      	ldr	r4, [pc, #32]	; (80006b8 <HAL_PWREx_EnableOverDrive+0x94>)
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();
 8000696:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000698:	6863      	ldr	r3, [r4, #4]
 800069a:	039b      	lsls	r3, r3, #14
 800069c:	d406      	bmi.n	80006ac <HAL_PWREx_EnableOverDrive+0x88>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800069e:	f7ff fe3f 	bl	8000320 <HAL_GetTick>
 80006a2:	1b40      	subs	r0, r0, r5
 80006a4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80006a8:	d9f6      	bls.n	8000698 <HAL_PWREx_EnableOverDrive+0x74>
 80006aa:	e7e2      	b.n	8000672 <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80006ac:	2000      	movs	r0, #0
}
 80006ae:	b003      	add	sp, #12
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40007000 	.word	0x40007000

080006bc <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80006bc:	4b55      	ldr	r3, [pc, #340]	; (8000814 <HAL_RCC_ClockConfig+0x158>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	f002 020f 	and.w	r2, r2, #15
 80006c4:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80006c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006ca:	4605      	mov	r5, r0
 80006cc:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80006ce:	d30a      	bcc.n	80006e6 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80006d0:	6829      	ldr	r1, [r5, #0]
 80006d2:	0788      	lsls	r0, r1, #30
 80006d4:	d511      	bpl.n	80006fa <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80006d6:	4850      	ldr	r0, [pc, #320]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 80006d8:	6883      	ldr	r3, [r0, #8]
 80006da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80006de:	68ab      	ldr	r3, [r5, #8]
 80006e0:	4313      	orrs	r3, r2
 80006e2:	6083      	str	r3, [r0, #8]
 80006e4:	e009      	b.n	80006fa <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80006e6:	b2ca      	uxtb	r2, r1
 80006e8:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f003 030f 	and.w	r3, r3, #15
 80006f0:	4299      	cmp	r1, r3
 80006f2:	d0ed      	beq.n	80006d0 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80006f4:	2001      	movs	r0, #1
 80006f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80006fa:	07c9      	lsls	r1, r1, #31
 80006fc:	d406      	bmi.n	800070c <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80006fe:	4b45      	ldr	r3, [pc, #276]	; (8000814 <HAL_RCC_ClockConfig+0x158>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	f002 020f 	and.w	r2, r2, #15
 8000706:	4296      	cmp	r6, r2
 8000708:	d351      	bcc.n	80007ae <HAL_RCC_ClockConfig+0xf2>
 800070a:	e057      	b.n	80007bc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800070c:	686b      	ldr	r3, [r5, #4]
 800070e:	4a42      	ldr	r2, [pc, #264]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 8000710:	2b01      	cmp	r3, #1
 8000712:	d103      	bne.n	800071c <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000714:	6812      	ldr	r2, [r2, #0]
 8000716:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800071a:	e008      	b.n	800072e <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800071c:	1e99      	subs	r1, r3, #2
 800071e:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000720:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8000722:	d802      	bhi.n	800072a <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000724:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000728:	e001      	b.n	800072e <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800072a:	f012 0f02 	tst.w	r2, #2
 800072e:	d0e1      	beq.n	80006f4 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000730:	4c39      	ldr	r4, [pc, #228]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 8000732:	68a2      	ldr	r2, [r4, #8]
 8000734:	f022 0203 	bic.w	r2, r2, #3
 8000738:	4313      	orrs	r3, r2
 800073a:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800073c:	f7ff fdf0 	bl	8000320 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000740:	686b      	ldr	r3, [r5, #4]
 8000742:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000744:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000746:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800074a:	d10c      	bne.n	8000766 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800074c:	68a3      	ldr	r3, [r4, #8]
 800074e:	f003 030c 	and.w	r3, r3, #12
 8000752:	2b04      	cmp	r3, #4
 8000754:	d0d3      	beq.n	80006fe <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000756:	f7ff fde3 	bl	8000320 <HAL_GetTick>
 800075a:	1bc0      	subs	r0, r0, r7
 800075c:	4540      	cmp	r0, r8
 800075e:	d9f5      	bls.n	800074c <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8000760:	2003      	movs	r0, #3
 8000762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000766:	2b02      	cmp	r3, #2
 8000768:	d10a      	bne.n	8000780 <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800076a:	68a3      	ldr	r3, [r4, #8]
 800076c:	f003 030c 	and.w	r3, r3, #12
 8000770:	2b08      	cmp	r3, #8
 8000772:	d0c4      	beq.n	80006fe <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000774:	f7ff fdd4 	bl	8000320 <HAL_GetTick>
 8000778:	1bc0      	subs	r0, r0, r7
 800077a:	4540      	cmp	r0, r8
 800077c:	d9f5      	bls.n	800076a <HAL_RCC_ClockConfig+0xae>
 800077e:	e7ef      	b.n	8000760 <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8000780:	2b03      	cmp	r3, #3
 8000782:	d10f      	bne.n	80007a4 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8000784:	68a3      	ldr	r3, [r4, #8]
 8000786:	f003 030c 	and.w	r3, r3, #12
 800078a:	2b0c      	cmp	r3, #12
 800078c:	d0b7      	beq.n	80006fe <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800078e:	f7ff fdc7 	bl	8000320 <HAL_GetTick>
 8000792:	1bc0      	subs	r0, r0, r7
 8000794:	4540      	cmp	r0, r8
 8000796:	d9f5      	bls.n	8000784 <HAL_RCC_ClockConfig+0xc8>
 8000798:	e7e2      	b.n	8000760 <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800079a:	f7ff fdc1 	bl	8000320 <HAL_GetTick>
 800079e:	1bc0      	subs	r0, r0, r7
 80007a0:	4540      	cmp	r0, r8
 80007a2:	d8dd      	bhi.n	8000760 <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80007a4:	68a3      	ldr	r3, [r4, #8]
 80007a6:	f013 0f0c 	tst.w	r3, #12
 80007aa:	d1f6      	bne.n	800079a <HAL_RCC_ClockConfig+0xde>
 80007ac:	e7a7      	b.n	80006fe <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80007ae:	b2f2      	uxtb	r2, r6
 80007b0:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f003 030f 	and.w	r3, r3, #15
 80007b8:	429e      	cmp	r6, r3
 80007ba:	d19b      	bne.n	80006f4 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80007bc:	6829      	ldr	r1, [r5, #0]
 80007be:	074a      	lsls	r2, r1, #29
 80007c0:	d506      	bpl.n	80007d0 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80007c2:	4815      	ldr	r0, [pc, #84]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 80007c4:	6883      	ldr	r3, [r0, #8]
 80007c6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80007ca:	68eb      	ldr	r3, [r5, #12]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80007d0:	070b      	lsls	r3, r1, #28
 80007d2:	d507      	bpl.n	80007e4 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80007d4:	4a10      	ldr	r2, [pc, #64]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 80007d6:	6929      	ldr	r1, [r5, #16]
 80007d8:	6893      	ldr	r3, [r2, #8]
 80007da:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80007de:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80007e2:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80007e4:	f000 f9d6 	bl	8000b94 <HAL_RCC_GetSysClockFreq>
 80007e8:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <HAL_RCC_ClockConfig+0x15c>)
 80007ea:	22f0      	movs	r2, #240	; 0xf0
 80007ec:	689b      	ldr	r3, [r3, #8]
 80007ee:	fa92 f2a2 	rbit	r2, r2
 80007f2:	fab2 f282 	clz	r2, r2
 80007f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80007fa:	40d3      	lsrs	r3, r2
 80007fc:	4a07      	ldr	r2, [pc, #28]	; (800081c <HAL_RCC_ClockConfig+0x160>)
 80007fe:	5cd3      	ldrb	r3, [r2, r3]
 8000800:	40d8      	lsrs	r0, r3
 8000802:	4b07      	ldr	r3, [pc, #28]	; (8000820 <HAL_RCC_ClockConfig+0x164>)
 8000804:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000806:	2000      	movs	r0, #0
 8000808:	f7ff fd54 	bl	80002b4 <HAL_InitTick>
  
  return HAL_OK;
 800080c:	2000      	movs	r0, #0
}
 800080e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000812:	bf00      	nop
 8000814:	40023c00 	.word	0x40023c00
 8000818:	40023800 	.word	0x40023800
 800081c:	08002838 	.word	0x08002838
 8000820:	20000000 	.word	0x20000000

08000824 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000824:	4b01      	ldr	r3, [pc, #4]	; (800082c <HAL_RCC_GetHCLKFreq+0x8>)
 8000826:	6818      	ldr	r0, [r3, #0]
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	20000000 	.word	0x20000000

08000830 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8000830:	4b08      	ldr	r3, [pc, #32]	; (8000854 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000832:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	fa92 f2a2 	rbit	r2, r2
 800083c:	fab2 f282 	clz	r2, r2
 8000840:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000844:	40d3      	lsrs	r3, r2
 8000846:	4a04      	ldr	r2, [pc, #16]	; (8000858 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000848:	5cd3      	ldrb	r3, [r2, r3]
 800084a:	4a04      	ldr	r2, [pc, #16]	; (800085c <HAL_RCC_GetPCLK1Freq+0x2c>)
 800084c:	6810      	ldr	r0, [r2, #0]
}
 800084e:	40d8      	lsrs	r0, r3
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	40023800 	.word	0x40023800
 8000858:	08002838 	.word	0x08002838
 800085c:	20000000 	.word	0x20000000

08000860 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000862:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	fa92 f2a2 	rbit	r2, r2
 800086c:	fab2 f282 	clz	r2, r2
 8000870:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000874:	40d3      	lsrs	r3, r2
 8000876:	4a04      	ldr	r2, [pc, #16]	; (8000888 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000878:	5cd3      	ldrb	r3, [r2, r3]
 800087a:	4a04      	ldr	r2, [pc, #16]	; (800088c <HAL_RCC_GetPCLK2Freq+0x2c>)
 800087c:	6810      	ldr	r0, [r2, #0]
} 
 800087e:	40d8      	lsrs	r0, r3
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	08002838 	.word	0x08002838
 800088c:	20000000 	.word	0x20000000

08000890 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000890:	6803      	ldr	r3, [r0, #0]
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000892:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000896:	07de      	lsls	r6, r3, #31
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000898:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800089a:	d403      	bmi.n	80008a4 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800089c:	6823      	ldr	r3, [r4, #0]
 800089e:	079d      	lsls	r5, r3, #30
 80008a0:	d440      	bmi.n	8000924 <HAL_RCC_OscConfig+0x94>
 80008a2:	e099      	b.n	80009d8 <HAL_RCC_OscConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80008a4:	4ba6      	ldr	r3, [pc, #664]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 80008a6:	689a      	ldr	r2, [r3, #8]
 80008a8:	f002 020c 	and.w	r2, r2, #12
 80008ac:	2a04      	cmp	r2, #4
 80008ae:	d010      	beq.n	80008d2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80008b0:	689a      	ldr	r2, [r3, #8]
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80008b2:	f002 020c 	and.w	r2, r2, #12
 80008b6:	2a08      	cmp	r2, #8
 80008b8:	d102      	bne.n	80008c0 <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	0258      	lsls	r0, r3, #9
 80008be:	d408      	bmi.n	80008d2 <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008c0:	4a9f      	ldr	r2, [pc, #636]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 80008c2:	6893      	ldr	r3, [r2, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80008c4:	f003 030c 	and.w	r3, r3, #12
 80008c8:	2b0c      	cmp	r3, #12
 80008ca:	d10b      	bne.n	80008e4 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80008cc:	6853      	ldr	r3, [r2, #4]
 80008ce:	0259      	lsls	r1, r3, #9
 80008d0:	d508      	bpl.n	80008e4 <HAL_RCC_OscConfig+0x54>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008d2:	4b9b      	ldr	r3, [pc, #620]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	039a      	lsls	r2, r3, #14
 80008d8:	d5e0      	bpl.n	800089c <HAL_RCC_OscConfig+0xc>
 80008da:	6863      	ldr	r3, [r4, #4]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d1dd      	bne.n	800089c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 80008e0:	2001      	movs	r0, #1
 80008e2:	e154      	b.n	8000b8e <HAL_RCC_OscConfig+0x2fe>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008e4:	4b97      	ldr	r3, [pc, #604]	; (8000b44 <HAL_RCC_OscConfig+0x2b4>)
 80008e6:	7922      	ldrb	r2, [r4, #4]
 80008e8:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80008ea:	6863      	ldr	r3, [r4, #4]
 80008ec:	b16b      	cbz	r3, 800090a <HAL_RCC_OscConfig+0x7a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008ee:	f7ff fd17 	bl	8000320 <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f2:	4d93      	ldr	r5, [pc, #588]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80008f4:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f6:	682b      	ldr	r3, [r5, #0]
 80008f8:	039b      	lsls	r3, r3, #14
 80008fa:	d4cf      	bmi.n	800089c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008fc:	f7ff fd10 	bl	8000320 <HAL_GetTick>
 8000900:	1b80      	subs	r0, r0, r6
 8000902:	2864      	cmp	r0, #100	; 0x64
 8000904:	d9f7      	bls.n	80008f6 <HAL_RCC_OscConfig+0x66>
          {
            return HAL_TIMEOUT;
 8000906:	2003      	movs	r0, #3
 8000908:	e141      	b.n	8000b8e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800090a:	f7ff fd09 	bl	8000320 <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800090e:	4d8c      	ldr	r5, [pc, #560]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000910:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000912:	682b      	ldr	r3, [r5, #0]
 8000914:	039f      	lsls	r7, r3, #14
 8000916:	d5c1      	bpl.n	800089c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000918:	f7ff fd02 	bl	8000320 <HAL_GetTick>
 800091c:	1b80      	subs	r0, r0, r6
 800091e:	2864      	cmp	r0, #100	; 0x64
 8000920:	d9f7      	bls.n	8000912 <HAL_RCC_OscConfig+0x82>
 8000922:	e7f0      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000924:	4b86      	ldr	r3, [pc, #536]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	f012 0f0c 	tst.w	r2, #12
 800092c:	d010      	beq.n	8000950 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800092e:	689a      	ldr	r2, [r3, #8]
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000930:	f002 020c 	and.w	r2, r2, #12
 8000934:	2a08      	cmp	r2, #8
 8000936:	d102      	bne.n	800093e <HAL_RCC_OscConfig+0xae>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000938:	685b      	ldr	r3, [r3, #4]
 800093a:	0258      	lsls	r0, r3, #9
 800093c:	d508      	bpl.n	8000950 <HAL_RCC_OscConfig+0xc0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800093e:	4a80      	ldr	r2, [pc, #512]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000940:	6893      	ldr	r3, [r2, #8]
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000942:	f003 030c 	and.w	r3, r3, #12
 8000946:	2b0c      	cmp	r3, #12
 8000948:	d117      	bne.n	800097a <HAL_RCC_OscConfig+0xea>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800094a:	6853      	ldr	r3, [r2, #4]
 800094c:	0259      	lsls	r1, r3, #9
 800094e:	d414      	bmi.n	800097a <HAL_RCC_OscConfig+0xea>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000950:	4b7b      	ldr	r3, [pc, #492]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	0792      	lsls	r2, r2, #30
 8000956:	d502      	bpl.n	800095e <HAL_RCC_OscConfig+0xce>
 8000958:	68e2      	ldr	r2, [r4, #12]
 800095a:	2a01      	cmp	r2, #1
 800095c:	d1c0      	bne.n	80008e0 <HAL_RCC_OscConfig+0x50>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800095e:	681a      	ldr	r2, [r3, #0]
 8000960:	21f8      	movs	r1, #248	; 0xf8
 8000962:	fa91 f1a1 	rbit	r1, r1
 8000966:	6920      	ldr	r0, [r4, #16]
 8000968:	fab1 f181 	clz	r1, r1
 800096c:	fa00 f101 	lsl.w	r1, r0, r1
 8000970:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000974:	430a      	orrs	r2, r1
 8000976:	601a      	str	r2, [r3, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000978:	e02e      	b.n	80009d8 <HAL_RCC_OscConfig+0x148>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800097a:	68e2      	ldr	r2, [r4, #12]
 800097c:	4b72      	ldr	r3, [pc, #456]	; (8000b48 <HAL_RCC_OscConfig+0x2b8>)
 800097e:	b1ea      	cbz	r2, 80009bc <HAL_RCC_OscConfig+0x12c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000980:	2201      	movs	r2, #1
 8000982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000984:	f7ff fccc 	bl	8000320 <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000988:	4d6d      	ldr	r5, [pc, #436]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800098a:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800098c:	682b      	ldr	r3, [r5, #0]
 800098e:	486c      	ldr	r0, [pc, #432]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000990:	079b      	lsls	r3, r3, #30
 8000992:	d405      	bmi.n	80009a0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000994:	f7ff fcc4 	bl	8000320 <HAL_GetTick>
 8000998:	1b80      	subs	r0, r0, r6
 800099a:	2802      	cmp	r0, #2
 800099c:	d9f6      	bls.n	800098c <HAL_RCC_OscConfig+0xfc>
 800099e:	e7b2      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009a0:	6803      	ldr	r3, [r0, #0]
 80009a2:	22f8      	movs	r2, #248	; 0xf8
 80009a4:	fa92 f2a2 	rbit	r2, r2
 80009a8:	6921      	ldr	r1, [r4, #16]
 80009aa:	fab2 f282 	clz	r2, r2
 80009ae:	fa01 f202 	lsl.w	r2, r1, r2
 80009b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009b6:	4313      	orrs	r3, r2
 80009b8:	6003      	str	r3, [r0, #0]
 80009ba:	e00d      	b.n	80009d8 <HAL_RCC_OscConfig+0x148>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80009bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009be:	f7ff fcaf 	bl	8000320 <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009c2:	4d5f      	ldr	r5, [pc, #380]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80009c4:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80009c6:	682b      	ldr	r3, [r5, #0]
 80009c8:	079f      	lsls	r7, r3, #30
 80009ca:	d505      	bpl.n	80009d8 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009cc:	f7ff fca8 	bl	8000320 <HAL_GetTick>
 80009d0:	1b80      	subs	r0, r0, r6
 80009d2:	2802      	cmp	r0, #2
 80009d4:	d9f7      	bls.n	80009c6 <HAL_RCC_OscConfig+0x136>
 80009d6:	e796      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80009d8:	6823      	ldr	r3, [r4, #0]
 80009da:	071e      	lsls	r6, r3, #28
 80009dc:	d403      	bmi.n	80009e6 <HAL_RCC_OscConfig+0x156>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009de:	6823      	ldr	r3, [r4, #0]
 80009e0:	075d      	lsls	r5, r3, #29
 80009e2:	d545      	bpl.n	8000a70 <HAL_RCC_OscConfig+0x1e0>
 80009e4:	e01f      	b.n	8000a26 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80009e6:	6962      	ldr	r2, [r4, #20]
 80009e8:	4b58      	ldr	r3, [pc, #352]	; (8000b4c <HAL_RCC_OscConfig+0x2bc>)
 80009ea:	b172      	cbz	r2, 8000a0a <HAL_RCC_OscConfig+0x17a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80009ec:	2201      	movs	r2, #1
 80009ee:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80009f0:	f7ff fc96 	bl	8000320 <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009f4:	4d52      	ldr	r5, [pc, #328]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80009f6:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009f8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80009fa:	0798      	lsls	r0, r3, #30
 80009fc:	d4ef      	bmi.n	80009de <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009fe:	f7ff fc8f 	bl	8000320 <HAL_GetTick>
 8000a02:	1b80      	subs	r0, r0, r6
 8000a04:	2802      	cmp	r0, #2
 8000a06:	d9f7      	bls.n	80009f8 <HAL_RCC_OscConfig+0x168>
 8000a08:	e77d      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000a0a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a0c:	f7ff fc88 	bl	8000320 <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a10:	4d4b      	ldr	r5, [pc, #300]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a12:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a14:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a16:	0799      	lsls	r1, r3, #30
 8000a18:	d5e1      	bpl.n	80009de <HAL_RCC_OscConfig+0x14e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a1a:	f7ff fc81 	bl	8000320 <HAL_GetTick>
 8000a1e:	1b80      	subs	r0, r0, r6
 8000a20:	2802      	cmp	r0, #2
 8000a22:	d9f7      	bls.n	8000a14 <HAL_RCC_OscConfig+0x184>
 8000a24:	e76f      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a26:	2300      	movs	r3, #0
 8000a28:	9301      	str	r3, [sp, #4]
 8000a2a:	4b45      	ldr	r3, [pc, #276]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000a2c:	4d48      	ldr	r5, [pc, #288]	; (8000b50 <HAL_RCC_OscConfig+0x2c0>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8000a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a30:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a34:	641a      	str	r2, [r3, #64]	; 0x40
 8000a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	9301      	str	r3, [sp, #4]
 8000a3e:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8000a40:	682b      	ldr	r3, [r5, #0]
 8000a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a46:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8000a48:	f7ff fc6a 	bl	8000320 <HAL_GetTick>
 8000a4c:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8000a4e:	682b      	ldr	r3, [r5, #0]
 8000a50:	05da      	lsls	r2, r3, #23
 8000a52:	d510      	bpl.n	8000a76 <HAL_RCC_OscConfig+0x1e6>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a54:	4b3f      	ldr	r3, [pc, #252]	; (8000b54 <HAL_RCC_OscConfig+0x2c4>)
 8000a56:	7a22      	ldrb	r2, [r4, #8]
 8000a58:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000a5a:	68a3      	ldr	r3, [r4, #8]
 8000a5c:	b1bb      	cbz	r3, 8000a8e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a5e:	f7ff fc5f 	bl	8000320 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a62:	4d37      	ldr	r5, [pc, #220]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a64:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a66:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a6a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a6c:	079b      	lsls	r3, r3, #30
 8000a6e:	d508      	bpl.n	8000a82 <HAL_RCC_OscConfig+0x1f2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000a70:	69a2      	ldr	r2, [r4, #24]
 8000a72:	b9da      	cbnz	r2, 8000aac <HAL_RCC_OscConfig+0x21c>
 8000a74:	e062      	b.n	8000b3c <HAL_RCC_OscConfig+0x2ac>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8000a76:	f7ff fc53 	bl	8000320 <HAL_GetTick>
 8000a7a:	1b80      	subs	r0, r0, r6
 8000a7c:	2802      	cmp	r0, #2
 8000a7e:	d9e6      	bls.n	8000a4e <HAL_RCC_OscConfig+0x1be>
 8000a80:	e741      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a82:	f7ff fc4d 	bl	8000320 <HAL_GetTick>
 8000a86:	1b80      	subs	r0, r0, r6
 8000a88:	42b8      	cmp	r0, r7
 8000a8a:	d9ee      	bls.n	8000a6a <HAL_RCC_OscConfig+0x1da>
 8000a8c:	e73b      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a8e:	f7ff fc47 	bl	8000320 <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a92:	4d2b      	ldr	r5, [pc, #172]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000a94:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a96:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a9a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a9c:	0798      	lsls	r0, r3, #30
 8000a9e:	d5e7      	bpl.n	8000a70 <HAL_RCC_OscConfig+0x1e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aa0:	f7ff fc3e 	bl	8000320 <HAL_GetTick>
 8000aa4:	1b80      	subs	r0, r0, r6
 8000aa6:	42b8      	cmp	r0, r7
 8000aa8:	d9f7      	bls.n	8000a9a <HAL_RCC_OscConfig+0x20a>
 8000aaa:	e72c      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000aac:	4d24      	ldr	r5, [pc, #144]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000aae:	68ab      	ldr	r3, [r5, #8]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b08      	cmp	r3, #8
 8000ab6:	f43f af13 	beq.w	80008e0 <HAL_RCC_OscConfig+0x50>
 8000aba:	4e27      	ldr	r6, [pc, #156]	; (8000b58 <HAL_RCC_OscConfig+0x2c8>)
 8000abc:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000abe:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ac0:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ac2:	d158      	bne.n	8000b76 <HAL_RCC_OscConfig+0x2e6>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ac4:	f7ff fc2c 	bl	8000320 <HAL_GetTick>
 8000ac8:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000aca:	682b      	ldr	r3, [r5, #0]
 8000acc:	4f1c      	ldr	r7, [pc, #112]	; (8000b40 <HAL_RCC_OscConfig+0x2b0>)
 8000ace:	0199      	lsls	r1, r3, #6
 8000ad0:	d444      	bmi.n	8000b5c <HAL_RCC_OscConfig+0x2cc>
 8000ad2:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000ad6:	fa92 f2a2 	rbit	r2, r2
 8000ada:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ade:	fab2 fc82 	clz	ip, r2
 8000ae2:	fa93 f3a3 	rbit	r3, r3
 8000ae6:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8000aea:	fab3 fe83 	clz	lr, r3
 8000aee:	fa91 f1a1 	rbit	r1, r1
 8000af2:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 8000af6:	fab1 f581 	clz	r5, r1
 8000afa:	fa92 f2a2 	rbit	r2, r2
 8000afe:	69e3      	ldr	r3, [r4, #28]
 8000b00:	fab2 f082 	clz	r0, r2
 8000b04:	6a22      	ldr	r2, [r4, #32]
 8000b06:	ea43 0102 	orr.w	r1, r3, r2
 8000b0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b0e:	fa02 f20c 	lsl.w	r2, r2, ip
 8000b12:	4311      	orrs	r1, r2
 8000b14:	085a      	lsrs	r2, r3, #1
 8000b16:	3a01      	subs	r2, #1
 8000b18:	fa02 f30e 	lsl.w	r3, r2, lr
 8000b1c:	430b      	orrs	r3, r1
 8000b1e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000b20:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000b22:	40a9      	lsls	r1, r5
 8000b24:	430b      	orrs	r3, r1
 8000b26:	4082      	lsls	r2, r0
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	607b      	str	r3, [r7, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b30:	f7ff fbf6 	bl	8000320 <HAL_GetTick>
 8000b34:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	019a      	lsls	r2, r3, #6
 8000b3a:	d516      	bpl.n	8000b6a <HAL_RCC_OscConfig+0x2da>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	e026      	b.n	8000b8e <HAL_RCC_OscConfig+0x2fe>
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40023802 	.word	0x40023802
 8000b48:	42470000 	.word	0x42470000
 8000b4c:	42470e80 	.word	0x42470e80
 8000b50:	40007000 	.word	0x40007000
 8000b54:	40023870 	.word	0x40023870
 8000b58:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b5c:	f7ff fbe0 	bl	8000320 <HAL_GetTick>
 8000b60:	ebc8 0000 	rsb	r0, r8, r0
 8000b64:	2802      	cmp	r0, #2
 8000b66:	d9b0      	bls.n	8000aca <HAL_RCC_OscConfig+0x23a>
 8000b68:	e6cd      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b6a:	f7ff fbd9 	bl	8000320 <HAL_GetTick>
 8000b6e:	1b00      	subs	r0, r0, r4
 8000b70:	2802      	cmp	r0, #2
 8000b72:	d9e0      	bls.n	8000b36 <HAL_RCC_OscConfig+0x2a6>
 8000b74:	e6c7      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b76:	f7ff fbd3 	bl	8000320 <HAL_GetTick>
 8000b7a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b7c:	682b      	ldr	r3, [r5, #0]
 8000b7e:	019b      	lsls	r3, r3, #6
 8000b80:	d5dc      	bpl.n	8000b3c <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b82:	f7ff fbcd 	bl	8000320 <HAL_GetTick>
 8000b86:	1b00      	subs	r0, r0, r4
 8000b88:	2802      	cmp	r0, #2
 8000b8a:	d9f7      	bls.n	8000b7c <HAL_RCC_OscConfig+0x2ec>
 8000b8c:	e6bb      	b.n	8000906 <HAL_RCC_OscConfig+0x76>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000b8e:	b002      	add	sp, #8
 8000b90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000b94 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000b94:	4930      	ldr	r1, [pc, #192]	; (8000c58 <HAL_RCC_GetSysClockFreq+0xc4>)
 8000b96:	6888      	ldr	r0, [r1, #8]
 8000b98:	f000 000c 	and.w	r0, r0, #12
 8000b9c:	2808      	cmp	r0, #8
 8000b9e:	d008      	beq.n	8000bb2 <HAL_RCC_GetSysClockFreq+0x1e>
 8000ba0:	280c      	cmp	r0, #12
 8000ba2:	d02f      	beq.n	8000c04 <HAL_RCC_GetSysClockFreq+0x70>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ba4:	4a2d      	ldr	r2, [pc, #180]	; (8000c5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000ba6:	4b2e      	ldr	r3, [pc, #184]	; (8000c60 <HAL_RCC_GetSysClockFreq+0xcc>)
 8000ba8:	2804      	cmp	r0, #4
 8000baa:	bf0c      	ite	eq
 8000bac:	4618      	moveq	r0, r3
 8000bae:	4610      	movne	r0, r2
 8000bb0:	4770      	bx	lr
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bb2:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bb4:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bb6:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bba:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000bbe:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000bc2:	684b      	ldr	r3, [r1, #4]
 8000bc4:	fa92 f2a2 	rbit	r2, r2
 8000bc8:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000bcc:	fab2 f282 	clz	r2, r2
 8000bd0:	ea01 0103 	and.w	r1, r1, r3
 8000bd4:	fa21 f102 	lsr.w	r1, r1, r2
 8000bd8:	bf14      	ite	ne
 8000bda:	4a21      	ldrne	r2, [pc, #132]	; (8000c60 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000bdc:	4a1f      	ldreq	r2, [pc, #124]	; (8000c5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000bde:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000be2:	4a1d      	ldr	r2, [pc, #116]	; (8000c58 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8000be4:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8000be8:	6852      	ldr	r2, [r2, #4]
 8000bea:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8000bee:	fa90 f0a0 	rbit	r0, r0
 8000bf2:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8000bf6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8000bfa:	fa22 f000 	lsr.w	r0, r2, r0
 8000bfe:	3001      	adds	r0, #1
 8000c00:	0040      	lsls	r0, r0, #1
 8000c02:	e025      	b.n	8000c50 <HAL_RCC_GetSysClockFreq+0xbc>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c04:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c06:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c08:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c0c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000c10:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000c14:	684b      	ldr	r3, [r1, #4]
 8000c16:	fa92 f2a2 	rbit	r2, r2
 8000c1a:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	ea01 0103 	and.w	r1, r1, r3
 8000c26:	fa21 f102 	lsr.w	r1, r1, r2
 8000c2a:	bf14      	ite	ne
 8000c2c:	4a0c      	ldrne	r2, [pc, #48]	; (8000c60 <HAL_RCC_GetSysClockFreq+0xcc>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000c2e:	4a0b      	ldreq	r2, [pc, #44]	; (8000c5c <HAL_RCC_GetSysClockFreq+0xc8>)
 8000c30:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000c34:	4a08      	ldr	r2, [pc, #32]	; (8000c58 <HAL_RCC_GetSysClockFreq+0xc4>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8000c36:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 8000c3a:	6852      	ldr	r2, [r2, #4]
 8000c3c:	f04f 40e0 	mov.w	r0, #1879048192	; 0x70000000
 8000c40:	fa90 f0a0 	rbit	r0, r0
 8000c44:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllr;
 8000c48:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
 8000c4c:	fa22 f000 	lsr.w	r0, r2, r0
 8000c50:	fbb3 f0f0 	udiv	r0, r3, r0
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	00f42400 	.word	0x00f42400
 8000c60:	007a1200 	.word	0x007a1200

08000c64 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c64:	6803      	ldr	r3, [r0, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	f042 0201 	orr.w	r2, r2, #1
 8000c6c:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	f042 0201 	orr.w	r2, r2, #1
 8000c74:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000c76:	2000      	movs	r0, #0
 8000c78:	4770      	bx	lr

08000c7a <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c7a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000c7e:	2b01      	cmp	r3, #1
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8000c80:	b570      	push	{r4, r5, r6, lr}
 8000c82:	f04f 0302 	mov.w	r3, #2
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c86:	f000 80b0 	beq.w	8000dea <HAL_TIM_ConfigClockSource+0x170>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8000c8a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000c8e:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000c90:	2201      	movs	r2, #1
 8000c92:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8000c96:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000c98:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000c9c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000ca0:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8000ca2:	680a      	ldr	r2, [r1, #0]
 8000ca4:	2a40      	cmp	r2, #64	; 0x40
 8000ca6:	d077      	beq.n	8000d98 <HAL_TIM_ConfigClockSource+0x11e>
 8000ca8:	d818      	bhi.n	8000cdc <HAL_TIM_ConfigClockSource+0x62>
 8000caa:	2a10      	cmp	r2, #16
 8000cac:	f000 808b 	beq.w	8000dc6 <HAL_TIM_ConfigClockSource+0x14c>
 8000cb0:	d808      	bhi.n	8000cc4 <HAL_TIM_ConfigClockSource+0x4a>
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	f040 8093 	bne.w	8000dde <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000cb8:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000cbe:	f042 0207 	orr.w	r2, r2, #7
 8000cc2:	e08b      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000cc4:	2a20      	cmp	r2, #32
 8000cc6:	f000 8084 	beq.w	8000dd2 <HAL_TIM_ConfigClockSource+0x158>
 8000cca:	2a30      	cmp	r2, #48	; 0x30
 8000ccc:	f040 8087 	bne.w	8000dde <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000cd0:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000cd2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000cd6:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000cda:	e07f      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000cdc:	2a70      	cmp	r2, #112	; 0x70
 8000cde:	d035      	beq.n	8000d4c <HAL_TIM_ConfigClockSource+0xd2>
 8000ce0:	d81b      	bhi.n	8000d1a <HAL_TIM_ConfigClockSource+0xa0>
 8000ce2:	2a50      	cmp	r2, #80	; 0x50
 8000ce4:	d041      	beq.n	8000d6a <HAL_TIM_ConfigClockSource+0xf0>
 8000ce6:	2a60      	cmp	r2, #96	; 0x60
 8000ce8:	d179      	bne.n	8000dde <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cea:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8000cec:	684d      	ldr	r5, [r1, #4]
 8000cee:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cf0:	f024 0410 	bic.w	r4, r4, #16
 8000cf4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000cf6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000cf8:	6a1a      	ldr	r2, [r3, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000cfa:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000cfe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000d02:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000d06:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4U);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8000d0a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d0c:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000d0e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d14:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000d18:	e060      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8000d1a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000d1e:	d011      	beq.n	8000d44 <HAL_TIM_ConfigClockSource+0xca>
 8000d20:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000d24:	d15b      	bne.n	8000dde <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000d26:	689c      	ldr	r4, [r3, #8]
 8000d28:	688d      	ldr	r5, [r1, #8]
 8000d2a:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000d2c:	68c9      	ldr	r1, [r1, #12]
 8000d2e:	432a      	orrs	r2, r5
 8000d30:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8000d34:	4322      	orrs	r2, r4
 8000d36:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000d3a:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000d3c:	689a      	ldr	r2, [r3, #8]
 8000d3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d42:	e04b      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000d44:	689a      	ldr	r2, [r3, #8]
 8000d46:	f022 0207 	bic.w	r2, r2, #7
 8000d4a:	e047      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8000d4c:	689c      	ldr	r4, [r3, #8]
 8000d4e:	688d      	ldr	r5, [r1, #8]
 8000d50:	684a      	ldr	r2, [r1, #4]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8000d52:	68c9      	ldr	r1, [r1, #12]
 8000d54:	432a      	orrs	r2, r5
 8000d56:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
 8000d5a:	4322      	orrs	r2, r4
 8000d5c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000d60:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance, 
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8000d62:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000d64:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000d68:	e038      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8000d6a:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d6c:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000d6e:	684d      	ldr	r5, [r1, #4]
 8000d70:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d72:	f024 0401 	bic.w	r4, r4, #1
 8000d76:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000d78:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000d7a:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000d7e:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8000d82:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000d84:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000d88:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000d8a:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000d8c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000d8e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000d92:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000d96:	e021      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8000d98:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000d9a:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8000d9c:	684d      	ldr	r5, [r1, #4]
 8000d9e:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000da0:	f024 0401 	bic.w	r4, r4, #1
 8000da4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8000da6:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000da8:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000dac:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8000db0:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;    
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000db2:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8000db6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000db8:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000dba:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000dc0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000dc4:	e00a      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000dc6:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dc8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000dcc:	f042 0217 	orr.w	r2, r2, #23
 8000dd0:	e004      	b.n	8000ddc <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000dd2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000dd4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8000dd8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8000ddc:	609a      	str	r2, [r3, #8]
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8000dde:	2301      	movs	r3, #1
 8000de0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8000de4:	2300      	movs	r3, #0
 8000de6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8000dea:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
}
 8000dec:	bd70      	pop	{r4, r5, r6, pc}

08000dee <HAL_TIM_OC_DelayElapsedCallback>:
 8000dee:	4770      	bx	lr

08000df0 <HAL_TIM_IC_CaptureCallback>:
 8000df0:	4770      	bx	lr

08000df2 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000df2:	4770      	bx	lr

08000df4 <HAL_TIM_TriggerCallback>:
 8000df4:	4770      	bx	lr

08000df6 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000df6:	6803      	ldr	r3, [r0, #0]
 8000df8:	691a      	ldr	r2, [r3, #16]
 8000dfa:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000dfc:	b510      	push	{r4, lr}
 8000dfe:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000e00:	d514      	bpl.n	8000e2c <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000e02:	68da      	ldr	r2, [r3, #12]
 8000e04:	0792      	lsls	r2, r2, #30
 8000e06:	d511      	bpl.n	8000e2c <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000e08:	f06f 0202 	mvn.w	r2, #2
 8000e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000e0e:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000e10:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000e12:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000e14:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000e16:	d002      	beq.n	8000e1e <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000e18:	f7ff ffea 	bl	8000df0 <HAL_TIM_IC_CaptureCallback>
 8000e1c:	e004      	b.n	8000e28 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e1e:	f7ff ffe6 	bl	8000dee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e22:	4620      	mov	r0, r4
 8000e24:	f7ff ffe5 	bl	8000df2 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000e2c:	6823      	ldr	r3, [r4, #0]
 8000e2e:	691a      	ldr	r2, [r3, #16]
 8000e30:	0750      	lsls	r0, r2, #29
 8000e32:	d516      	bpl.n	8000e62 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000e34:	68da      	ldr	r2, [r3, #12]
 8000e36:	0751      	lsls	r1, r2, #29
 8000e38:	d513      	bpl.n	8000e62 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000e3a:	f06f 0204 	mvn.w	r2, #4
 8000e3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e40:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e42:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e44:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000e48:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e4a:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000e4c:	d002      	beq.n	8000e54 <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e4e:	f7ff ffcf 	bl	8000df0 <HAL_TIM_IC_CaptureCallback>
 8000e52:	e004      	b.n	8000e5e <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e54:	f7ff ffcb 	bl	8000dee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e58:	4620      	mov	r0, r4
 8000e5a:	f7ff ffca 	bl	8000df2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000e62:	6823      	ldr	r3, [r4, #0]
 8000e64:	691a      	ldr	r2, [r3, #16]
 8000e66:	0712      	lsls	r2, r2, #28
 8000e68:	d515      	bpl.n	8000e96 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000e6a:	68da      	ldr	r2, [r3, #12]
 8000e6c:	0710      	lsls	r0, r2, #28
 8000e6e:	d512      	bpl.n	8000e96 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000e70:	f06f 0208 	mvn.w	r2, #8
 8000e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e76:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e78:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e7a:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000e7c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e7e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000e80:	d002      	beq.n	8000e88 <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000e82:	f7ff ffb5 	bl	8000df0 <HAL_TIM_IC_CaptureCallback>
 8000e86:	e004      	b.n	8000e92 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e88:	f7ff ffb1 	bl	8000dee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	f7ff ffb0 	bl	8000df2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000e92:	2300      	movs	r3, #0
 8000e94:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000e96:	6823      	ldr	r3, [r4, #0]
 8000e98:	691a      	ldr	r2, [r3, #16]
 8000e9a:	06d2      	lsls	r2, r2, #27
 8000e9c:	d516      	bpl.n	8000ecc <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	06d0      	lsls	r0, r2, #27
 8000ea2:	d513      	bpl.n	8000ecc <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000ea4:	f06f 0210 	mvn.w	r2, #16
 8000ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000eaa:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000eac:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000eae:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000eb2:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000eb4:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000eb6:	d002      	beq.n	8000ebe <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000eb8:	f7ff ff9a 	bl	8000df0 <HAL_TIM_IC_CaptureCallback>
 8000ebc:	e004      	b.n	8000ec8 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000ebe:	f7ff ff96 	bl	8000dee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff ff95 	bl	8000df2 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000ecc:	6823      	ldr	r3, [r4, #0]
 8000ece:	691a      	ldr	r2, [r3, #16]
 8000ed0:	07d1      	lsls	r1, r2, #31
 8000ed2:	d508      	bpl.n	8000ee6 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000ed4:	68da      	ldr	r2, [r3, #12]
 8000ed6:	07d2      	lsls	r2, r2, #31
 8000ed8:	d505      	bpl.n	8000ee6 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000eda:	f06f 0201 	mvn.w	r2, #1
 8000ede:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000ee0:	4620      	mov	r0, r4
 8000ee2:	f000 fc69 	bl	80017b8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000ee6:	6823      	ldr	r3, [r4, #0]
 8000ee8:	691a      	ldr	r2, [r3, #16]
 8000eea:	0610      	lsls	r0, r2, #24
 8000eec:	d508      	bpl.n	8000f00 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	0611      	lsls	r1, r2, #24
 8000ef2:	d505      	bpl.n	8000f00 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000ef4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000ef8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000efa:	4620      	mov	r0, r4
 8000efc:	f000 f8bf 	bl	800107e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000f00:	6823      	ldr	r3, [r4, #0]
 8000f02:	691a      	ldr	r2, [r3, #16]
 8000f04:	0652      	lsls	r2, r2, #25
 8000f06:	d508      	bpl.n	8000f1a <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000f08:	68da      	ldr	r2, [r3, #12]
 8000f0a:	0650      	lsls	r0, r2, #25
 8000f0c:	d505      	bpl.n	8000f1a <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000f0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000f12:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000f14:	4620      	mov	r0, r4
 8000f16:	f7ff ff6d 	bl	8000df4 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	691a      	ldr	r2, [r3, #16]
 8000f1e:	0691      	lsls	r1, r2, #26
 8000f20:	d50a      	bpl.n	8000f38 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000f22:	68da      	ldr	r2, [r3, #12]
 8000f24:	0692      	lsls	r2, r2, #26
 8000f26:	d507      	bpl.n	8000f38 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000f28:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000f2c:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000f2e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8000f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 8000f34:	f000 b8a2 	b.w	800107c <HAL_TIMEx_CommutationCallback>
 8000f38:	bd10      	pop	{r4, pc}
	...

08000f3c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000f3c:	4a2e      	ldr	r2, [pc, #184]	; (8000ff8 <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8000f3e:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8000f40:	4290      	cmp	r0, r2
 8000f42:	d012      	beq.n	8000f6a <TIM_Base_SetConfig+0x2e>
 8000f44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f48:	d00f      	beq.n	8000f6a <TIM_Base_SetConfig+0x2e>
 8000f4a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8000f4e:	4290      	cmp	r0, r2
 8000f50:	d00b      	beq.n	8000f6a <TIM_Base_SetConfig+0x2e>
 8000f52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f56:	4290      	cmp	r0, r2
 8000f58:	d007      	beq.n	8000f6a <TIM_Base_SetConfig+0x2e>
 8000f5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f5e:	4290      	cmp	r0, r2
 8000f60:	d003      	beq.n	8000f6a <TIM_Base_SetConfig+0x2e>
 8000f62:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f66:	4290      	cmp	r0, r2
 8000f68:	d118      	bne.n	8000f9c <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000f6a:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000f70:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8000f72:	4a21      	ldr	r2, [pc, #132]	; (8000ff8 <TIM_Base_SetConfig+0xbc>)
 8000f74:	4290      	cmp	r0, r2
 8000f76:	d037      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f78:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000f7c:	d034      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f7e:	4a1f      	ldr	r2, [pc, #124]	; (8000ffc <TIM_Base_SetConfig+0xc0>)
 8000f80:	4290      	cmp	r0, r2
 8000f82:	d031      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f88:	4290      	cmp	r0, r2
 8000f8a:	d02d      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f8c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000f90:	4290      	cmp	r0, r2
 8000f92:	d029      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f94:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8000f98:	4290      	cmp	r0, r2
 8000f9a:	d025      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000f9c:	4a18      	ldr	r2, [pc, #96]	; (8001000 <TIM_Base_SetConfig+0xc4>)
 8000f9e:	4290      	cmp	r0, r2
 8000fa0:	d022      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000fa2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fa6:	4290      	cmp	r0, r2
 8000fa8:	d01e      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000faa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fae:	4290      	cmp	r0, r2
 8000fb0:	d01a      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000fb2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000fb6:	4290      	cmp	r0, r2
 8000fb8:	d016      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000fba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fbe:	4290      	cmp	r0, r2
 8000fc0:	d012      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
 8000fc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000fc6:	4290      	cmp	r0, r2
 8000fc8:	d00e      	beq.n	8000fe8 <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8000fca:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000fcc:	688b      	ldr	r3, [r1, #8]
 8000fce:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000fd0:	680b      	ldr	r3, [r1, #0]
 8000fd2:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8000fd4:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <TIM_Base_SetConfig+0xbc>)
 8000fd6:	4298      	cmp	r0, r3
 8000fd8:	d00b      	beq.n	8000ff2 <TIM_Base_SetConfig+0xb6>
 8000fda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fde:	4298      	cmp	r0, r3
 8000fe0:	d007      	beq.n	8000ff2 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	6143      	str	r3, [r0, #20]
}
 8000fe6:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fe8:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8000fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	e7eb      	b.n	8000fca <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000ff2:	690b      	ldr	r3, [r1, #16]
 8000ff4:	6303      	str	r3, [r0, #48]	; 0x30
 8000ff6:	e7f4      	b.n	8000fe2 <TIM_Base_SetConfig+0xa6>
 8000ff8:	40010000 	.word	0x40010000
 8000ffc:	40000400 	.word	0x40000400
 8001000:	40014000 	.word	0x40014000

08001004 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001004:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001006:	4604      	mov	r4, r0
 8001008:	b1a0      	cbz	r0, 8001034 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800100a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800100e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001012:	b91b      	cbnz	r3, 800101c <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001014:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001018:	f000 fe72 	bl	8001d00 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800101c:	2302      	movs	r3, #2
 800101e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001022:	6820      	ldr	r0, [r4, #0]
 8001024:	1d21      	adds	r1, r4, #4
 8001026:	f7ff ff89 	bl	8000f3c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800102a:	2301      	movs	r3, #1
 800102c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001030:	2000      	movs	r0, #0
 8001032:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001034:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 8001036:	bd10      	pop	{r4, pc}

08001038 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001038:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800103c:	2b01      	cmp	r3, #1
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800103e:	b510      	push	{r4, lr}
 8001040:	f04f 0302 	mov.w	r3, #2
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001044:	d018      	beq.n	8001078 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001046:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800104a:	6803      	ldr	r3, [r0, #0]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001052:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001054:	685c      	ldr	r4, [r3, #4]
 8001056:	680a      	ldr	r2, [r1, #0]
 8001058:	4322      	orrs	r2, r4
 800105a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800105c:	689a      	ldr	r2, [r3, #8]
 800105e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001062:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001064:	689c      	ldr	r4, [r3, #8]
 8001066:	684a      	ldr	r2, [r1, #4]
 8001068:	4322      	orrs	r2, r4
 800106a:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 800106c:	2301      	movs	r3, #1
 800106e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8001072:	2300      	movs	r3, #0
 8001074:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001078:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
  
  return HAL_OK;
} 
 800107a:	bd10      	pop	{r4, pc}

0800107c <HAL_TIMEx_CommutationCallback>:
 800107c:	4770      	bx	lr

0800107e <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800107e:	4770      	bx	lr

08001080 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	68da      	ldr	r2, [r3, #12]
 8001084:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001088:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800108a:	695a      	ldr	r2, [r3, #20]
 800108c:	f022 0201 	bic.w	r2, r2, #1
 8001090:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001092:	2320      	movs	r3, #32
 8001094:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001098:	4770      	bx	lr
	...

0800109c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800109c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80010a0:	6807      	ldr	r7, [r0, #0]
 80010a2:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010a4:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80010a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010aa:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010ac:	68a1      	ldr	r1, [r4, #8]
 80010ae:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80010b0:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010b2:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80010b4:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80010b6:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010b8:	4311      	orrs	r1, r2
 80010ba:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80010bc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010c0:	430a      	orrs	r2, r1
 80010c2:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80010c4:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80010c8:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80010ca:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80010cc:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80010ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80010d2:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80010d4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80010d8:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80010dc:	617b      	str	r3, [r7, #20]
 80010de:	4b7c      	ldr	r3, [pc, #496]	; (80012d0 <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80010e0:	d17c      	bne.n	80011dc <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80010e2:	429f      	cmp	r7, r3
 80010e4:	d003      	beq.n	80010ee <UART_SetConfig+0x52>
 80010e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80010ea:	429f      	cmp	r7, r3
 80010ec:	d131      	bne.n	8001152 <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80010ee:	f7ff fbb7 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 80010f2:	6863      	ldr	r3, [r4, #4]
 80010f4:	2519      	movs	r5, #25
 80010f6:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80010fa:	4368      	muls	r0, r5
 80010fc:	fbb0 f8f8 	udiv	r8, r0, r8
 8001100:	f7ff fbae 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 8001104:	6866      	ldr	r6, [r4, #4]
 8001106:	4368      	muls	r0, r5
 8001108:	0076      	lsls	r6, r6, #1
 800110a:	fbb0 f6f6 	udiv	r6, r0, r6
 800110e:	f7ff fba7 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 8001112:	6863      	ldr	r3, [r4, #4]
 8001114:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	4368      	muls	r0, r5
 800111c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001120:	fbb0 f0f9 	udiv	r0, r0, r9
 8001124:	fb09 6610 	mls	r6, r9, r0, r6
 8001128:	f7ff fb9a 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 800112c:	fbb8 f8f9 	udiv	r8, r8, r9
 8001130:	6861      	ldr	r1, [r4, #4]
 8001132:	00f6      	lsls	r6, r6, #3
 8001134:	3632      	adds	r6, #50	; 0x32
 8001136:	fbb6 f6f9 	udiv	r6, r6, r9
 800113a:	0076      	lsls	r6, r6, #1
 800113c:	4368      	muls	r0, r5
 800113e:	0049      	lsls	r1, r1, #1
 8001140:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001144:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001148:	fbb0 faf1 	udiv	sl, r0, r1
 800114c:	f7ff fb88 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 8001150:	e030      	b.n	80011b4 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001152:	f7ff fb6d 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 8001156:	6863      	ldr	r3, [r4, #4]
 8001158:	2519      	movs	r5, #25
 800115a:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800115e:	4368      	muls	r0, r5
 8001160:	fbb0 f8f8 	udiv	r8, r0, r8
 8001164:	f7ff fb64 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 8001168:	6866      	ldr	r6, [r4, #4]
 800116a:	4368      	muls	r0, r5
 800116c:	0076      	lsls	r6, r6, #1
 800116e:	fbb0 f6f6 	udiv	r6, r0, r6
 8001172:	f7ff fb5d 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 8001176:	6863      	ldr	r3, [r4, #4]
 8001178:	f04f 0964 	mov.w	r9, #100	; 0x64
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4368      	muls	r0, r5
 8001180:	fbb0 f0f3 	udiv	r0, r0, r3
 8001184:	fbb0 f0f9 	udiv	r0, r0, r9
 8001188:	fb09 6610 	mls	r6, r9, r0, r6
 800118c:	f7ff fb50 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 8001190:	fbb8 f8f9 	udiv	r8, r8, r9
 8001194:	00f6      	lsls	r6, r6, #3
 8001196:	6861      	ldr	r1, [r4, #4]
 8001198:	3632      	adds	r6, #50	; 0x32
 800119a:	fbb6 f6f9 	udiv	r6, r6, r9
 800119e:	0076      	lsls	r6, r6, #1
 80011a0:	4368      	muls	r0, r5
 80011a2:	0049      	lsls	r1, r1, #1
 80011a4:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80011a8:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 80011ac:	fbb0 faf1 	udiv	sl, r0, r1
 80011b0:	f7ff fb3e 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 80011b4:	4345      	muls	r5, r0
 80011b6:	6860      	ldr	r0, [r4, #4]
 80011b8:	0040      	lsls	r0, r0, #1
 80011ba:	fbb5 f0f0 	udiv	r0, r5, r0
 80011be:	fbb0 f0f9 	udiv	r0, r0, r9
 80011c2:	fb09 a210 	mls	r2, r9, r0, sl
 80011c6:	00d2      	lsls	r2, r2, #3
 80011c8:	3232      	adds	r2, #50	; 0x32
 80011ca:	fbb2 f3f9 	udiv	r3, r2, r9
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	4443      	add	r3, r8
 80011d4:	441e      	add	r6, r3
 80011d6:	60be      	str	r6, [r7, #8]
 80011d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80011dc:	429f      	cmp	r7, r3
 80011de:	d002      	beq.n	80011e6 <UART_SetConfig+0x14a>
 80011e0:	4b3c      	ldr	r3, [pc, #240]	; (80012d4 <UART_SetConfig+0x238>)
 80011e2:	429f      	cmp	r7, r3
 80011e4:	d130      	bne.n	8001248 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80011e6:	f7ff fb3b 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 80011ea:	6863      	ldr	r3, [r4, #4]
 80011ec:	2519      	movs	r5, #25
 80011ee:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80011f2:	4368      	muls	r0, r5
 80011f4:	fbb0 f8f8 	udiv	r8, r0, r8
 80011f8:	f7ff fb32 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 80011fc:	6866      	ldr	r6, [r4, #4]
 80011fe:	4368      	muls	r0, r5
 8001200:	00b6      	lsls	r6, r6, #2
 8001202:	fbb0 f6f6 	udiv	r6, r0, r6
 8001206:	f7ff fb2b 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 800120a:	6863      	ldr	r3, [r4, #4]
 800120c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4368      	muls	r0, r5
 8001214:	fbb0 f0f3 	udiv	r0, r0, r3
 8001218:	fbb0 f0f9 	udiv	r0, r0, r9
 800121c:	fb09 6610 	mls	r6, r9, r0, r6
 8001220:	f7ff fb1e 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 8001224:	fbb8 f8f9 	udiv	r8, r8, r9
 8001228:	6861      	ldr	r1, [r4, #4]
 800122a:	0136      	lsls	r6, r6, #4
 800122c:	4368      	muls	r0, r5
 800122e:	0089      	lsls	r1, r1, #2
 8001230:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001234:	3632      	adds	r6, #50	; 0x32
 8001236:	fbb0 faf1 	udiv	sl, r0, r1
 800123a:	fbb6 f6f9 	udiv	r6, r6, r9
 800123e:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 8001242:	f7ff fb0d 	bl	8000860 <HAL_RCC_GetPCLK2Freq>
 8001246:	e02f      	b.n	80012a8 <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001248:	f7ff faf2 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 800124c:	6863      	ldr	r3, [r4, #4]
 800124e:	2519      	movs	r5, #25
 8001250:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001254:	4368      	muls	r0, r5
 8001256:	fbb0 f8f8 	udiv	r8, r0, r8
 800125a:	f7ff fae9 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 800125e:	6866      	ldr	r6, [r4, #4]
 8001260:	4368      	muls	r0, r5
 8001262:	00b6      	lsls	r6, r6, #2
 8001264:	fbb0 f6f6 	udiv	r6, r0, r6
 8001268:	f7ff fae2 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 800126c:	6863      	ldr	r3, [r4, #4]
 800126e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4368      	muls	r0, r5
 8001276:	fbb0 f0f3 	udiv	r0, r0, r3
 800127a:	fbb0 f0f9 	udiv	r0, r0, r9
 800127e:	fb09 6610 	mls	r6, r9, r0, r6
 8001282:	f7ff fad5 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 8001286:	fbb8 f8f9 	udiv	r8, r8, r9
 800128a:	6861      	ldr	r1, [r4, #4]
 800128c:	0136      	lsls	r6, r6, #4
 800128e:	3632      	adds	r6, #50	; 0x32
 8001290:	4368      	muls	r0, r5
 8001292:	fbb6 f6f9 	udiv	r6, r6, r9
 8001296:	0089      	lsls	r1, r1, #2
 8001298:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800129c:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 80012a0:	fbb0 faf1 	udiv	sl, r0, r1
 80012a4:	f7ff fac4 	bl	8000830 <HAL_RCC_GetPCLK1Freq>
 80012a8:	4345      	muls	r5, r0
 80012aa:	6860      	ldr	r0, [r4, #4]
 80012ac:	0080      	lsls	r0, r0, #2
 80012ae:	fbb5 f0f0 	udiv	r0, r5, r0
 80012b2:	fbb0 f0f9 	udiv	r0, r0, r9
 80012b6:	fb09 a210 	mls	r2, r9, r0, sl
 80012ba:	0112      	lsls	r2, r2, #4
 80012bc:	3232      	adds	r2, #50	; 0x32
 80012be:	fbb2 f3f9 	udiv	r3, r2, r9
 80012c2:	f003 030f 	and.w	r3, r3, #15
 80012c6:	4433      	add	r3, r6
 80012c8:	4443      	add	r3, r8
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	40011000 	.word	0x40011000
 80012d4:	40011400 	.word	0x40011400

080012d8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80012d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012da:	4604      	mov	r4, r0
 80012dc:	460e      	mov	r6, r1
 80012de:	4617      	mov	r7, r2
 80012e0:	461d      	mov	r5, r3
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80012e2:	6821      	ldr	r1, [r4, #0]
 80012e4:	680b      	ldr	r3, [r1, #0]
 80012e6:	ea36 0303 	bics.w	r3, r6, r3
 80012ea:	d01b      	beq.n	8001324 <UART_WaitOnFlagUntilTimeout.constprop.3+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80012ec:	1c6b      	adds	r3, r5, #1
 80012ee:	d0f9      	beq.n	80012e4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80012f0:	b995      	cbnz	r5, 8001318 <UART_WaitOnFlagUntilTimeout.constprop.3+0x40>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80012f2:	6823      	ldr	r3, [r4, #0]
 80012f4:	68da      	ldr	r2, [r3, #12]
 80012f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80012fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80012fc:	695a      	ldr	r2, [r3, #20]
 80012fe:	f022 0201 	bic.w	r2, r2, #1
 8001302:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001304:	2320      	movs	r3, #32
 8001306:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800130a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800130e:	2300      	movs	r3, #0
 8001310:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001314:	2003      	movs	r0, #3
 8001316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001318:	f7ff f802 	bl	8000320 <HAL_GetTick>
 800131c:	1bc0      	subs	r0, r0, r7
 800131e:	4285      	cmp	r5, r0
 8001320:	d2df      	bcs.n	80012e2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001322:	e7e6      	b.n	80012f2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 8001324:	2000      	movs	r0, #0
}
 8001326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001328 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001328:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 800132a:	4604      	mov	r4, r0
 800132c:	b340      	cbz	r0, 8001380 <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800132e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001332:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001336:	b91b      	cbnz	r3, 8001340 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001338:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800133c:	f000 fd2c 	bl	8001d98 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001340:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001342:	2324      	movs	r3, #36	; 0x24
 8001344:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001348:	68d3      	ldr	r3, [r2, #12]
 800134a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800134e:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001350:	4620      	mov	r0, r4
 8001352:	f7ff fea3 	bl	800109c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001356:	6823      	ldr	r3, [r4, #0]
 8001358:	691a      	ldr	r2, [r3, #16]
 800135a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800135e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001360:	695a      	ldr	r2, [r3, #20]
 8001362:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001366:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001368:	68da      	ldr	r2, [r3, #12]
 800136a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800136e:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001370:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001372:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001374:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001376:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800137a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 800137e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 8001380:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 8001382:	bd10      	pop	{r4, pc}

08001384 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001388:	461f      	mov	r7, r3
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 800138a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800138e:	2b20      	cmp	r3, #32
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001390:	4604      	mov	r4, r0
 8001392:	460d      	mov	r5, r1
 8001394:	4690      	mov	r8, r2
  uint16_t* tmp;
  uint32_t tickstart = 0U;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8001396:	d14d      	bne.n	8001434 <HAL_UART_Transmit+0xb0>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8001398:	2900      	cmp	r1, #0
 800139a:	d048      	beq.n	800142e <HAL_UART_Transmit+0xaa>
 800139c:	2a00      	cmp	r2, #0
 800139e:	d046      	beq.n	800142e <HAL_UART_Transmit+0xaa>
    {
      return  HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80013a0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d045      	beq.n	8001434 <HAL_UART_Transmit+0xb0>
 80013a8:	2301      	movs	r3, #1
 80013aa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80013b2:	2321      	movs	r3, #33	; 0x21
 80013b4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80013b8:	f7fe ffb2 	bl	8000320 <HAL_GetTick>

    huart->TxXferSize = Size;
 80013bc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80013c0:	4606      	mov	r6, r0

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 80013c2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80013c6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80013c8:	b313      	cbz	r3, 8001410 <HAL_UART_Transmit+0x8c>
    {
      huart->TxXferCount--;
 80013ca:	3b01      	subs	r3, #1
 80013cc:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013ce:	68a3      	ldr	r3, [r4, #8]
 80013d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013d4:	4632      	mov	r2, r6
 80013d6:	463b      	mov	r3, r7
 80013d8:	f04f 0180 	mov.w	r1, #128	; 0x80
 80013dc:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80013de:	d10e      	bne.n	80013fe <HAL_UART_Transmit+0x7a>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013e0:	f7ff ff7a 	bl	80012d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80013e4:	b110      	cbz	r0, 80013ec <HAL_UART_Transmit+0x68>
        { 
          return HAL_TIMEOUT;
 80013e6:	2003      	movs	r0, #3
 80013e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 80013ec:	882b      	ldrh	r3, [r5, #0]
 80013ee:	6822      	ldr	r2, [r4, #0]
 80013f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013f4:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80013f6:	6923      	ldr	r3, [r4, #16]
 80013f8:	b943      	cbnz	r3, 800140c <HAL_UART_Transmit+0x88>
        {
          pData +=2U;
 80013fa:	3502      	adds	r5, #2
 80013fc:	e7e3      	b.n	80013c6 <HAL_UART_Transmit+0x42>
          pData +=1U;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80013fe:	f7ff ff6b 	bl	80012d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001402:	2800      	cmp	r0, #0
 8001404:	d1ef      	bne.n	80013e6 <HAL_UART_Transmit+0x62>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8001406:	6823      	ldr	r3, [r4, #0]
 8001408:	782a      	ldrb	r2, [r5, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	3501      	adds	r5, #1
 800140e:	e7da      	b.n	80013c6 <HAL_UART_Transmit+0x42>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001410:	463b      	mov	r3, r7
 8001412:	4632      	mov	r2, r6
 8001414:	2140      	movs	r1, #64	; 0x40
 8001416:	4620      	mov	r0, r4
 8001418:	f7ff ff5e 	bl	80012d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800141c:	2800      	cmp	r0, #0
 800141e:	d1e2      	bne.n	80013e6 <HAL_UART_Transmit+0x62>
    { 
      return HAL_TIMEOUT;
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8001420:	2320      	movs	r3, #32
 8001422:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001426:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    return HAL_OK;
 800142a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return  HAL_ERROR;
 800142e:	2001      	movs	r0, #1
 8001430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001434:	2002      	movs	r0, #2
  }
}
 8001436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800143a <HAL_UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 800143a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800143e:	2b20      	cmp	r3, #32
 8001440:	d11c      	bne.n	800147c <HAL_UART_Receive_IT+0x42>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8001442:	b1c9      	cbz	r1, 8001478 <HAL_UART_Receive_IT+0x3e>
 8001444:	b1c2      	cbz	r2, 8001478 <HAL_UART_Receive_IT+0x3e>
    {
      return HAL_ERROR;
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001446:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800144a:	2b01      	cmp	r3, #1
 800144c:	d016      	beq.n	800147c <HAL_UART_Receive_IT+0x42>
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 800144e:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001450:	85c2      	strh	r2, [r0, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001452:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001454:	2222      	movs	r2, #34	; 0x22
    
    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001456:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001458:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800145c:	6802      	ldr	r2, [r0, #0]
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
    
    huart->pRxBuffPtr = pData;
 800145e:	6281      	str	r1, [r0, #40]	; 0x28
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001460:	6951      	ldr	r1, [r2, #20]
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001462:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001466:	f041 0101 	orr.w	r1, r1, #1
 800146a:	6151      	str	r1, [r2, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800146c:	68d1      	ldr	r1, [r2, #12]
 800146e:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001472:	60d1      	str	r1, [r2, #12]
    
    return HAL_OK;
 8001474:	4618      	mov	r0, r3
 8001476:	4770      	bx	lr
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U)) 
    {
      return HAL_ERROR;
 8001478:	2001      	movs	r0, #1
 800147a:	4770      	bx	lr
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY; 
 800147c:	2002      	movs	r0, #2
  }
}
 800147e:	4770      	bx	lr

08001480 <HAL_UART_TxCpltCallback>:
 8001480:	4770      	bx	lr

08001482 <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001482:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001486:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001488:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800148a:	d132      	bne.n	80014f2 <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800148c:	6883      	ldr	r3, [r0, #8]
 800148e:	6901      	ldr	r1, [r0, #16]
 8001490:	6802      	ldr	r2, [r0, #0]
 8001492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001496:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001498:	d10b      	bne.n	80014b2 <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800149a:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 800149c:	b921      	cbnz	r1, 80014a8 <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 800149e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80014a2:	f823 2b02 	strh.w	r2, [r3], #2
 80014a6:	e002      	b.n	80014ae <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 80014ae:	6283      	str	r3, [r0, #40]	; 0x28
 80014b0:	e00a      	b.n	80014c8 <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80014b2:	b919      	cbnz	r1, 80014bc <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 80014b4:	1c59      	adds	r1, r3, #1
 80014b6:	6281      	str	r1, [r0, #40]	; 0x28
 80014b8:	6852      	ldr	r2, [r2, #4]
 80014ba:	e004      	b.n	80014c6 <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80014bc:	6852      	ldr	r2, [r2, #4]
 80014be:	1c59      	adds	r1, r3, #1
 80014c0:	6281      	str	r1, [r0, #40]	; 0x28
 80014c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014c6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80014c8:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80014ca:	3c01      	subs	r4, #1
 80014cc:	b2a4      	uxth	r4, r4
 80014ce:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80014d0:	b98c      	cbnz	r4, 80014f6 <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80014d2:	6803      	ldr	r3, [r0, #0]
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80014da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	f022 0201 	bic.w	r2, r2, #1
 80014e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80014e4:	2320      	movs	r3, #32
 80014e6:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80014ea:	f000 f919 	bl	8001720 <HAL_UART_RxCpltCallback>
 80014ee:	4620      	mov	r0, r4
 80014f0:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80014f2:	2002      	movs	r0, #2
 80014f4:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 80014f6:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 80014f8:	bd10      	pop	{r4, pc}

080014fa <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80014fa:	4770      	bx	lr

080014fc <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80014fc:	6803      	ldr	r3, [r0, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001500:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001502:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8001504:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001506:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001508:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 800150a:	d107      	bne.n	800151c <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800150c:	0696      	lsls	r6, r2, #26
 800150e:	d55a      	bpl.n	80015c6 <HAL_UART_IRQHandler+0xca>
 8001510:	068d      	lsls	r5, r1, #26
 8001512:	d558      	bpl.n	80015c6 <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8001514:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8001518:	f7ff bfb3 	b.w	8001482 <UART_Receive_IT>
      return;
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800151c:	f015 0001 	ands.w	r0, r5, #1
 8001520:	d102      	bne.n	8001528 <HAL_UART_IRQHandler+0x2c>
 8001522:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001526:	d04e      	beq.n	80015c6 <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001528:	07d3      	lsls	r3, r2, #31
 800152a:	d505      	bpl.n	8001538 <HAL_UART_IRQHandler+0x3c>
 800152c:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800152e:	bf42      	ittt	mi
 8001530:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8001532:	f043 0301 	orrmi.w	r3, r3, #1
 8001536:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001538:	0755      	lsls	r5, r2, #29
 800153a:	d504      	bpl.n	8001546 <HAL_UART_IRQHandler+0x4a>
 800153c:	b118      	cbz	r0, 8001546 <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800153e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001540:	f043 0302 	orr.w	r3, r3, #2
 8001544:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001546:	0793      	lsls	r3, r2, #30
 8001548:	d504      	bpl.n	8001554 <HAL_UART_IRQHandler+0x58>
 800154a:	b118      	cbz	r0, 8001554 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800154c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001554:	0716      	lsls	r6, r2, #28
 8001556:	d504      	bpl.n	8001562 <HAL_UART_IRQHandler+0x66>
 8001558:	b118      	cbz	r0, 8001562 <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800155a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001562:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001564:	2b00      	cmp	r3, #0
 8001566:	d066      	beq.n	8001636 <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001568:	0695      	lsls	r5, r2, #26
 800156a:	d504      	bpl.n	8001576 <HAL_UART_IRQHandler+0x7a>
 800156c:	0688      	lsls	r0, r1, #26
 800156e:	d502      	bpl.n	8001576 <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 8001570:	4620      	mov	r0, r4
 8001572:	f7ff ff86 	bl	8001482 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001576:	6823      	ldr	r3, [r4, #0]
 8001578:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800157a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800157c:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800157e:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001580:	d402      	bmi.n	8001588 <HAL_UART_IRQHandler+0x8c>
 8001582:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8001586:	d01a      	beq.n	80015be <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001588:	f7ff fd7a 	bl	8001080 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	0652      	lsls	r2, r2, #25
 8001592:	d510      	bpl.n	80015b6 <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001594:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001596:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001598:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800159c:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800159e:	b150      	cbz	r0, 80015b6 <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80015a0:	4b25      	ldr	r3, [pc, #148]	; (8001638 <HAL_UART_IRQHandler+0x13c>)
 80015a2:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80015a4:	f7fe ff49 	bl	800043a <HAL_DMA_Abort_IT>
 80015a8:	2800      	cmp	r0, #0
 80015aa:	d044      	beq.n	8001636 <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80015ac:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 80015ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80015b2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80015b4:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80015b6:	4620      	mov	r0, r4
 80015b8:	f7ff ff9f 	bl	80014fa <HAL_UART_ErrorCallback>
 80015bc:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80015be:	f7ff ff9c 	bl	80014fa <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015c2:	63e5      	str	r5, [r4, #60]	; 0x3c
 80015c4:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80015c6:	0616      	lsls	r6, r2, #24
 80015c8:	d527      	bpl.n	800161a <HAL_UART_IRQHandler+0x11e>
 80015ca:	060d      	lsls	r5, r1, #24
 80015cc:	d525      	bpl.n	800161a <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80015ce:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80015d2:	2a21      	cmp	r2, #33	; 0x21
 80015d4:	d12f      	bne.n	8001636 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80015d6:	68a2      	ldr	r2, [r4, #8]
 80015d8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80015dc:	6a22      	ldr	r2, [r4, #32]
 80015de:	d10a      	bne.n	80015f6 <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 80015e0:	8811      	ldrh	r1, [r2, #0]
 80015e2:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80015e6:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80015e8:	6921      	ldr	r1, [r4, #16]
 80015ea:	b909      	cbnz	r1, 80015f0 <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 80015ec:	3202      	adds	r2, #2
 80015ee:	e000      	b.n	80015f2 <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80015f0:	3201      	adds	r2, #1
 80015f2:	6222      	str	r2, [r4, #32]
 80015f4:	e003      	b.n	80015fe <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 80015f6:	1c51      	adds	r1, r2, #1
 80015f8:	6221      	str	r1, [r4, #32]
 80015fa:	7812      	ldrb	r2, [r2, #0]
 80015fc:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80015fe:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001600:	3a01      	subs	r2, #1
 8001602:	b292      	uxth	r2, r2
 8001604:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001606:	b9b2      	cbnz	r2, 8001636 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800160e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001616:	60da      	str	r2, [r3, #12]
 8001618:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800161a:	0650      	lsls	r0, r2, #25
 800161c:	d50b      	bpl.n	8001636 <HAL_UART_IRQHandler+0x13a>
 800161e:	064a      	lsls	r2, r1, #25
 8001620:	d509      	bpl.n	8001636 <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001628:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800162a:	2320      	movs	r3, #32
 800162c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8001630:	4620      	mov	r0, r4
 8001632:	f7ff ff25 	bl	8001480 <HAL_UART_TxCpltCallback>
 8001636:	bd70      	pop	{r4, r5, r6, pc}
 8001638:	0800163d 	.word	0x0800163d

0800163c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800163c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800163e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 8001644:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8001646:	f7ff ff58 	bl	80014fa <HAL_UART_ErrorCallback>
 800164a:	bd08      	pop	{r3, pc}

0800164c <base64_encode>:
#include "Base64.h"

static const unsigned char base64_table[64] = "ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/";

unsigned char * base64_encode(const unsigned char *src, int len ,int *out_len)
{
 800164c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800164e:	4604      	mov	r4, r0
 8001650:	4615      	mov	r5, r2
	unsigned char *out, *pos;
	const unsigned char *end, *in;
	size_t olen;
	int line_len;

	olen = len * 4 / 3 + 4; /* 3-byte blocks to 4-byte */
 8001652:	2003      	movs	r0, #3
 8001654:	008a      	lsls	r2, r1, #2
 8001656:	fb92 f2f0 	sdiv	r2, r2, r0
 800165a:	1d13      	adds	r3, r2, #4
 800165c:	3205      	adds	r2, #5
	olen += olen / 72; /* line feeds */
 800165e:	2048      	movs	r0, #72	; 0x48
 8001660:	fbb3 f0f0 	udiv	r0, r3, r0
	olen++; /* nul termination */
	out = malloc(olen);
 8001664:	4410      	add	r0, r2
#include "Base64.h"

static const unsigned char base64_table[64] = "ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789+/";

unsigned char * base64_encode(const unsigned char *src, int len ,int *out_len)
{
 8001666:	460e      	mov	r6, r1
	int line_len;

	olen = len * 4 / 3 + 4; /* 3-byte blocks to 4-byte */
	olen += olen / 72; /* line feeds */
	olen++; /* nul termination */
	out = malloc(olen);
 8001668:	f000 fd6a 	bl	8002140 <malloc>
	if (out == NULL)
 800166c:	2800      	cmp	r0, #0
 800166e:	d054      	beq.n	800171a <base64_encode+0xce>
	end = src + len;
	in = src;
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
		*pos++ = base64_table[in[0] >> 2];
 8001670:	4f2a      	ldr	r7, [pc, #168]	; (800171c <base64_encode+0xd0>)
	olen++; /* nul termination */
	out = malloc(olen);
	if (out == NULL)
		return NULL;

	end = src + len;
 8001672:	19a1      	adds	r1, r4, r6
 8001674:	4623      	mov	r3, r4
 8001676:	4606      	mov	r6, r0
	in = src;
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
 8001678:	ebc3 0e01 	rsb	lr, r3, r1
 800167c:	f1be 0f02 	cmp.w	lr, #2
 8001680:	461a      	mov	r2, r3
 8001682:	4634      	mov	r4, r6
 8001684:	f103 0303 	add.w	r3, r3, #3
 8001688:	f106 0604 	add.w	r6, r6, #4
 800168c:	dd1f      	ble.n	80016ce <base64_encode+0x82>
		*pos++ = base64_table[in[0] >> 2];
 800168e:	f813 2c03 	ldrb.w	r2, [r3, #-3]
 8001692:	0894      	lsrs	r4, r2, #2
		*pos++ = base64_table[((in[0] & 0x03) << 4) | (in[1] >> 4)];
 8001694:	0112      	lsls	r2, r2, #4
	end = src + len;
	in = src;
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
		*pos++ = base64_table[in[0] >> 2];
 8001696:	5d3c      	ldrb	r4, [r7, r4]
 8001698:	f806 4c04 	strb.w	r4, [r6, #-4]
		*pos++ = base64_table[((in[0] & 0x03) << 4) | (in[1] >> 4)];
 800169c:	f813 4c02 	ldrb.w	r4, [r3, #-2]
 80016a0:	f002 0230 	and.w	r2, r2, #48	; 0x30
 80016a4:	ea42 1214 	orr.w	r2, r2, r4, lsr #4
		*pos++ = base64_table[((in[1] & 0x0f) << 2) | (in[2] >> 6)];
 80016a8:	00a4      	lsls	r4, r4, #2
	in = src;
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
		*pos++ = base64_table[in[0] >> 2];
		*pos++ = base64_table[((in[0] & 0x03) << 4) | (in[1] >> 4)];
 80016aa:	5cba      	ldrb	r2, [r7, r2]
 80016ac:	f806 2c03 	strb.w	r2, [r6, #-3]
		*pos++ = base64_table[((in[1] & 0x0f) << 2) | (in[2] >> 6)];
 80016b0:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80016b4:	f004 043c 	and.w	r4, r4, #60	; 0x3c
 80016b8:	ea44 1492 	orr.w	r4, r4, r2, lsr #6
		*pos++ = base64_table[in[2] & 0x3f];
 80016bc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
		*pos++ = base64_table[in[0] >> 2];
		*pos++ = base64_table[((in[0] & 0x03) << 4) | (in[1] >> 4)];
		*pos++ = base64_table[((in[1] & 0x0f) << 2) | (in[2] >> 6)];
 80016c0:	5d3c      	ldrb	r4, [r7, r4]
		*pos++ = base64_table[in[2] & 0x3f];
 80016c2:	5cba      	ldrb	r2, [r7, r2]
	pos = out;
	line_len = 0;
	while (end - in >= 3) {
		*pos++ = base64_table[in[0] >> 2];
		*pos++ = base64_table[((in[0] & 0x03) << 4) | (in[1] >> 4)];
		*pos++ = base64_table[((in[1] & 0x0f) << 2) | (in[2] >> 6)];
 80016c4:	f806 4c02 	strb.w	r4, [r6, #-2]
		*pos++ = base64_table[in[2] & 0x3f];
 80016c8:	f806 2c01 	strb.w	r2, [r6, #-1]
 80016cc:	e7d4      	b.n	8001678 <base64_encode+0x2c>
		in += 3;
		line_len += 4;
	}

	if (end - in) {
 80016ce:	4291      	cmp	r1, r2
 80016d0:	d020      	beq.n	8001714 <base64_encode+0xc8>
		*pos++ = base64_table[in[0] >> 2];
 80016d2:	7813      	ldrb	r3, [r2, #0]
 80016d4:	4e11      	ldr	r6, [pc, #68]	; (800171c <base64_encode+0xd0>)
 80016d6:	0899      	lsrs	r1, r3, #2
		if (end - in == 1) {
 80016d8:	f1be 0f01 	cmp.w	lr, #1
		in += 3;
		line_len += 4;
	}

	if (end - in) {
		*pos++ = base64_table[in[0] >> 2];
 80016dc:	5c77      	ldrb	r7, [r6, r1]
 80016de:	4621      	mov	r1, r4
 80016e0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80016e4:	f801 7b03 	strb.w	r7, [r1], #3
		if (end - in == 1) {
 80016e8:	d105      	bne.n	80016f6 <base64_encode+0xaa>
			*pos++ = base64_table[(in[0] & 0x03) << 4];
 80016ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80016ee:	5cf3      	ldrb	r3, [r6, r3]
 80016f0:	7063      	strb	r3, [r4, #1]
			*pos++ = '=';
 80016f2:	233d      	movs	r3, #61	; 0x3d
 80016f4:	e00a      	b.n	800170c <base64_encode+0xc0>
		} else {
			*pos++ = base64_table[((in[0] & 0x03) << 4) |
					      (in[1] >> 4)];
 80016f6:	7852      	ldrb	r2, [r2, #1]
		*pos++ = base64_table[in[0] >> 2];
		if (end - in == 1) {
			*pos++ = base64_table[(in[0] & 0x03) << 4];
			*pos++ = '=';
		} else {
			*pos++ = base64_table[((in[0] & 0x03) << 4) |
 80016f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80016fc:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
					      (in[1] >> 4)];
			*pos++ = base64_table[(in[1] & 0x0f) << 2];
 8001700:	0092      	lsls	r2, r2, #2
 8001702:	f002 023c 	and.w	r2, r2, #60	; 0x3c
		*pos++ = base64_table[in[0] >> 2];
		if (end - in == 1) {
			*pos++ = base64_table[(in[0] & 0x03) << 4];
			*pos++ = '=';
		} else {
			*pos++ = base64_table[((in[0] & 0x03) << 4) |
 8001706:	5cf3      	ldrb	r3, [r6, r3]
 8001708:	7063      	strb	r3, [r4, #1]
					      (in[1] >> 4)];
			*pos++ = base64_table[(in[1] & 0x0f) << 2];
 800170a:	5cb3      	ldrb	r3, [r6, r2]
 800170c:	70a3      	strb	r3, [r4, #2]
		}
		*pos++ = '=';
 800170e:	233d      	movs	r3, #61	; 0x3d
 8001710:	1c4c      	adds	r4, r1, #1
 8001712:	700b      	strb	r3, [r1, #0]
		line_len += 4;
	}
	if (out_len)
 8001714:	b10d      	cbz	r5, 800171a <base64_encode+0xce>
		*out_len = pos - out;
 8001716:	1a24      	subs	r4, r4, r0
 8001718:	602c      	str	r4, [r5, #0]
	return out;
}
 800171a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800171c:	08002848 	.word	0x08002848

08001720 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uint8_t buf_v, n;

	if(huart->Instance==USART2){
 8001720:	6803      	ldr	r3, [r0, #0]
 8001722:	4a1b      	ldr	r2, [pc, #108]	; (8001790 <HAL_UART_RxCpltCallback+0x70>)
 8001724:	4293      	cmp	r3, r2

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001726:	b510      	push	{r4, lr}
	uint8_t buf_v, n;

	if(huart->Instance==USART2){
 8001728:	d109      	bne.n	800173e <HAL_UART_RxCpltCallback+0x1e>
		HAL_UART_Transmit(&huart2,(uint8_t *)Rx_Data2, 1,1000000);
 800172a:	2201      	movs	r2, #1
 800172c:	4919      	ldr	r1, [pc, #100]	; (8001794 <HAL_UART_RxCpltCallback+0x74>)
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <HAL_UART_RxCpltCallback+0x78>)
 8001730:	481a      	ldr	r0, [pc, #104]	; (800179c <HAL_UART_RxCpltCallback+0x7c>)
 8001732:	f7ff fe27 	bl	8001384 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2,(uint8_t *)Rx_Data2, 1);
 8001736:	2201      	movs	r2, #1
 8001738:	4916      	ldr	r1, [pc, #88]	; (8001794 <HAL_UART_RxCpltCallback+0x74>)
 800173a:	4818      	ldr	r0, [pc, #96]	; (800179c <HAL_UART_RxCpltCallback+0x7c>)
 800173c:	e022      	b.n	8001784 <HAL_UART_RxCpltCallback+0x64>
	}
	else if(huart->Instance==UART5){
 800173e:	4a18      	ldr	r2, [pc, #96]	; (80017a0 <HAL_UART_RxCpltCallback+0x80>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d123      	bne.n	800178c <HAL_UART_RxCpltCallback+0x6c>
		if(Rx_Data5_cnt==0) for(n=0;n<150;n++) Rx_Buffer[n] = 0x00;
 8001744:	4a17      	ldr	r2, [pc, #92]	; (80017a4 <HAL_UART_RxCpltCallback+0x84>)
 8001746:	7813      	ldrb	r3, [r2, #0]
 8001748:	b123      	cbz	r3, 8001754 <HAL_UART_RxCpltCallback+0x34>
		buf_v = Rx_Data5[0];
 800174a:	4917      	ldr	r1, [pc, #92]	; (80017a8 <HAL_UART_RxCpltCallback+0x88>)
 800174c:	7809      	ldrb	r1, [r1, #0]
		if(buf_v!='\n' && buf_v!=0x00) {
 800174e:	290a      	cmp	r1, #10
 8001750:	d108      	bne.n	8001764 <HAL_UART_RxCpltCallback+0x44>
 8001752:	e00d      	b.n	8001770 <HAL_UART_RxCpltCallback+0x50>
	if(huart->Instance==USART2){
		HAL_UART_Transmit(&huart2,(uint8_t *)Rx_Data2, 1,1000000);
		HAL_UART_Receive_IT(&huart2,(uint8_t *)Rx_Data2, 1);
	}
	else if(huart->Instance==UART5){
		if(Rx_Data5_cnt==0) for(n=0;n<150;n++) Rx_Buffer[n] = 0x00;
 8001754:	4815      	ldr	r0, [pc, #84]	; (80017ac <HAL_UART_RxCpltCallback+0x8c>)
 8001756:	4619      	mov	r1, r3
 8001758:	461c      	mov	r4, r3
 800175a:	540c      	strb	r4, [r1, r0]
 800175c:	3101      	adds	r1, #1
 800175e:	2996      	cmp	r1, #150	; 0x96
 8001760:	d1fb      	bne.n	800175a <HAL_UART_RxCpltCallback+0x3a>
 8001762:	e7f2      	b.n	800174a <HAL_UART_RxCpltCallback+0x2a>
		buf_v = Rx_Data5[0];
		if(buf_v!='\n' && buf_v!=0x00) {
 8001764:	b159      	cbz	r1, 800177e <HAL_UART_RxCpltCallback+0x5e>
			Rx_Buffer[Rx_Data5_cnt++] = buf_v;
 8001766:	1c58      	adds	r0, r3, #1
 8001768:	7010      	strb	r0, [r2, #0]
 800176a:	4a10      	ldr	r2, [pc, #64]	; (80017ac <HAL_UART_RxCpltCallback+0x8c>)
 800176c:	54d1      	strb	r1, [r2, r3]
 800176e:	e006      	b.n	800177e <HAL_UART_RxCpltCallback+0x5e>
		}
		else if(buf_v=='\n'){
			Rx_Buffer[Rx_Data5_cnt] = buf_v;
 8001770:	480e      	ldr	r0, [pc, #56]	; (80017ac <HAL_UART_RxCpltCallback+0x8c>)
 8001772:	54c1      	strb	r1, [r0, r3]
			Transfer5 = 1;
 8001774:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <HAL_UART_RxCpltCallback+0x90>)
 8001776:	2101      	movs	r1, #1
 8001778:	7019      	strb	r1, [r3, #0]
			Rx_Data5_cnt = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	7013      	strb	r3, [r2, #0]
		}
		HAL_UART_Receive_IT(&huart5,(uint8_t *)Rx_Data5, 1);
 800177e:	490a      	ldr	r1, [pc, #40]	; (80017a8 <HAL_UART_RxCpltCallback+0x88>)
 8001780:	480c      	ldr	r0, [pc, #48]	; (80017b4 <HAL_UART_RxCpltCallback+0x94>)
 8001782:	2201      	movs	r2, #1
	}
}
 8001784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		else if(buf_v=='\n'){
			Rx_Buffer[Rx_Data5_cnt] = buf_v;
			Transfer5 = 1;
			Rx_Data5_cnt = 0;
		}
		HAL_UART_Receive_IT(&huart5,(uint8_t *)Rx_Data5, 1);
 8001788:	f7ff be57 	b.w	800143a <HAL_UART_Receive_IT>
 800178c:	bd10      	pop	{r4, pc}
 800178e:	bf00      	nop
 8001790:	40004400 	.word	0x40004400
 8001794:	200005c8 	.word	0x200005c8
 8001798:	000f4240 	.word	0x000f4240
 800179c:	2000073c 	.word	0x2000073c
 80017a0:	40005000 	.word	0x40005000
 80017a4:	20000548 	.word	0x20000548
 80017a8:	200006fe 	.word	0x200006fe
 80017ac:	20000668 	.word	0x20000668
 80017b0:	20000545 	.word	0x20000545
 80017b4:	20000628 	.word	0x20000628

080017b8 <HAL_TIM_PeriodElapsedCallback>:
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t snum = 0;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 80017ba:	6803      	ldr	r3, [r0, #0]
 80017bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017c0:	d110      	bne.n	80017e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
		if(DemoCnt==3) DemoCnt = 0;
 80017c2:	4c24      	ldr	r4, [pc, #144]	; (8001854 <HAL_TIM_PeriodElapsedCallback+0x9c>)
		//HAL_UART_Transmit(&huart5,(uint8_t *)&DemoData[DemoCnt],79,1000000);
		HAL_UART_Transmit(&huart5,(uint8_t *)&dt,105,1000000);
 80017c4:	4924      	ldr	r1, [pc, #144]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0xa0>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	uint8_t snum = 0;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
		if(DemoCnt==3) DemoCnt = 0;
 80017c6:	7823      	ldrb	r3, [r4, #0]
		//HAL_UART_Transmit(&huart5,(uint8_t *)&DemoData[DemoCnt],79,1000000);
		HAL_UART_Transmit(&huart5,(uint8_t *)&dt,105,1000000);
 80017c8:	4824      	ldr	r0, [pc, #144]	; (800185c <HAL_TIM_PeriodElapsedCallback+0xa4>)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	uint8_t snum = 0;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
		if(DemoCnt==3) DemoCnt = 0;
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	bf04      	itt	eq
 80017ce:	2300      	moveq	r3, #0
 80017d0:	7023      	strbeq	r3, [r4, #0]
		//HAL_UART_Transmit(&huart5,(uint8_t *)&DemoData[DemoCnt],79,1000000);
		HAL_UART_Transmit(&huart5,(uint8_t *)&dt,105,1000000);
 80017d2:	2269      	movs	r2, #105	; 0x69
 80017d4:	4b22      	ldr	r3, [pc, #136]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80017d6:	f7ff fdd5 	bl	8001384 <HAL_UART_Transmit>
		DemoCnt++;
 80017da:	7823      	ldrb	r3, [r4, #0]
 80017dc:	3301      	adds	r3, #1
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	7023      	strb	r3, [r4, #0]
 80017e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if(htim->Instance==TIM3) {  // 0.5 sec interrupt
 80017e4:	4a1f      	ldr	r2, [pc, #124]	; (8001864 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d133      	bne.n	8001852 <HAL_TIM_PeriodElapsedCallback+0x9a>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017ea:	2120      	movs	r1, #32
 80017ec:	481e      	ldr	r0, [pc, #120]	; (8001868 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80017ee:	4d1f      	ldr	r5, [pc, #124]	; (800186c <HAL_TIM_PeriodElapsedCallback+0xb4>)
		if(TLCD_LS==TLCD_DATA) TLCD_LS = 0;
		for(cnt=TLCD_LS;cnt<TLCD_DATA;cnt++) {
			KETIb[snum++] = KETI[cnt];
 80017f0:	4e1f      	ldr	r6, [pc, #124]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80017f2:	4f20      	ldr	r7, [pc, #128]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0xbc>)
		//HAL_UART_Transmit(&huart5,(uint8_t *)&DemoData[DemoCnt],79,1000000);
		HAL_UART_Transmit(&huart5,(uint8_t *)&dt,105,1000000);
		DemoCnt++;
	}
	else if(htim->Instance==TIM3) {  // 0.5 sec interrupt
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017f4:	f7fe ff12 	bl	800061c <HAL_GPIO_TogglePin>
		if(TLCD_LS==TLCD_DATA) TLCD_LS = 0;
 80017f8:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80017fa:	781a      	ldrb	r2, [r3, #0]
 80017fc:	2a1f      	cmp	r2, #31
 80017fe:	bf04      	itt	eq
 8001800:	2200      	moveq	r2, #0
 8001802:	701a      	strbeq	r2, [r3, #0]
		for(cnt=TLCD_LS;cnt<TLCD_DATA;cnt++) {
 8001804:	7818      	ldrb	r0, [r3, #0]
 8001806:	2100      	movs	r1, #0
 8001808:	b2c0      	uxtb	r0, r0
 800180a:	b2cc      	uxtb	r4, r1
 800180c:	1902      	adds	r2, r0, r4
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	2a1e      	cmp	r2, #30
 8001812:	d803      	bhi.n	800181c <HAL_TIM_PeriodElapsedCallback+0x64>
			KETIb[snum++] = KETI[cnt];
 8001814:	5cba      	ldrb	r2, [r7, r2]
 8001816:	558a      	strb	r2, [r1, r6]
 8001818:	3101      	adds	r1, #1
 800181a:	e7f6      	b.n	800180a <HAL_TIM_PeriodElapsedCallback+0x52>
		}
		for(cnt=0;cnt<TLCD_LS;cnt++) {
 800181c:	2100      	movs	r1, #0
			KETIb[snum++] = KETI[cnt];
 800181e:	4f14      	ldr	r7, [pc, #80]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001820:	f8df e050 	ldr.w	lr, [pc, #80]	; 8001874 <HAL_TIM_PeriodElapsedCallback+0xbc>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		if(TLCD_LS==TLCD_DATA) TLCD_LS = 0;
		for(cnt=TLCD_LS;cnt<TLCD_DATA;cnt++) {
			KETIb[snum++] = KETI[cnt];
		}
		for(cnt=0;cnt<TLCD_LS;cnt++) {
 8001824:	7029      	strb	r1, [r5, #0]
 8001826:	4620      	mov	r0, r4
 8001828:	1b02      	subs	r2, r0, r4
 800182a:	781e      	ldrb	r6, [r3, #0]
 800182c:	b2d2      	uxtb	r2, r2
 800182e:	42b2      	cmp	r2, r6
 8001830:	d206      	bcs.n	8001840 <HAL_TIM_PeriodElapsedCallback+0x88>
			KETIb[snum++] = KETI[cnt];
 8001832:	1c46      	adds	r6, r0, #1
 8001834:	f81e 2002 	ldrb.w	r2, [lr, r2]
 8001838:	543a      	strb	r2, [r7, r0]
 800183a:	2101      	movs	r1, #1
 800183c:	b2f0      	uxtb	r0, r6
 800183e:	e7f3      	b.n	8001828 <HAL_TIM_PeriodElapsedCallback+0x70>
 8001840:	b101      	cbz	r1, 8001844 <HAL_TIM_PeriodElapsedCallback+0x8c>
 8001842:	702a      	strb	r2, [r5, #0]
		}
		TLCD_LS++;
 8001844:	781a      	ldrb	r2, [r3, #0]
 8001846:	3201      	adds	r2, #1
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	701a      	strb	r2, [r3, #0]
		TLCD_ON = 1;
 800184c:	4b0b      	ldr	r3, [pc, #44]	; (800187c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800184e:	2201      	movs	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
 8001852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001854:	20000546 	.word	0x20000546
 8001858:	2000077c 	.word	0x2000077c
 800185c:	20000628 	.word	0x20000628
 8001860:	000f4240 	.word	0x000f4240
 8001864:	40000400 	.word	0x40000400
 8001868:	40020000 	.word	0x40020000
 800186c:	200005ca 	.word	0x200005ca
 8001870:	200005cb 	.word	0x200005cb
 8001874:	20000004 	.word	0x20000004
 8001878:	20000544 	.word	0x20000544
 800187c:	20000547 	.word	0x20000547

08001880 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8001880:	b530      	push	{r4, r5, lr}
 8001882:	b095      	sub	sp, #84	; 0x54

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8001884:	4b28      	ldr	r3, [pc, #160]	; (8001928 <SystemClock_Config+0xa8>)
 8001886:	2100      	movs	r1, #0
 8001888:	9100      	str	r1, [sp, #0]
 800188a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800188c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001890:	641a      	str	r2, [r3, #64]	; 0x40
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	9b00      	ldr	r3, [sp, #0]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800189c:	4b23      	ldr	r3, [pc, #140]	; (800192c <SystemClock_Config+0xac>)
 800189e:	9101      	str	r1, [sp, #4]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	9b01      	ldr	r3, [sp, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018b2:	2301      	movs	r3, #1
 80018b4:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018bc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018be:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018c0:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLN = 180;
 80018c2:	23b4      	movs	r3, #180	; 0xb4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c4:	a807      	add	r0, sp, #28

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018c6:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018c8:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80018ca:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018cc:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018ce:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80018d0:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d2:	f7fe ffdd 	bl	8000890 <HAL_RCC_OscConfig>
 80018d6:	b100      	cbz	r0, 80018da <SystemClock_Config+0x5a>
 80018d8:	e7fe      	b.n	80018d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018da:	f7fe fea3 	bl	8000624 <HAL_PWREx_EnableOverDrive>
 80018de:	b100      	cbz	r0, 80018e2 <SystemClock_Config+0x62>
 80018e0:	e7fe      	b.n	80018e0 <SystemClock_Config+0x60>
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e2:	230f      	movs	r3, #15
 80018e4:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ea:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018ec:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018ee:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018f4:	a802      	add	r0, sp, #8
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f6:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f8:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018fa:	f7fe fedf 	bl	80006bc <HAL_RCC_ClockConfig>
 80018fe:	4604      	mov	r4, r0
 8001900:	b100      	cbz	r0, 8001904 <SystemClock_Config+0x84>
 8001902:	e7fe      	b.n	8001902 <SystemClock_Config+0x82>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 8001904:	f7fe ff8e 	bl	8000824 <HAL_RCC_GetHCLKFreq>
 8001908:	4b09      	ldr	r3, [pc, #36]	; (8001930 <SystemClock_Config+0xb0>)
 800190a:	fbb0 f0f3 	udiv	r0, r0, r3
 800190e:	f7fe fd6d 	bl	80003ec <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001912:	4628      	mov	r0, r5
 8001914:	f7fe fd80 	bl	8000418 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001918:	4622      	mov	r2, r4
 800191a:	4621      	mov	r1, r4
 800191c:	f04f 30ff 	mov.w	r0, #4294967295
 8001920:	f7fe fd24 	bl	800036c <HAL_NVIC_SetPriority>
}
 8001924:	b015      	add	sp, #84	; 0x54
 8001926:	bd30      	pop	{r4, r5, pc}
 8001928:	40023800 	.word	0x40023800
 800192c:	40007000 	.word	0x40007000
 8001930:	000f4240 	.word	0x000f4240

08001934 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8001934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001936:	b0a3      	sub	sp, #140	; 0x8c
	unsigned char snd_str[65]= {0x01,0x01,0x02,0x00,};
 8001938:	2241      	movs	r2, #65	; 0x41
 800193a:	2100      	movs	r1, #0
 800193c:	a811      	add	r0, sp, #68	; 0x44
 800193e:	f000 fe32 	bl	80025a6 <memset>
 8001942:	2501      	movs	r5, #1
 8001944:	2302      	movs	r3, #2
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001946:	2400      	movs	r4, #0

/* USER CODE END 0 */

int main(void)
{
	unsigned char snd_str[65]= {0x01,0x01,0x02,0x00,};
 8001948:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 800194c:	f88d 5044 	strb.w	r5, [sp, #68]	; 0x44
 8001950:	f88d 5045 	strb.w	r5, [sp, #69]	; 0x45
	/* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001954:	f7fe fcc2 	bl	80002dc <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001958:	f7ff ff92 	bl	8001880 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195c:	4b6b      	ldr	r3, [pc, #428]	; (8001b0c <main+0x1d8>)
 800195e:	9405      	str	r4, [sp, #20]
 8001960:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001962:	486b      	ldr	r0, [pc, #428]	; (8001b10 <main+0x1dc>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001964:	f042 0204 	orr.w	r2, r2, #4
 8001968:	631a      	str	r2, [r3, #48]	; 0x30
 800196a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800196c:	f002 0204 	and.w	r2, r2, #4
 8001970:	9205      	str	r2, [sp, #20]
 8001972:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001974:	9406      	str	r4, [sp, #24]
 8001976:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001978:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800197c:	631a      	str	r2, [r3, #48]	; 0x30
 800197e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001980:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001984:	9206      	str	r2, [sp, #24]
 8001986:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	9407      	str	r4, [sp, #28]
 800198a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800198c:	432a      	orrs	r2, r5
 800198e:	631a      	str	r2, [r3, #48]	; 0x30
 8001990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001992:	402a      	ands	r2, r5
 8001994:	9207      	str	r2, [sp, #28]
 8001996:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001998:	9408      	str	r4, [sp, #32]
 800199a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800199c:	f042 0208 	orr.w	r2, r2, #8
 80019a0:	631a      	str	r2, [r3, #48]	; 0x30
 80019a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019a4:	f002 0208 	and.w	r2, r2, #8
 80019a8:	9208      	str	r2, [sp, #32]
 80019aa:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ac:	9409      	str	r4, [sp, #36]	; 0x24
 80019ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019b0:	f042 0202 	orr.w	r2, r2, #2
 80019b4:	631a      	str	r2, [r3, #48]	; 0x30
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	9309      	str	r3, [sp, #36]	; 0x24
 80019be:	9b09      	ldr	r3, [sp, #36]	; 0x24

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019c4:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019c6:	a90c      	add	r1, sp, #48	; 0x30
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80019c8:	4b52      	ldr	r3, [pc, #328]	; (8001b14 <main+0x1e0>)
 80019ca:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80019cc:	f640 470f 	movw	r7, #3087	; 0xc0f
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019d2:	f7fe fd45 	bl	8000460 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019d6:	a90c      	add	r1, sp, #48	; 0x30
 80019d8:	484d      	ldr	r0, [pc, #308]	; (8001b10 <main+0x1dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80019da:	970c      	str	r7, [sp, #48]	; 0x30
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019dc:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019de:	2620      	movs	r6, #32
  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e4:	f7fe fd3c 	bl	8000460 <HAL_GPIO_Init>
  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019e8:	a90c      	add	r1, sp, #48	; 0x30
 80019ea:	484b      	ldr	r0, [pc, #300]	; (8001b18 <main+0x1e4>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019ee:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019f4:	f7fe fd34 	bl	8000460 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80019f8:	4639      	mov	r1, r7
 80019fa:	4622      	mov	r2, r4
 80019fc:	4844      	ldr	r0, [pc, #272]	; (8001b10 <main+0x1dc>)
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 80019fe:	4d47      	ldr	r5, [pc, #284]	; (8001b1c <main+0x1e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001a00:	f7fe fe08 	bl	8000614 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a04:	4844      	ldr	r0, [pc, #272]	; (8001b18 <main+0x1e4>)
 8001a06:	4622      	mov	r2, r4
 8001a08:	4631      	mov	r1, r6
 8001a0a:	f7fe fe03 	bl	8000614 <HAL_GPIO_WritePin>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
 8001a0e:	f242 3728 	movw	r7, #9000	; 0x2328
 8001a12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a16:	e885 0088 	stmia.w	r5, {r3, r7}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 49999;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a1a:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 49999;
 8001a1c:	f24c 334f 	movw	r3, #49999	; 0xc34f
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 9000;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a20:	60ac      	str	r4, [r5, #8]
  htim2.Init.Period = 49999;
 8001a22:	60eb      	str	r3, [r5, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a24:	612c      	str	r4, [r5, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a26:	f7ff faed 	bl	8001004 <HAL_TIM_Base_Init>
 8001a2a:	b100      	cbz	r0, 8001a2e <main+0xfa>
 8001a2c:	e7fe      	b.n	8001a2c <main+0xf8>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a2e:	f44f 5680 	mov.w	r6, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a32:	a90c      	add	r1, sp, #48	; 0x30
 8001a34:	4628      	mov	r0, r5
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a36:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a38:	f7ff f91f 	bl	8000c7a <HAL_TIM_ConfigClockSource>
 8001a3c:	b100      	cbz	r0, 8001a40 <main+0x10c>
 8001a3e:	e7fe      	b.n	8001a3e <main+0x10a>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a40:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a42:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a44:	a90a      	add	r1, sp, #40	; 0x28
 8001a46:	4628      	mov	r0, r5
 8001a48:	f7ff faf6 	bl	8001038 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4c:	b100      	cbz	r0, 8001a50 <main+0x11c>
 8001a4e:	e7fe      	b.n	8001a4e <main+0x11a>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8001a50:	4c33      	ldr	r4, [pc, #204]	; (8001b20 <main+0x1ec>)
 8001a52:	4b34      	ldr	r3, [pc, #208]	; (8001b24 <main+0x1f0>)
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a54:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
 8001a56:	e884 0088 	stmia.w	r4, {r3, r7}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5a:	6120      	str	r0, [r4, #16]
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
 8001a5c:	f241 3387 	movw	r3, #4999	; 0x1387
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a60:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 9000;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 4999;
 8001a62:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a64:	f7ff face 	bl	8001004 <HAL_TIM_Base_Init>
 8001a68:	b100      	cbz	r0, 8001a6c <main+0x138>
 8001a6a:	e7fe      	b.n	8001a6a <main+0x136>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a6c:	a90c      	add	r1, sp, #48	; 0x30
 8001a6e:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a70:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a72:	f7ff f902 	bl	8000c7a <HAL_TIM_ConfigClockSource>
 8001a76:	b100      	cbz	r0, 8001a7a <main+0x146>
 8001a78:	e7fe      	b.n	8001a78 <main+0x144>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a7a:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7c:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a7e:	a90a      	add	r1, sp, #40	; 0x28
 8001a80:	4620      	mov	r0, r4
 8001a82:	f7ff fad9 	bl	8001038 <HAL_TIMEx_MasterConfigSynchronization>
 8001a86:	b100      	cbz	r0, 8001a8a <main+0x156>
 8001a88:	e7fe      	b.n	8001a88 <main+0x154>
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8001a8a:	4c27      	ldr	r4, [pc, #156]	; (8001b28 <main+0x1f4>)
 8001a8c:	4b27      	ldr	r3, [pc, #156]	; (8001b2c <main+0x1f8>)
  htim4.Init.Prescaler = 9000;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a8e:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 9000;
 8001a90:	e884 0088 	stmia.w	r4, {r3, r7}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 999;
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	6120      	str	r0, [r4, #16]
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 9000;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 999;
 8001a96:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a9a:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 9000;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 999;
 8001a9c:	60e3      	str	r3, [r4, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a9e:	f7ff fab1 	bl	8001004 <HAL_TIM_Base_Init>
 8001aa2:	b100      	cbz	r0, 8001aa6 <main+0x172>
 8001aa4:	e7fe      	b.n	8001aa4 <main+0x170>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001aa6:	a90c      	add	r1, sp, #48	; 0x30
 8001aa8:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aaa:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001aac:	f7ff f8e5 	bl	8000c7a <HAL_TIM_ConfigClockSource>
 8001ab0:	b100      	cbz	r0, 8001ab4 <main+0x180>
 8001ab2:	e7fe      	b.n	8001ab2 <main+0x17e>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab4:	900a      	str	r0, [sp, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab6:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ab8:	a90a      	add	r1, sp, #40	; 0x28
 8001aba:	4620      	mov	r0, r4
 8001abc:	f7ff fabc 	bl	8001038 <HAL_TIMEx_MasterConfigSynchronization>
 8001ac0:	b100      	cbz	r0, 8001ac4 <main+0x190>
 8001ac2:	e7fe      	b.n	8001ac2 <main+0x18e>

/* UART5 init function */
static void MX_UART5_Init(void)
{

  huart5.Instance = UART5;
 8001ac4:	4b1a      	ldr	r3, [pc, #104]	; (8001b30 <main+0x1fc>)
  huart5.Init.BaudRate = 115200;
 8001ac6:	4a1b      	ldr	r2, [pc, #108]	; (8001b34 <main+0x200>)
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac8:	6098      	str	r0, [r3, #8]
/* UART5 init function */
static void MX_UART5_Init(void)
{

  huart5.Instance = UART5;
  huart5.Init.BaudRate = 115200;
 8001aca:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
 8001ace:	e883 0014 	stmia.w	r3, {r2, r4}
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001ad2:	60d8      	str	r0, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001ad4:	6118      	str	r0, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001ad6:	220c      	movs	r2, #12
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad8:	6198      	str	r0, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ada:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001adc:	4618      	mov	r0, r3
  huart5.Instance = UART5;
  huart5.Init.BaudRate = 115200;
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
  huart5.Init.StopBits = UART_STOPBITS_1;
  huart5.Init.Parity = UART_PARITY_NONE;
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001ade:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001ae0:	f7ff fc22 	bl	8001328 <HAL_UART_Init>
 8001ae4:	b100      	cbz	r0, 8001ae8 <main+0x1b4>
 8001ae6:	e7fe      	b.n	8001ae6 <main+0x1b2>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8001ae8:	4813      	ldr	r0, [pc, #76]	; (8001b38 <main+0x204>)
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <main+0x208>)
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001aec:	220c      	movs	r2, #12
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8001aee:	e880 0018 	stmia.w	r0, {r3, r4}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001af2:	2300      	movs	r3, #0
 8001af4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001af6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001af8:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001afa:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001afc:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001afe:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b00:	f7ff fc12 	bl	8001328 <HAL_UART_Init>
 8001b04:	4601      	mov	r1, r0
 8001b06:	b1d8      	cbz	r0, 8001b40 <main+0x20c>
 8001b08:	e7fe      	b.n	8001b08 <main+0x1d4>
 8001b0a:	bf00      	nop
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020800 	.word	0x40020800
 8001b14:	10120000 	.word	0x10120000
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	20000700 	.word	0x20000700
 8001b20:	200005ec 	.word	0x200005ec
 8001b24:	40000400 	.word	0x40000400
 8001b28:	20000588 	.word	0x20000588
 8001b2c:	40000800 	.word	0x40000800
 8001b30:	20000628 	.word	0x20000628
 8001b34:	40005000 	.word	0x40005000
 8001b38:	2000073c 	.word	0x2000073c
 8001b3c:	40004400 	.word	0x40004400
  MX_UART5_Init();
  MX_USART2_UART_Init();

  /* USER CODE BEGIN 2 */

  memset(dt,0x00,105);
 8001b40:	2269      	movs	r2, #105	; 0x69
 8001b42:	4842      	ldr	r0, [pc, #264]	; (8001c4c <main+0x318>)
 8001b44:	f000 fd2f 	bl	80025a6 <memset>
  memcpy(dt,"at+data=0001A5:",15);
 8001b48:	4b41      	ldr	r3, [pc, #260]	; (8001c50 <main+0x31c>)
 8001b4a:	4a40      	ldr	r2, [pc, #256]	; (8001c4c <main+0x318>)
 8001b4c:	f103 010c 	add.w	r1, r3, #12
 8001b50:	4615      	mov	r5, r2
 8001b52:	f853 0b04 	ldr.w	r0, [r3], #4
 8001b56:	f842 0b04 	str.w	r0, [r2], #4
 8001b5a:	428b      	cmp	r3, r1
 8001b5c:	d1f9      	bne.n	8001b52 <main+0x21e>
 8001b5e:	8819      	ldrh	r1, [r3, #0]
 8001b60:	789b      	ldrb	r3, [r3, #2]
 8001b62:	7093      	strb	r3, [r2, #2]
 8001b64:	8011      	strh	r1, [r2, #0]
  e = base64_encode(snd_str,65,&elen);
 8001b66:	a811      	add	r0, sp, #68	; 0x44
 8001b68:	4a3a      	ldr	r2, [pc, #232]	; (8001c54 <main+0x320>)
 8001b6a:	4c3b      	ldr	r4, [pc, #236]	; (8001c58 <main+0x324>)
 8001b6c:	2141      	movs	r1, #65	; 0x41
 8001b6e:	f7ff fd6d 	bl	800164c <base64_encode>
  memcpy(dt+15,e+0,88);
 8001b72:	2258      	movs	r2, #88	; 0x58

  /* USER CODE BEGIN 2 */

  memset(dt,0x00,105);
  memcpy(dt,"at+data=0001A5:",15);
  e = base64_encode(snd_str,65,&elen);
 8001b74:	4601      	mov	r1, r0
 8001b76:	6020      	str	r0, [r4, #0]
  memcpy(dt+15,e+0,88);
 8001b78:	4838      	ldr	r0, [pc, #224]	; (8001c5c <main+0x328>)
 8001b7a:	f000 fd09 	bl	8002590 <memcpy>
  dt[103] = '\r';
 8001b7e:	230d      	movs	r3, #13
 8001b80:	f885 3067 	strb.w	r3, [r5, #103]	; 0x67
  dt[104] = '\n';
 8001b84:	230a      	movs	r3, #10
 8001b86:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
 8001b8a:	4626      	mov	r6, r4

 	//DemoData[0][77] = DemoData[1][77] = DemoData[2][77] = '\r';
 	//DemoData[0][78] = DemoData[1][78] = DemoData[2][78] = '\n';

 	// 1byte   .
	while(HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_Data2, 1)!=HAL_OK);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4934      	ldr	r1, [pc, #208]	; (8001c60 <main+0x32c>)
 8001b90:	4834      	ldr	r0, [pc, #208]	; (8001c64 <main+0x330>)
 8001b92:	f7ff fc52 	bl	800143a <HAL_UART_Receive_IT>
 8001b96:	2800      	cmp	r0, #0
 8001b98:	d1f8      	bne.n	8001b8c <main+0x258>
	while(HAL_UART_Receive_IT(&huart5, (uint8_t *)Rx_Data5, 1)!=HAL_OK);
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	4932      	ldr	r1, [pc, #200]	; (8001c68 <main+0x334>)
 8001b9e:	4833      	ldr	r0, [pc, #204]	; (8001c6c <main+0x338>)
 8001ba0:	f7ff fc4b 	bl	800143a <HAL_UART_Receive_IT>
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d1f8      	bne.n	8001b9a <main+0x266>
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8001ba8:	4831      	ldr	r0, [pc, #196]	; (8001c70 <main+0x33c>)
 8001baa:	f7ff f85b 	bl	8000c64 <HAL_TIM_Base_Start_IT>
 8001bae:	2800      	cmp	r0, #0
 8001bb0:	d1fa      	bne.n	8001ba8 <main+0x274>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8001bb2:	4830      	ldr	r0, [pc, #192]	; (8001c74 <main+0x340>)
 8001bb4:	f7ff f856 	bl	8000c64 <HAL_TIM_Base_Start_IT>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d1fa      	bne.n	8001bb2 <main+0x27e>
	while(HAL_TIM_Base_Start_IT(&htim4)!=HAL_OK);
 8001bbc:	482e      	ldr	r0, [pc, #184]	; (8001c78 <main+0x344>)
 8001bbe:	f7ff f851 	bl	8000c64 <HAL_TIM_Base_Start_IT>
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d1f9      	bne.n	8001bbc <main+0x288>

	// LCD  GPIOC . RS,E, D4,D5,D6,D7
	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
 8001bc8:	2308      	movs	r3, #8
 8001bca:	9302      	str	r3, [sp, #8]
 8001bcc:	2502      	movs	r5, #2
 8001bce:	2304      	movs	r3, #4
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bdc:	4827      	ldr	r0, [pc, #156]	; (8001c7c <main+0x348>)
 8001bde:	9500      	str	r5, [sp, #0]
 8001be0:	f000 f9e4 	bl	8001fac <TLCD_Init>
	TLCD_Puts(1,0,"****************");
 8001be4:	4a26      	ldr	r2, [pc, #152]	; (8001c80 <main+0x34c>)
 8001be6:	4621      	mov	r1, r4
 8001be8:	2001      	movs	r0, #1
 8001bea:	f000 fa6e 	bl	80020ca <TLCD_Puts>
	TLCD_Puts(2,0,"* LoRA  Device *");
 8001bee:	4a25      	ldr	r2, [pc, #148]	; (8001c84 <main+0x350>)
 8001bf0:	4621      	mov	r1, r4
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f000 fa69 	bl	80020ca <TLCD_Puts>

  /* USER CODE END 2 */
	HAL_UART_Transmit(&huart2,(uint8_t *)"This is \r\n",10,1000000);
 8001bf8:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <main+0x354>)
 8001bfa:	4924      	ldr	r1, [pc, #144]	; (8001c8c <main+0x358>)
 8001bfc:	4819      	ldr	r0, [pc, #100]	; (8001c64 <main+0x330>)
 8001bfe:	220a      	movs	r2, #10
 8001c00:	f7ff fbc0 	bl	8001384 <HAL_UART_Transmit>
  while (1)
  {
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
	  if(TLCD_ON) {
 8001c04:	4d22      	ldr	r5, [pc, #136]	; (8001c90 <main+0x35c>)
 8001c06:	782b      	ldrb	r3, [r5, #0]
 8001c08:	b133      	cbz	r3, 8001c18 <main+0x2e4>
		  TLCD_Puts(1,0,KETIb);
 8001c0a:	4a22      	ldr	r2, [pc, #136]	; (8001c94 <main+0x360>)
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	2001      	movs	r0, #1
 8001c10:	f000 fa5b 	bl	80020ca <TLCD_Puts>
		  TLCD_ON = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	702b      	strb	r3, [r5, #0]
	  }
	  HAL_UART_Transmit(&huart2,(uint8_t *)e,88,1000000);
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <main+0x354>)
 8001c1a:	6831      	ldr	r1, [r6, #0]
 8001c1c:	4811      	ldr	r0, [pc, #68]	; (8001c64 <main+0x330>)
	  HAL_Delay(1000000);
	  // uart5    usart2 .
	  if(Transfer5 == 1) {
 8001c1e:	4c1e      	ldr	r4, [pc, #120]	; (8001c98 <main+0x364>)
  /* USER CODE BEGIN 3 */
	  if(TLCD_ON) {
		  TLCD_Puts(1,0,KETIb);
		  TLCD_ON = 0;
	  }
	  HAL_UART_Transmit(&huart2,(uint8_t *)e,88,1000000);
 8001c20:	2258      	movs	r2, #88	; 0x58
 8001c22:	f7ff fbaf 	bl	8001384 <HAL_UART_Transmit>
	  HAL_Delay(1000000);
 8001c26:	4818      	ldr	r0, [pc, #96]	; (8001c88 <main+0x354>)
 8001c28:	f7fe fb80 	bl	800032c <HAL_Delay>
	  // uart5    usart2 .
	  if(Transfer5 == 1) {
 8001c2c:	7823      	ldrb	r3, [r4, #0]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d1e9      	bne.n	8001c06 <main+0x2d2>
		  HAL_UART_Transmit(&huart2,(uint8_t *)Rx_Buffer,strlen((char *)Rx_Buffer),1000000);
 8001c32:	481a      	ldr	r0, [pc, #104]	; (8001c9c <main+0x368>)
 8001c34:	f7fe fae6 	bl	8000204 <strlen>
 8001c38:	4b13      	ldr	r3, [pc, #76]	; (8001c88 <main+0x354>)
 8001c3a:	4918      	ldr	r1, [pc, #96]	; (8001c9c <main+0x368>)
 8001c3c:	b282      	uxth	r2, r0
 8001c3e:	4809      	ldr	r0, [pc, #36]	; (8001c64 <main+0x330>)
 8001c40:	f7ff fba0 	bl	8001384 <HAL_UART_Transmit>
		  Transfer5 = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	7023      	strb	r3, [r4, #0]
 8001c48:	e7dc      	b.n	8001c04 <main+0x2d0>
 8001c4a:	bf00      	nop
 8001c4c:	2000077c 	.word	0x2000077c
 8001c50:	08002888 	.word	0x08002888
 8001c54:	200007f0 	.word	0x200007f0
 8001c58:	200007e8 	.word	0x200007e8
 8001c5c:	2000078b 	.word	0x2000078b
 8001c60:	200005c8 	.word	0x200005c8
 8001c64:	2000073c 	.word	0x2000073c
 8001c68:	200006fe 	.word	0x200006fe
 8001c6c:	20000628 	.word	0x20000628
 8001c70:	20000700 	.word	0x20000700
 8001c74:	200005ec 	.word	0x200005ec
 8001c78:	20000588 	.word	0x20000588
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	08002898 	.word	0x08002898
 8001c84:	080028a9 	.word	0x080028a9
 8001c88:	000f4240 	.word	0x000f4240
 8001c8c:	080028ba 	.word	0x080028ba
 8001c90:	20000547 	.word	0x20000547
 8001c94:	200005cb 	.word	0x200005cb
 8001c98:	20000545 	.word	0x20000545
 8001c9c:	20000668 	.word	0x20000668

08001ca0 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ca2:	2007      	movs	r0, #7
 8001ca4:	f7fe fb50 	bl	8000348 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001ca8:	2200      	movs	r2, #0
 8001caa:	4611      	mov	r1, r2
 8001cac:	f06f 000b 	mvn.w	r0, #11
 8001cb0:	f7fe fb5c 	bl	800036c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	f06f 000a 	mvn.w	r0, #10
 8001cbc:	f7fe fb56 	bl	800036c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	f06f 0009 	mvn.w	r0, #9
 8001cc8:	f7fe fb50 	bl	800036c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	4611      	mov	r1, r2
 8001cd0:	f06f 0004 	mvn.w	r0, #4
 8001cd4:	f7fe fb4a 	bl	800036c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	4611      	mov	r1, r2
 8001cdc:	f06f 0003 	mvn.w	r0, #3
 8001ce0:	f7fe fb44 	bl	800036c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	f06f 0001 	mvn.w	r0, #1
 8001cec:	f7fe fb3e 	bl	800036c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001cfc:	f7fe bb36 	b.w	800036c <HAL_NVIC_SetPriority>

08001d00 <HAL_TIM_Base_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d00:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM2)
 8001d02:	6803      	ldr	r3, [r0, #0]
 8001d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d08:	d112      	bne.n	8001d30 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8001d10:	9201      	str	r2, [sp, #4]
 8001d12:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d14:	f041 0101 	orr.w	r1, r1, #1
 8001d18:	6419      	str	r1, [r3, #64]	; 0x40
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	f003 0301 	and.w	r3, r3, #1
 8001d20:	9301      	str	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d22:	201c      	movs	r0, #28
 8001d24:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d26:	9b01      	ldr	r3, [sp, #4]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d28:	f7fe fb20 	bl	800036c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d2c:	201c      	movs	r0, #28
 8001d2e:	e028      	b.n	8001d82 <HAL_TIM_Base_MspInit+0x82>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8001d30:	4a16      	ldr	r2, [pc, #88]	; (8001d8c <HAL_TIM_Base_MspInit+0x8c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d111      	bne.n	8001d5a <HAL_TIM_Base_MspInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d36:	2200      	movs	r2, #0
 8001d38:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <HAL_TIM_Base_MspInit+0x90>)
 8001d3a:	9202      	str	r2, [sp, #8]
 8001d3c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d3e:	f041 0102 	orr.w	r1, r1, #2
 8001d42:	6419      	str	r1, [r3, #64]	; 0x40
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	9302      	str	r3, [sp, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d4c:	201d      	movs	r0, #29
 8001d4e:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d50:	9b02      	ldr	r3, [sp, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d52:	f7fe fb0b 	bl	800036c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d56:	201d      	movs	r0, #29
 8001d58:	e013      	b.n	8001d82 <HAL_TIM_Base_MspInit+0x82>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	; (8001d94 <HAL_TIM_Base_MspInit+0x94>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d112      	bne.n	8001d86 <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d60:	2200      	movs	r2, #0
 8001d62:	4b0b      	ldr	r3, [pc, #44]	; (8001d90 <HAL_TIM_Base_MspInit+0x90>)
 8001d64:	9203      	str	r2, [sp, #12]
 8001d66:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d68:	f041 0104 	orr.w	r1, r1, #4
 8001d6c:	6419      	str	r1, [r3, #64]	; 0x40
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	9303      	str	r3, [sp, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d76:	201e      	movs	r0, #30
 8001d78:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d7a:	9b03      	ldr	r3, [sp, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001d7c:	f7fe faf6 	bl	800036c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d80:	201e      	movs	r0, #30
 8001d82:	f7fe fb27 	bl	80003d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d86:	b005      	add	sp, #20
 8001d88:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40000800 	.word	0x40000800

08001d98 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART5)
 8001d9c:	6803      	ldr	r3, [r0, #0]
 8001d9e:	4a2d      	ldr	r2, [pc, #180]	; (8001e54 <HAL_UART_MspInit+0xbc>)
 8001da0:	4293      	cmp	r3, r2
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001da2:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART5)
 8001da4:	d12e      	bne.n	8001e04 <HAL_UART_MspInit+0x6c>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001da6:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <HAL_UART_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001da8:	482c      	ldr	r0, [pc, #176]	; (8001e5c <HAL_UART_MspInit+0xc4>)
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001daa:	2500      	movs	r5, #0
 8001dac:	9501      	str	r5, [sp, #4]
 8001dae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001db0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001db4:	641a      	str	r2, [r3, #64]	; 0x40
 8001db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dbc:	9301      	str	r3, [sp, #4]
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dbe:	2402      	movs	r4, #2
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001dc0:	9b01      	ldr	r3, [sp, #4]
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	9404      	str	r4, [sp, #16]
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dc8:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001dce:	2608      	movs	r6, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd0:	a903      	add	r1, sp, #12
  
    /**UART5 GPIO Configuration    
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dd2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd4:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001dda:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ddc:	f7fe fb40 	bl	8000460 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001de0:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de2:	a903      	add	r1, sp, #12
 8001de4:	481e      	ldr	r0, [pc, #120]	; (8001e60 <HAL_UART_MspInit+0xc8>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001de6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dea:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001df0:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001df2:	f7fe fb35 	bl	8000460 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 2);
 8001df6:	2035      	movs	r0, #53	; 0x35
 8001df8:	4622      	mov	r2, r4
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	f7fe fab6 	bl	800036c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001e00:	2035      	movs	r0, #53	; 0x35
 8001e02:	e022      	b.n	8001e4a <HAL_UART_MspInit+0xb2>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8001e04:	4a17      	ldr	r2, [pc, #92]	; (8001e64 <HAL_UART_MspInit+0xcc>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d121      	bne.n	8001e4e <HAL_UART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e0a:	2400      	movs	r4, #0
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <HAL_UART_MspInit+0xc0>)
 8001e0e:	9402      	str	r4, [sp, #8]
 8001e10:	6c19      	ldr	r1, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e12:	4815      	ldr	r0, [pc, #84]	; (8001e68 <HAL_UART_MspInit+0xd0>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e14:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8001e18:	6419      	str	r1, [r3, #64]	; 0x40
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e20:	9302      	str	r3, [sp, #8]
 8001e22:	9b02      	ldr	r3, [sp, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e24:	230c      	movs	r3, #12
 8001e26:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	a903      	add	r1, sp, #12
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e36:	2307      	movs	r3, #7
 8001e38:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	f7fe fb11 	bl	8000460 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e3e:	2026      	movs	r0, #38	; 0x26
 8001e40:	4622      	mov	r2, r4
 8001e42:	4621      	mov	r1, r4
 8001e44:	f7fe fa92 	bl	800036c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e48:	2026      	movs	r0, #38	; 0x26
 8001e4a:	f7fe fac3 	bl	80003d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e4e:	b008      	add	sp, #32
 8001e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e54:	40005000 	.word	0x40005000
 8001e58:	40023800 	.word	0x40023800
 8001e5c:	40020800 	.word	0x40020800
 8001e60:	40020c00 	.word	0x40020c00
 8001e64:	40004400 	.word	0x40004400
 8001e68:	40020000 	.word	0x40020000

08001e6c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001e6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6e:	f7fe fa4f 	bl	8000310 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8001e76:	f7fe badc 	b.w	8000432 <HAL_SYSTICK_IRQHandler>
	...

08001e7c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e7c:	4801      	ldr	r0, [pc, #4]	; (8001e84 <TIM2_IRQHandler+0x8>)
 8001e7e:	f7fe bfba 	b.w	8000df6 <HAL_TIM_IRQHandler>
 8001e82:	bf00      	nop
 8001e84:	20000700 	.word	0x20000700

08001e88 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e88:	4801      	ldr	r0, [pc, #4]	; (8001e90 <TIM3_IRQHandler+0x8>)
 8001e8a:	f7fe bfb4 	b.w	8000df6 <HAL_TIM_IRQHandler>
 8001e8e:	bf00      	nop
 8001e90:	200005ec 	.word	0x200005ec

08001e94 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e94:	4801      	ldr	r0, [pc, #4]	; (8001e9c <TIM4_IRQHandler+0x8>)
 8001e96:	f7fe bfae 	b.w	8000df6 <HAL_TIM_IRQHandler>
 8001e9a:	bf00      	nop
 8001e9c:	20000588 	.word	0x20000588

08001ea0 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ea0:	4801      	ldr	r0, [pc, #4]	; (8001ea8 <USART2_IRQHandler+0x8>)
 8001ea2:	f7ff bb2b 	b.w	80014fc <HAL_UART_IRQHandler>
 8001ea6:	bf00      	nop
 8001ea8:	2000073c 	.word	0x2000073c

08001eac <UART5_IRQHandler>:
void UART5_IRQHandler(void)
{
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001eac:	4801      	ldr	r0, [pc, #4]	; (8001eb4 <UART5_IRQHandler+0x8>)
 8001eae:	f7ff bb25 	b.w	80014fc <HAL_UART_IRQHandler>
 8001eb2:	bf00      	nop
 8001eb4:	20000628 	.word	0x20000628

08001eb8 <TLCD_Enable>:
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
}

void	TLCD_Enable()
{
 8001eb8:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8001eba:	4d0e      	ldr	r5, [pc, #56]	; (8001ef4 <TLCD_Enable+0x3c>)
 8001ebc:	4c0e      	ldr	r4, [pc, #56]	; (8001ef8 <TLCD_Enable+0x40>)
 8001ebe:	8829      	ldrh	r1, [r5, #0]
 8001ec0:	6820      	ldr	r0, [r4, #0]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f7fe fba6 	bl	8000614 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001ec8:	2002      	movs	r0, #2
 8001eca:	f7fe fa2f 	bl	800032c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8001ece:	8829      	ldrh	r1, [r5, #0]
 8001ed0:	6820      	ldr	r0, [r4, #0]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f7fe fb9e 	bl	8000614 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001ed8:	2002      	movs	r0, #2
 8001eda:	f7fe fa27 	bl	800032c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 8001ede:	6820      	ldr	r0, [r4, #0]
 8001ee0:	8829      	ldrh	r1, [r5, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f7fe fb96 	bl	8000614 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001ee8:	2028      	movs	r0, #40	; 0x28
}
 8001eea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
	HAL_Delay(2);
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
	HAL_Delay(40);
 8001eee:	f7fe ba1d 	b.w	800032c <HAL_Delay>
 8001ef2:	bf00      	nop
 8001ef4:	20000804 	.word	0x20000804
 8001ef8:	200007f4 	.word	0x200007f4

08001efc <TLCD_4BitWrite>:
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 8001efc:	b538      	push	{r3, r4, r5, lr}
 8001efe:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <TLCD_4BitWrite+0x64>)
 8001f00:	4c18      	ldr	r4, [pc, #96]	; (8001f64 <TLCD_4BitWrite+0x68>)
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8001f02:	8819      	ldrh	r1, [r3, #0]
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8001f04:	f010 0201 	ands.w	r2, r0, #1
	TLCD_Cmd( 0x01 );
	HAL_Delay(2000);  // 2ms
}

void	TLCD_4BitWrite(BYTE c)
{
 8001f08:	4605      	mov	r5, r0
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 8001f0a:	bf18      	it	ne
 8001f0c:	2201      	movne	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8001f0e:	6820      	ldr	r0, [r4, #0]
 8001f10:	f7fe fb80 	bl	8000614 <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 8001f14:	f005 0102 	and.w	r1, r5, #2
 8001f18:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <TLCD_4BitWrite+0x6c>)
 8001f1e:	b101      	cbz	r1, 8001f22 <TLCD_4BitWrite+0x26>
 8001f20:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8001f22:	8819      	ldrh	r1, [r3, #0]
 8001f24:	6820      	ldr	r0, [r4, #0]
 8001f26:	f7fe fb75 	bl	8000614 <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 8001f2a:	f005 0104 	and.w	r1, r5, #4
 8001f2e:	f001 02ff 	and.w	r2, r1, #255	; 0xff
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <TLCD_4BitWrite+0x70>)
 8001f34:	b101      	cbz	r1, 8001f38 <TLCD_4BitWrite+0x3c>
 8001f36:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8001f38:	8819      	ldrh	r1, [r3, #0]
 8001f3a:	6820      	ldr	r0, [r4, #0]

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8001f3c:	f005 0508 	and.w	r5, r5, #8

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 8001f40:	f7fe fb68 	bl	8000614 <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 8001f44:	f005 02ff 	and.w	r2, r5, #255	; 0xff
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <TLCD_4BitWrite+0x74>)
 8001f4a:	b105      	cbz	r5, 8001f4e <TLCD_4BitWrite+0x52>
 8001f4c:	2201      	movs	r2, #1
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 8001f4e:	8819      	ldrh	r1, [r3, #0]
 8001f50:	6820      	ldr	r0, [r4, #0]
 8001f52:	f7fe fb5f 	bl	8000614 <HAL_GPIO_WritePin>
	TLCD_Enable();
}
 8001f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
	TLCD_Enable();
 8001f5a:	f7ff bfad 	b.w	8001eb8 <TLCD_Enable>
 8001f5e:	bf00      	nop
 8001f60:	2000080c 	.word	0x2000080c
 8001f64:	200007f4 	.word	0x200007f4
 8001f68:	200007fc 	.word	0x200007fc
 8001f6c:	200007f8 	.word	0x200007f8
 8001f70:	20000800 	.word	0x20000800

08001f74 <TNLD_Send>:
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8001f74:	b510      	push	{r4, lr}
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8001f76:	460a      	mov	r2, r1
{
	TNLD_Send(v,HIGH);
}

void	TNLD_Send(uint8_t v,uint8_t m)
{
 8001f78:	4604      	mov	r4, r0
 8001f7a:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <TNLD_Send+0x28>)
 8001f7c:	4808      	ldr	r0, [pc, #32]	; (8001fa0 <TNLD_Send+0x2c>)
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 8001f7e:	b101      	cbz	r1, 8001f82 <TNLD_Send+0xe>
 8001f80:	2201      	movs	r2, #1
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 8001f82:	8801      	ldrh	r1, [r0, #0]
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	f7fe fb45 	bl	8000614 <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 8001f8a:	0920      	lsrs	r0, r4, #4
 8001f8c:	f7ff ffb6 	bl	8001efc <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 8001f90:	4620      	mov	r0, r4
}
 8001f92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);

	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
 8001f96:	f7ff bfb1 	b.w	8001efc <TLCD_4BitWrite>
 8001f9a:	bf00      	nop
 8001f9c:	200007f4 	.word	0x200007f4
 8001fa0:	20000808 	.word	0x20000808

08001fa4 <TLCD_Cmd>:
	HAL_Delay(40);
}

void 	TLCD_Cmd(BYTE cmd)
{
	TNLD_Send(cmd,LOW);
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	f7ff bfe5 	b.w	8001f74 <TNLD_Send>
	...

08001fac <TLCD_Init>:
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8001fac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
 8001fb0:	f8df e0e4 	ldr.w	lr, [pc, #228]	; 8002098 <TLCD_Init+0xec>
 8001fb4:	f8ce 0000 	str.w	r0, [lr]
	TRS = RS;
 8001fb8:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 800209c <TLCD_Init+0xf0>
 8001fbc:	f8ce 1000 	str.w	r1, [lr]
	TEN = EN;
 8001fc0:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 80020a0 <TLCD_Init+0xf4>
 8001fc4:	f8ce 2000 	str.w	r2, [lr]
	TData4 = Data4;
 8001fc8:	f8df e0d8 	ldr.w	lr, [pc, #216]	; 80020a4 <TLCD_Init+0xf8>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8001fcc:	b086      	sub	sp, #24
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
 8001fce:	f8ce 3000 	str.w	r3, [lr]
	TData5 = Data5;
 8001fd2:	f8df e0d4 	ldr.w	lr, [pc, #212]	; 80020a8 <TLCD_Init+0xfc>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8001fd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30

	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
 8001fd8:	f8ce 5000 	str.w	r5, [lr]
	TData6 = Data6;
 8001fdc:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 80020ac <TLCD_Init+0x100>
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8001fe0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8001fe2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
	GPIOx = GPIOn;
	TRS = RS;
	TEN = EN;
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
 8001fe4:	f8ce 7000 	str.w	r7, [lr]
	TData7 = Data7;
 8001fe8:	f8df e0c4 	ldr.w	lr, [pc, #196]	; 80020b0 <TLCD_Init+0x104>
 8001fec:	f8ce 4000 	str.w	r4, [lr]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8001ff0:	433c      	orrs	r4, r7
 8001ff2:	432c      	orrs	r4, r5
 8001ff4:	431c      	orrs	r4, r3
 8001ff6:	4322      	orrs	r2, r4
 8001ff8:	ea42 0401 	orr.w	r4, r2, r1
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8001ffc:	2503      	movs	r5, #3
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8001ffe:	4606      	mov	r6, r0
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002000:	2701      	movs	r7, #1
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002002:	f04f 0800 	mov.w	r8, #0
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8002006:	a901      	add	r1, sp, #4
	TData4 = Data4;
	TData5 = Data5;
	TData6 = Data6;
	TData7 = Data7;

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8002008:	9401      	str	r4, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200a:	9702      	str	r7, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	f8cd 800c 	str.w	r8, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8002010:	9504      	str	r5, [sp, #16]
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8002012:	f7fe fa25 	bl	8000460 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8002016:	4642      	mov	r2, r8
 8002018:	b2a1      	uxth	r1, r4
 800201a:	4630      	mov	r0, r6
 800201c:	f7fe fafa 	bl	8000614 <HAL_GPIO_WritePin>
	HAL_Delay(10000);  // 10ms
 8002020:	f242 7010 	movw	r0, #10000	; 0x2710
 8002024:	f7fe f982 	bl	800032c <HAL_Delay>

	TLCD_4BitWrite(0x03);
 8002028:	4628      	mov	r0, r5
 800202a:	f7ff ff67 	bl	8001efc <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 800202e:	f241 3088 	movw	r0, #5000	; 0x1388
 8002032:	f7fe f97b 	bl	800032c <HAL_Delay>
	TLCD_4BitWrite(0x03);
 8002036:	4628      	mov	r0, r5
 8002038:	f7ff ff60 	bl	8001efc <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 800203c:	f241 3088 	movw	r0, #5000	; 0x1388
 8002040:	f7fe f974 	bl	800032c <HAL_Delay>
	TLCD_4BitWrite(0x03);
 8002044:	4628      	mov	r0, r5
 8002046:	f7ff ff59 	bl	8001efc <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 800204a:	f241 3088 	movw	r0, #5000	; 0x1388
 800204e:	f7fe f96d 	bl	800032c <HAL_Delay>
	TLCD_4BitWrite(0x02);
 8002052:	2002      	movs	r0, #2
 8002054:	f7ff ff52 	bl	8001efc <TLCD_4BitWrite>
	HAL_Delay(5000);   // 5ms
 8002058:	f241 3088 	movw	r0, #5000	; 0x1388
 800205c:	f7fe f966 	bl	800032c <HAL_Delay>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 8002060:	2028      	movs	r0, #40	; 0x28
 8002062:	f7ff ff9f 	bl	8001fa4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8002066:	2028      	movs	r0, #40	; 0x28
 8002068:	f7fe f960 	bl	800032c <HAL_Delay>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 800206c:	200c      	movs	r0, #12
 800206e:	f7ff ff99 	bl	8001fa4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 8002072:	2028      	movs	r0, #40	; 0x28
 8002074:	f7fe f95a 	bl	800032c <HAL_Delay>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 8002078:	2006      	movs	r0, #6
 800207a:	f7ff ff93 	bl	8001fa4 <TLCD_Cmd>
	HAL_Delay(40);  // 40us
 800207e:	2028      	movs	r0, #40	; 0x28
 8002080:	f7fe f954 	bl	800032c <HAL_Delay>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8002084:	4638      	mov	r0, r7
 8002086:	f7ff ff8d 	bl	8001fa4 <TLCD_Cmd>
	HAL_Delay(2000);  // 2ms
 800208a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800208e:	f7fe f94d 	bl	800032c <HAL_Delay>
}
 8002092:	b006      	add	sp, #24
 8002094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002098:	200007f4 	.word	0x200007f4
 800209c:	20000808 	.word	0x20000808
 80020a0:	20000804 	.word	0x20000804
 80020a4:	2000080c 	.word	0x2000080c
 80020a8:	200007fc 	.word	0x200007fc
 80020ac:	200007f8 	.word	0x200007f8
 80020b0:	20000800 	.word	0x20000800

080020b4 <TLCD_Write>:
	TNLD_Send(cmd,LOW);
}

void	TLCD_Write(BYTE v)
{
	TNLD_Send(v,HIGH);
 80020b4:	2101      	movs	r1, #1
 80020b6:	f7ff bf5d 	b.w	8001f74 <TNLD_Send>

080020ba <TLCD_Putc>:
	TLCD_4BitWrite(v>>4);
	TLCD_4BitWrite(v);
}

void	TLCD_Putc(char c)
{
 80020ba:	b508      	push	{r3, lr}
	TLCD_Write((BYTE)c);
 80020bc:	f7ff fffa 	bl	80020b4 <TLCD_Write>
	HAL_Delay(1);
 80020c0:	2001      	movs	r0, #1
}
 80020c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void	TLCD_Putc(char c)
{
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
 80020c6:	f7fe b931 	b.w	800032c <HAL_Delay>

080020ca <TLCD_Puts>:
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
 80020ca:	2801      	cmp	r0, #1
	else 			TLCD_Cmd(0xC0+n);
 80020cc:	bf18      	it	ne
 80020ce:	f1a1 0040 	subne.w	r0, r1, #64	; 0x40
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 80020d2:	b510      	push	{r4, lr}
	if(line==1)		TLCD_Cmd(0x80+n);
 80020d4:	bf0c      	ite	eq
 80020d6:	f081 0080 	eoreq.w	r0, r1, #128	; 0x80
	else 			TLCD_Cmd(0xC0+n);
 80020da:	b2c0      	uxtbne	r0, r0
	TLCD_Write((BYTE)c);
	HAL_Delay(1);
}

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 80020dc:	4614      	mov	r4, r2
	if(line==1)		TLCD_Cmd(0x80+n);
	else 			TLCD_Cmd(0xC0+n);
 80020de:	f7ff ff61 	bl	8001fa4 <TLCD_Cmd>
 80020e2:	3c01      	subs	r4, #1

	while(*s) {
 80020e4:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80020e8:	b110      	cbz	r0, 80020f0 <TLCD_Puts+0x26>
		TLCD_Putc(*s);
 80020ea:	f7ff ffe6 	bl	80020ba <TLCD_Putc>
 80020ee:	e7f9      	b.n	80020e4 <TLCD_Puts+0x1a>
		s++;
	}
}
 80020f0:	bd10      	pop	{r4, pc}
	...

080020f4 <__libc_init_array>:
 80020f4:	b570      	push	{r4, r5, r6, lr}
 80020f6:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <__libc_init_array+0x3c>)
 80020f8:	4c0e      	ldr	r4, [pc, #56]	; (8002134 <__libc_init_array+0x40>)
 80020fa:	1ae4      	subs	r4, r4, r3
 80020fc:	10a4      	asrs	r4, r4, #2
 80020fe:	2500      	movs	r5, #0
 8002100:	461e      	mov	r6, r3
 8002102:	42a5      	cmp	r5, r4
 8002104:	d004      	beq.n	8002110 <__libc_init_array+0x1c>
 8002106:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800210a:	4798      	blx	r3
 800210c:	3501      	adds	r5, #1
 800210e:	e7f8      	b.n	8002102 <__libc_init_array+0xe>
 8002110:	f000 fb86 	bl	8002820 <_init>
 8002114:	4c08      	ldr	r4, [pc, #32]	; (8002138 <__libc_init_array+0x44>)
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <__libc_init_array+0x48>)
 8002118:	1ae4      	subs	r4, r4, r3
 800211a:	10a4      	asrs	r4, r4, #2
 800211c:	2500      	movs	r5, #0
 800211e:	461e      	mov	r6, r3
 8002120:	42a5      	cmp	r5, r4
 8002122:	d004      	beq.n	800212e <__libc_init_array+0x3a>
 8002124:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002128:	4798      	blx	r3
 800212a:	3501      	adds	r5, #1
 800212c:	e7f8      	b.n	8002120 <__libc_init_array+0x2c>
 800212e:	bd70      	pop	{r4, r5, r6, pc}
 8002130:	080028c8 	.word	0x080028c8
 8002134:	080028c8 	.word	0x080028c8
 8002138:	080028cc 	.word	0x080028cc
 800213c:	080028c8 	.word	0x080028c8

08002140 <malloc>:
 8002140:	4b02      	ldr	r3, [pc, #8]	; (800214c <malloc+0xc>)
 8002142:	4601      	mov	r1, r0
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	f000 b803 	b.w	8002150 <_malloc_r>
 800214a:	bf00      	nop
 800214c:	20000524 	.word	0x20000524

08002150 <_malloc_r>:
 8002150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002154:	f101 040b 	add.w	r4, r1, #11
 8002158:	2c16      	cmp	r4, #22
 800215a:	b085      	sub	sp, #20
 800215c:	4681      	mov	r9, r0
 800215e:	d903      	bls.n	8002168 <_malloc_r+0x18>
 8002160:	f034 0407 	bics.w	r4, r4, #7
 8002164:	d501      	bpl.n	800216a <_malloc_r+0x1a>
 8002166:	e002      	b.n	800216e <_malloc_r+0x1e>
 8002168:	2410      	movs	r4, #16
 800216a:	428c      	cmp	r4, r1
 800216c:	d203      	bcs.n	8002176 <_malloc_r+0x26>
 800216e:	230c      	movs	r3, #12
 8002170:	f8c9 3000 	str.w	r3, [r9]
 8002174:	e1ea      	b.n	800254c <_malloc_r+0x3fc>
 8002176:	4648      	mov	r0, r9
 8002178:	f000 fa1d 	bl	80025b6 <__malloc_lock>
 800217c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8002180:	4d9e      	ldr	r5, [pc, #632]	; (80023fc <_malloc_r+0x2ac>)
 8002182:	d217      	bcs.n	80021b4 <_malloc_r+0x64>
 8002184:	f104 0208 	add.w	r2, r4, #8
 8002188:	442a      	add	r2, r5
 800218a:	f1a2 0108 	sub.w	r1, r2, #8
 800218e:	6856      	ldr	r6, [r2, #4]
 8002190:	428e      	cmp	r6, r1
 8002192:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8002196:	d102      	bne.n	800219e <_malloc_r+0x4e>
 8002198:	68d6      	ldr	r6, [r2, #12]
 800219a:	42b2      	cmp	r2, r6
 800219c:	d008      	beq.n	80021b0 <_malloc_r+0x60>
 800219e:	6873      	ldr	r3, [r6, #4]
 80021a0:	68f2      	ldr	r2, [r6, #12]
 80021a2:	68b1      	ldr	r1, [r6, #8]
 80021a4:	f023 0303 	bic.w	r3, r3, #3
 80021a8:	60ca      	str	r2, [r1, #12]
 80021aa:	4433      	add	r3, r6
 80021ac:	6091      	str	r1, [r2, #8]
 80021ae:	e02f      	b.n	8002210 <_malloc_r+0xc0>
 80021b0:	3302      	adds	r3, #2
 80021b2:	e03d      	b.n	8002230 <_malloc_r+0xe0>
 80021b4:	0a63      	lsrs	r3, r4, #9
 80021b6:	d01a      	beq.n	80021ee <_malloc_r+0x9e>
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d802      	bhi.n	80021c2 <_malloc_r+0x72>
 80021bc:	09a3      	lsrs	r3, r4, #6
 80021be:	3338      	adds	r3, #56	; 0x38
 80021c0:	e018      	b.n	80021f4 <_malloc_r+0xa4>
 80021c2:	2b14      	cmp	r3, #20
 80021c4:	d801      	bhi.n	80021ca <_malloc_r+0x7a>
 80021c6:	335b      	adds	r3, #91	; 0x5b
 80021c8:	e014      	b.n	80021f4 <_malloc_r+0xa4>
 80021ca:	2b54      	cmp	r3, #84	; 0x54
 80021cc:	d802      	bhi.n	80021d4 <_malloc_r+0x84>
 80021ce:	0b23      	lsrs	r3, r4, #12
 80021d0:	336e      	adds	r3, #110	; 0x6e
 80021d2:	e00f      	b.n	80021f4 <_malloc_r+0xa4>
 80021d4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80021d8:	d802      	bhi.n	80021e0 <_malloc_r+0x90>
 80021da:	0be3      	lsrs	r3, r4, #15
 80021dc:	3377      	adds	r3, #119	; 0x77
 80021de:	e009      	b.n	80021f4 <_malloc_r+0xa4>
 80021e0:	f240 5254 	movw	r2, #1364	; 0x554
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d804      	bhi.n	80021f2 <_malloc_r+0xa2>
 80021e8:	0ca3      	lsrs	r3, r4, #18
 80021ea:	337c      	adds	r3, #124	; 0x7c
 80021ec:	e002      	b.n	80021f4 <_malloc_r+0xa4>
 80021ee:	233f      	movs	r3, #63	; 0x3f
 80021f0:	e000      	b.n	80021f4 <_malloc_r+0xa4>
 80021f2:	237e      	movs	r3, #126	; 0x7e
 80021f4:	1c5a      	adds	r2, r3, #1
 80021f6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80021fa:	f1a2 0008 	sub.w	r0, r2, #8
 80021fe:	6856      	ldr	r6, [r2, #4]
 8002200:	e00c      	b.n	800221c <_malloc_r+0xcc>
 8002202:	2900      	cmp	r1, #0
 8002204:	68f1      	ldr	r1, [r6, #12]
 8002206:	db08      	blt.n	800221a <_malloc_r+0xca>
 8002208:	68b3      	ldr	r3, [r6, #8]
 800220a:	60d9      	str	r1, [r3, #12]
 800220c:	608b      	str	r3, [r1, #8]
 800220e:	18b3      	adds	r3, r6, r2
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	e1a3      	b.n	8002562 <_malloc_r+0x412>
 800221a:	460e      	mov	r6, r1
 800221c:	4286      	cmp	r6, r0
 800221e:	d006      	beq.n	800222e <_malloc_r+0xde>
 8002220:	6872      	ldr	r2, [r6, #4]
 8002222:	f022 0203 	bic.w	r2, r2, #3
 8002226:	1b11      	subs	r1, r2, r4
 8002228:	290f      	cmp	r1, #15
 800222a:	ddea      	ble.n	8002202 <_malloc_r+0xb2>
 800222c:	3b01      	subs	r3, #1
 800222e:	3301      	adds	r3, #1
 8002230:	4a72      	ldr	r2, [pc, #456]	; (80023fc <_malloc_r+0x2ac>)
 8002232:	692e      	ldr	r6, [r5, #16]
 8002234:	f102 0708 	add.w	r7, r2, #8
 8002238:	42be      	cmp	r6, r7
 800223a:	4639      	mov	r1, r7
 800223c:	d079      	beq.n	8002332 <_malloc_r+0x1e2>
 800223e:	6870      	ldr	r0, [r6, #4]
 8002240:	f020 0003 	bic.w	r0, r0, #3
 8002244:	ebc4 0e00 	rsb	lr, r4, r0
 8002248:	f1be 0f0f 	cmp.w	lr, #15
 800224c:	dd0d      	ble.n	800226a <_malloc_r+0x11a>
 800224e:	1933      	adds	r3, r6, r4
 8002250:	f044 0401 	orr.w	r4, r4, #1
 8002254:	6074      	str	r4, [r6, #4]
 8002256:	6153      	str	r3, [r2, #20]
 8002258:	6113      	str	r3, [r2, #16]
 800225a:	f04e 0201 	orr.w	r2, lr, #1
 800225e:	60df      	str	r7, [r3, #12]
 8002260:	609f      	str	r7, [r3, #8]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	f843 e00e 	str.w	lr, [r3, lr]
 8002268:	e17b      	b.n	8002562 <_malloc_r+0x412>
 800226a:	f1be 0f00 	cmp.w	lr, #0
 800226e:	6157      	str	r7, [r2, #20]
 8002270:	6117      	str	r7, [r2, #16]
 8002272:	db05      	blt.n	8002280 <_malloc_r+0x130>
 8002274:	4430      	add	r0, r6
 8002276:	6843      	ldr	r3, [r0, #4]
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6043      	str	r3, [r0, #4]
 800227e:	e170      	b.n	8002562 <_malloc_r+0x412>
 8002280:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002284:	d215      	bcs.n	80022b2 <_malloc_r+0x162>
 8002286:	08c0      	lsrs	r0, r0, #3
 8002288:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 800228c:	2701      	movs	r7, #1
 800228e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8002292:	6857      	ldr	r7, [r2, #4]
 8002294:	3001      	adds	r0, #1
 8002296:	ea4e 0707 	orr.w	r7, lr, r7
 800229a:	6057      	str	r7, [r2, #4]
 800229c:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 80022a0:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 80022a4:	f8c6 e008 	str.w	lr, [r6, #8]
 80022a8:	3f08      	subs	r7, #8
 80022aa:	60f7      	str	r7, [r6, #12]
 80022ac:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 80022b0:	e03d      	b.n	800232e <_malloc_r+0x1de>
 80022b2:	0a42      	lsrs	r2, r0, #9
 80022b4:	2a04      	cmp	r2, #4
 80022b6:	d802      	bhi.n	80022be <_malloc_r+0x16e>
 80022b8:	0982      	lsrs	r2, r0, #6
 80022ba:	3238      	adds	r2, #56	; 0x38
 80022bc:	e015      	b.n	80022ea <_malloc_r+0x19a>
 80022be:	2a14      	cmp	r2, #20
 80022c0:	d801      	bhi.n	80022c6 <_malloc_r+0x176>
 80022c2:	325b      	adds	r2, #91	; 0x5b
 80022c4:	e011      	b.n	80022ea <_malloc_r+0x19a>
 80022c6:	2a54      	cmp	r2, #84	; 0x54
 80022c8:	d802      	bhi.n	80022d0 <_malloc_r+0x180>
 80022ca:	0b02      	lsrs	r2, r0, #12
 80022cc:	326e      	adds	r2, #110	; 0x6e
 80022ce:	e00c      	b.n	80022ea <_malloc_r+0x19a>
 80022d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80022d4:	d802      	bhi.n	80022dc <_malloc_r+0x18c>
 80022d6:	0bc2      	lsrs	r2, r0, #15
 80022d8:	3277      	adds	r2, #119	; 0x77
 80022da:	e006      	b.n	80022ea <_malloc_r+0x19a>
 80022dc:	f240 5754 	movw	r7, #1364	; 0x554
 80022e0:	42ba      	cmp	r2, r7
 80022e2:	bf9a      	itte	ls
 80022e4:	0c82      	lsrls	r2, r0, #18
 80022e6:	327c      	addls	r2, #124	; 0x7c
 80022e8:	227e      	movhi	r2, #126	; 0x7e
 80022ea:	1c57      	adds	r7, r2, #1
 80022ec:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80022f0:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80022f4:	f8df c104 	ldr.w	ip, [pc, #260]	; 80023fc <_malloc_r+0x2ac>
 80022f8:	45be      	cmp	lr, r7
 80022fa:	d10d      	bne.n	8002318 <_malloc_r+0x1c8>
 80022fc:	2001      	movs	r0, #1
 80022fe:	1092      	asrs	r2, r2, #2
 8002300:	fa00 f202 	lsl.w	r2, r0, r2
 8002304:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8002308:	4310      	orrs	r0, r2
 800230a:	f8cc 0004 	str.w	r0, [ip, #4]
 800230e:	4672      	mov	r2, lr
 8002310:	e009      	b.n	8002326 <_malloc_r+0x1d6>
 8002312:	68bf      	ldr	r7, [r7, #8]
 8002314:	45be      	cmp	lr, r7
 8002316:	d004      	beq.n	8002322 <_malloc_r+0x1d2>
 8002318:	687a      	ldr	r2, [r7, #4]
 800231a:	f022 0203 	bic.w	r2, r2, #3
 800231e:	4290      	cmp	r0, r2
 8002320:	d3f7      	bcc.n	8002312 <_malloc_r+0x1c2>
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	46be      	mov	lr, r7
 8002326:	60f2      	str	r2, [r6, #12]
 8002328:	f8c6 e008 	str.w	lr, [r6, #8]
 800232c:	6096      	str	r6, [r2, #8]
 800232e:	f8ce 600c 	str.w	r6, [lr, #12]
 8002332:	2001      	movs	r0, #1
 8002334:	109a      	asrs	r2, r3, #2
 8002336:	fa00 f202 	lsl.w	r2, r0, r2
 800233a:	6868      	ldr	r0, [r5, #4]
 800233c:	4282      	cmp	r2, r0
 800233e:	d85f      	bhi.n	8002400 <_malloc_r+0x2b0>
 8002340:	4202      	tst	r2, r0
 8002342:	d106      	bne.n	8002352 <_malloc_r+0x202>
 8002344:	f023 0303 	bic.w	r3, r3, #3
 8002348:	0052      	lsls	r2, r2, #1
 800234a:	4202      	tst	r2, r0
 800234c:	f103 0304 	add.w	r3, r3, #4
 8002350:	d0fa      	beq.n	8002348 <_malloc_r+0x1f8>
 8002352:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8002356:	46c2      	mov	sl, r8
 8002358:	469c      	mov	ip, r3
 800235a:	f8da 600c 	ldr.w	r6, [sl, #12]
 800235e:	4556      	cmp	r6, sl
 8002360:	d02c      	beq.n	80023bc <_malloc_r+0x26c>
 8002362:	6870      	ldr	r0, [r6, #4]
 8002364:	68f7      	ldr	r7, [r6, #12]
 8002366:	f020 0003 	bic.w	r0, r0, #3
 800236a:	ebc4 0e00 	rsb	lr, r4, r0
 800236e:	f1be 0f0f 	cmp.w	lr, #15
 8002372:	dd11      	ble.n	8002398 <_malloc_r+0x248>
 8002374:	1933      	adds	r3, r6, r4
 8002376:	f044 0401 	orr.w	r4, r4, #1
 800237a:	6074      	str	r4, [r6, #4]
 800237c:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8002380:	60d7      	str	r7, [r2, #12]
 8002382:	60ba      	str	r2, [r7, #8]
 8002384:	f04e 0201 	orr.w	r2, lr, #1
 8002388:	616b      	str	r3, [r5, #20]
 800238a:	612b      	str	r3, [r5, #16]
 800238c:	60d9      	str	r1, [r3, #12]
 800238e:	6099      	str	r1, [r3, #8]
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	f843 e00e 	str.w	lr, [r3, lr]
 8002396:	e00b      	b.n	80023b0 <_malloc_r+0x260>
 8002398:	f1be 0f00 	cmp.w	lr, #0
 800239c:	db0c      	blt.n	80023b8 <_malloc_r+0x268>
 800239e:	1833      	adds	r3, r6, r0
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	f042 0201 	orr.w	r2, r2, #1
 80023a6:	605a      	str	r2, [r3, #4]
 80023a8:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80023ac:	60df      	str	r7, [r3, #12]
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	4648      	mov	r0, r9
 80023b2:	f000 f901 	bl	80025b8 <__malloc_unlock>
 80023b6:	e0d8      	b.n	800256a <_malloc_r+0x41a>
 80023b8:	463e      	mov	r6, r7
 80023ba:	e7d0      	b.n	800235e <_malloc_r+0x20e>
 80023bc:	f10c 0c01 	add.w	ip, ip, #1
 80023c0:	f01c 0f03 	tst.w	ip, #3
 80023c4:	f10a 0a08 	add.w	sl, sl, #8
 80023c8:	d1c7      	bne.n	800235a <_malloc_r+0x20a>
 80023ca:	0798      	lsls	r0, r3, #30
 80023cc:	d104      	bne.n	80023d8 <_malloc_r+0x288>
 80023ce:	686b      	ldr	r3, [r5, #4]
 80023d0:	ea23 0302 	bic.w	r3, r3, r2
 80023d4:	606b      	str	r3, [r5, #4]
 80023d6:	e005      	b.n	80023e4 <_malloc_r+0x294>
 80023d8:	f858 0908 	ldr.w	r0, [r8], #-8
 80023dc:	4580      	cmp	r8, r0
 80023de:	f103 33ff 	add.w	r3, r3, #4294967295
 80023e2:	d0f2      	beq.n	80023ca <_malloc_r+0x27a>
 80023e4:	6868      	ldr	r0, [r5, #4]
 80023e6:	0052      	lsls	r2, r2, #1
 80023e8:	4282      	cmp	r2, r0
 80023ea:	d809      	bhi.n	8002400 <_malloc_r+0x2b0>
 80023ec:	b142      	cbz	r2, 8002400 <_malloc_r+0x2b0>
 80023ee:	4663      	mov	r3, ip
 80023f0:	4202      	tst	r2, r0
 80023f2:	d1ae      	bne.n	8002352 <_malloc_r+0x202>
 80023f4:	3304      	adds	r3, #4
 80023f6:	0052      	lsls	r2, r2, #1
 80023f8:	e7fa      	b.n	80023f0 <_malloc_r+0x2a0>
 80023fa:	bf00      	nop
 80023fc:	20000024 	.word	0x20000024
 8002400:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8002404:	f8db 6004 	ldr.w	r6, [fp, #4]
 8002408:	f026 0603 	bic.w	r6, r6, #3
 800240c:	42b4      	cmp	r4, r6
 800240e:	d803      	bhi.n	8002418 <_malloc_r+0x2c8>
 8002410:	1b33      	subs	r3, r6, r4
 8002412:	2b0f      	cmp	r3, #15
 8002414:	f300 809c 	bgt.w	8002550 <_malloc_r+0x400>
 8002418:	4a56      	ldr	r2, [pc, #344]	; (8002574 <_malloc_r+0x424>)
 800241a:	4957      	ldr	r1, [pc, #348]	; (8002578 <_malloc_r+0x428>)
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	6808      	ldr	r0, [r1, #0]
 8002420:	9101      	str	r1, [sp, #4]
 8002422:	f102 0810 	add.w	r8, r2, #16
 8002426:	4a55      	ldr	r2, [pc, #340]	; (800257c <_malloc_r+0x42c>)
 8002428:	9203      	str	r2, [sp, #12]
 800242a:	3001      	adds	r0, #1
 800242c:	bf18      	it	ne
 800242e:	f102 31ff 	addne.w	r1, r2, #4294967295
 8002432:	44a0      	add	r8, r4
 8002434:	bf1e      	ittt	ne
 8002436:	4488      	addne	r8, r1
 8002438:	4251      	negne	r1, r2
 800243a:	ea01 0808 	andne.w	r8, r1, r8
 800243e:	eb0b 0306 	add.w	r3, fp, r6
 8002442:	4641      	mov	r1, r8
 8002444:	4648      	mov	r0, r9
 8002446:	9302      	str	r3, [sp, #8]
 8002448:	f000 f8b8 	bl	80025bc <_sbrk_r>
 800244c:	1c42      	adds	r2, r0, #1
 800244e:	4607      	mov	r7, r0
 8002450:	d06f      	beq.n	8002532 <_malloc_r+0x3e2>
 8002452:	9b02      	ldr	r3, [sp, #8]
 8002454:	9a03      	ldr	r2, [sp, #12]
 8002456:	4283      	cmp	r3, r0
 8002458:	d901      	bls.n	800245e <_malloc_r+0x30e>
 800245a:	45ab      	cmp	fp, r5
 800245c:	d169      	bne.n	8002532 <_malloc_r+0x3e2>
 800245e:	f8df a128 	ldr.w	sl, [pc, #296]	; 8002588 <_malloc_r+0x438>
 8002462:	f8df c128 	ldr.w	ip, [pc, #296]	; 800258c <_malloc_r+0x43c>
 8002466:	f8da 0000 	ldr.w	r0, [sl]
 800246a:	42bb      	cmp	r3, r7
 800246c:	4440      	add	r0, r8
 800246e:	f8ca 0000 	str.w	r0, [sl]
 8002472:	d108      	bne.n	8002486 <_malloc_r+0x336>
 8002474:	ea13 0f0c 	tst.w	r3, ip
 8002478:	d105      	bne.n	8002486 <_malloc_r+0x336>
 800247a:	68ab      	ldr	r3, [r5, #8]
 800247c:	4446      	add	r6, r8
 800247e:	f046 0601 	orr.w	r6, r6, #1
 8002482:	605e      	str	r6, [r3, #4]
 8002484:	e049      	b.n	800251a <_malloc_r+0x3ca>
 8002486:	9901      	ldr	r1, [sp, #4]
 8002488:	f8d1 e000 	ldr.w	lr, [r1]
 800248c:	f1be 3fff 	cmp.w	lr, #4294967295
 8002490:	bf15      	itete	ne
 8002492:	1afb      	subne	r3, r7, r3
 8002494:	4b38      	ldreq	r3, [pc, #224]	; (8002578 <_malloc_r+0x428>)
 8002496:	181b      	addne	r3, r3, r0
 8002498:	601f      	streq	r7, [r3, #0]
 800249a:	bf18      	it	ne
 800249c:	f8ca 3000 	strne.w	r3, [sl]
 80024a0:	f017 0307 	ands.w	r3, r7, #7
 80024a4:	bf1c      	itt	ne
 80024a6:	f1c3 0308 	rsbne	r3, r3, #8
 80024aa:	18ff      	addne	r7, r7, r3
 80024ac:	44b8      	add	r8, r7
 80024ae:	441a      	add	r2, r3
 80024b0:	ea08 080c 	and.w	r8, r8, ip
 80024b4:	ebc8 0802 	rsb	r8, r8, r2
 80024b8:	4641      	mov	r1, r8
 80024ba:	4648      	mov	r0, r9
 80024bc:	f000 f87e 	bl	80025bc <_sbrk_r>
 80024c0:	1c43      	adds	r3, r0, #1
 80024c2:	bf04      	itt	eq
 80024c4:	4638      	moveq	r0, r7
 80024c6:	f04f 0800 	moveq.w	r8, #0
 80024ca:	f8da 3000 	ldr.w	r3, [sl]
 80024ce:	60af      	str	r7, [r5, #8]
 80024d0:	1bc2      	subs	r2, r0, r7
 80024d2:	4442      	add	r2, r8
 80024d4:	4443      	add	r3, r8
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	45ab      	cmp	fp, r5
 80024dc:	f8ca 3000 	str.w	r3, [sl]
 80024e0:	607a      	str	r2, [r7, #4]
 80024e2:	d01a      	beq.n	800251a <_malloc_r+0x3ca>
 80024e4:	2e0f      	cmp	r6, #15
 80024e6:	d802      	bhi.n	80024ee <_malloc_r+0x39e>
 80024e8:	2301      	movs	r3, #1
 80024ea:	607b      	str	r3, [r7, #4]
 80024ec:	e021      	b.n	8002532 <_malloc_r+0x3e2>
 80024ee:	f8db 3004 	ldr.w	r3, [fp, #4]
 80024f2:	3e0c      	subs	r6, #12
 80024f4:	f026 0607 	bic.w	r6, r6, #7
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	4333      	orrs	r3, r6
 80024fe:	f8cb 3004 	str.w	r3, [fp, #4]
 8002502:	eb0b 0306 	add.w	r3, fp, r6
 8002506:	2205      	movs	r2, #5
 8002508:	2e0f      	cmp	r6, #15
 800250a:	605a      	str	r2, [r3, #4]
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	d904      	bls.n	800251a <_malloc_r+0x3ca>
 8002510:	f10b 0108 	add.w	r1, fp, #8
 8002514:	4648      	mov	r0, r9
 8002516:	f000 f8b7 	bl	8002688 <_free_r>
 800251a:	4a19      	ldr	r2, [pc, #100]	; (8002580 <_malloc_r+0x430>)
 800251c:	f8da 3000 	ldr.w	r3, [sl]
 8002520:	6811      	ldr	r1, [r2, #0]
 8002522:	428b      	cmp	r3, r1
 8002524:	bf88      	it	hi
 8002526:	6013      	strhi	r3, [r2, #0]
 8002528:	4a16      	ldr	r2, [pc, #88]	; (8002584 <_malloc_r+0x434>)
 800252a:	6811      	ldr	r1, [r2, #0]
 800252c:	428b      	cmp	r3, r1
 800252e:	bf88      	it	hi
 8002530:	6013      	strhi	r3, [r2, #0]
 8002532:	68ab      	ldr	r3, [r5, #8]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	f022 0203 	bic.w	r2, r2, #3
 800253a:	4294      	cmp	r4, r2
 800253c:	eba2 0304 	sub.w	r3, r2, r4
 8002540:	d801      	bhi.n	8002546 <_malloc_r+0x3f6>
 8002542:	2b0f      	cmp	r3, #15
 8002544:	dc04      	bgt.n	8002550 <_malloc_r+0x400>
 8002546:	4648      	mov	r0, r9
 8002548:	f000 f836 	bl	80025b8 <__malloc_unlock>
 800254c:	2600      	movs	r6, #0
 800254e:	e00c      	b.n	800256a <_malloc_r+0x41a>
 8002550:	68ae      	ldr	r6, [r5, #8]
 8002552:	f044 0201 	orr.w	r2, r4, #1
 8002556:	4434      	add	r4, r6
 8002558:	f043 0301 	orr.w	r3, r3, #1
 800255c:	6072      	str	r2, [r6, #4]
 800255e:	60ac      	str	r4, [r5, #8]
 8002560:	6063      	str	r3, [r4, #4]
 8002562:	4648      	mov	r0, r9
 8002564:	f000 f828 	bl	80025b8 <__malloc_unlock>
 8002568:	3608      	adds	r6, #8
 800256a:	4630      	mov	r0, r6
 800256c:	b005      	add	sp, #20
 800256e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002572:	bf00      	nop
 8002574:	20000554 	.word	0x20000554
 8002578:	20000430 	.word	0x20000430
 800257c:	00000080 	.word	0x00000080
 8002580:	20000550 	.word	0x20000550
 8002584:	2000054c 	.word	0x2000054c
 8002588:	20000558 	.word	0x20000558
 800258c:	0000007f 	.word	0x0000007f

08002590 <memcpy>:
 8002590:	b510      	push	{r4, lr}
 8002592:	1e43      	subs	r3, r0, #1
 8002594:	440a      	add	r2, r1
 8002596:	4291      	cmp	r1, r2
 8002598:	d004      	beq.n	80025a4 <memcpy+0x14>
 800259a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800259e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80025a2:	e7f8      	b.n	8002596 <memcpy+0x6>
 80025a4:	bd10      	pop	{r4, pc}

080025a6 <memset>:
 80025a6:	4402      	add	r2, r0
 80025a8:	4603      	mov	r3, r0
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d002      	beq.n	80025b4 <memset+0xe>
 80025ae:	f803 1b01 	strb.w	r1, [r3], #1
 80025b2:	e7fa      	b.n	80025aa <memset+0x4>
 80025b4:	4770      	bx	lr

080025b6 <__malloc_lock>:
 80025b6:	4770      	bx	lr

080025b8 <__malloc_unlock>:
 80025b8:	4770      	bx	lr
	...

080025bc <_sbrk_r>:
 80025bc:	b538      	push	{r3, r4, r5, lr}
 80025be:	4c06      	ldr	r4, [pc, #24]	; (80025d8 <_sbrk_r+0x1c>)
 80025c0:	2300      	movs	r3, #0
 80025c2:	4605      	mov	r5, r0
 80025c4:	4608      	mov	r0, r1
 80025c6:	6023      	str	r3, [r4, #0]
 80025c8:	f000 f91c 	bl	8002804 <_sbrk>
 80025cc:	1c43      	adds	r3, r0, #1
 80025ce:	d102      	bne.n	80025d6 <_sbrk_r+0x1a>
 80025d0:	6823      	ldr	r3, [r4, #0]
 80025d2:	b103      	cbz	r3, 80025d6 <_sbrk_r+0x1a>
 80025d4:	602b      	str	r3, [r5, #0]
 80025d6:	bd38      	pop	{r3, r4, r5, pc}
 80025d8:	20000810 	.word	0x20000810

080025dc <_malloc_trim_r>:
 80025dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e0:	4f25      	ldr	r7, [pc, #148]	; (8002678 <_malloc_trim_r+0x9c>)
 80025e2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8002684 <_malloc_trim_r+0xa8>
 80025e6:	4689      	mov	r9, r1
 80025e8:	4606      	mov	r6, r0
 80025ea:	f7ff ffe4 	bl	80025b6 <__malloc_lock>
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	685d      	ldr	r5, [r3, #4]
 80025f2:	f1a8 0411 	sub.w	r4, r8, #17
 80025f6:	f025 0503 	bic.w	r5, r5, #3
 80025fa:	442c      	add	r4, r5
 80025fc:	ebc9 0404 	rsb	r4, r9, r4
 8002600:	fbb4 f4f8 	udiv	r4, r4, r8
 8002604:	3c01      	subs	r4, #1
 8002606:	fb08 f404 	mul.w	r4, r8, r4
 800260a:	4544      	cmp	r4, r8
 800260c:	da05      	bge.n	800261a <_malloc_trim_r+0x3e>
 800260e:	4630      	mov	r0, r6
 8002610:	f7ff ffd2 	bl	80025b8 <__malloc_unlock>
 8002614:	2000      	movs	r0, #0
 8002616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800261a:	2100      	movs	r1, #0
 800261c:	4630      	mov	r0, r6
 800261e:	f7ff ffcd 	bl	80025bc <_sbrk_r>
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	442b      	add	r3, r5
 8002626:	4298      	cmp	r0, r3
 8002628:	d1f1      	bne.n	800260e <_malloc_trim_r+0x32>
 800262a:	4261      	negs	r1, r4
 800262c:	4630      	mov	r0, r6
 800262e:	f7ff ffc5 	bl	80025bc <_sbrk_r>
 8002632:	3001      	adds	r0, #1
 8002634:	d110      	bne.n	8002658 <_malloc_trim_r+0x7c>
 8002636:	2100      	movs	r1, #0
 8002638:	4630      	mov	r0, r6
 800263a:	f7ff ffbf 	bl	80025bc <_sbrk_r>
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	1a83      	subs	r3, r0, r2
 8002642:	2b0f      	cmp	r3, #15
 8002644:	dde3      	ble.n	800260e <_malloc_trim_r+0x32>
 8002646:	490d      	ldr	r1, [pc, #52]	; (800267c <_malloc_trim_r+0xa0>)
 8002648:	6809      	ldr	r1, [r1, #0]
 800264a:	1a40      	subs	r0, r0, r1
 800264c:	490c      	ldr	r1, [pc, #48]	; (8002680 <_malloc_trim_r+0xa4>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6008      	str	r0, [r1, #0]
 8002654:	6053      	str	r3, [r2, #4]
 8002656:	e7da      	b.n	800260e <_malloc_trim_r+0x32>
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	4a09      	ldr	r2, [pc, #36]	; (8002680 <_malloc_trim_r+0xa4>)
 800265c:	1b2d      	subs	r5, r5, r4
 800265e:	f045 0501 	orr.w	r5, r5, #1
 8002662:	605d      	str	r5, [r3, #4]
 8002664:	6813      	ldr	r3, [r2, #0]
 8002666:	4630      	mov	r0, r6
 8002668:	1b1c      	subs	r4, r3, r4
 800266a:	6014      	str	r4, [r2, #0]
 800266c:	f7ff ffa4 	bl	80025b8 <__malloc_unlock>
 8002670:	2001      	movs	r0, #1
 8002672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002676:	bf00      	nop
 8002678:	20000024 	.word	0x20000024
 800267c:	20000430 	.word	0x20000430
 8002680:	20000558 	.word	0x20000558
 8002684:	00000080 	.word	0x00000080

08002688 <_free_r>:
 8002688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800268c:	4604      	mov	r4, r0
 800268e:	4688      	mov	r8, r1
 8002690:	2900      	cmp	r1, #0
 8002692:	f000 80ad 	beq.w	80027f0 <_free_r+0x168>
 8002696:	f7ff ff8e 	bl	80025b6 <__malloc_lock>
 800269a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800269e:	4d55      	ldr	r5, [pc, #340]	; (80027f4 <_free_r+0x16c>)
 80026a0:	f022 0001 	bic.w	r0, r2, #1
 80026a4:	f1a8 0308 	sub.w	r3, r8, #8
 80026a8:	181f      	adds	r7, r3, r0
 80026aa:	68a9      	ldr	r1, [r5, #8]
 80026ac:	687e      	ldr	r6, [r7, #4]
 80026ae:	428f      	cmp	r7, r1
 80026b0:	f026 0603 	bic.w	r6, r6, #3
 80026b4:	f002 0201 	and.w	r2, r2, #1
 80026b8:	d11b      	bne.n	80026f2 <_free_r+0x6a>
 80026ba:	4430      	add	r0, r6
 80026bc:	b93a      	cbnz	r2, 80026ce <_free_r+0x46>
 80026be:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80026c2:	1a9b      	subs	r3, r3, r2
 80026c4:	4410      	add	r0, r2
 80026c6:	6899      	ldr	r1, [r3, #8]
 80026c8:	68da      	ldr	r2, [r3, #12]
 80026ca:	60ca      	str	r2, [r1, #12]
 80026cc:	6091      	str	r1, [r2, #8]
 80026ce:	f040 0201 	orr.w	r2, r0, #1
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	60ab      	str	r3, [r5, #8]
 80026d6:	4b48      	ldr	r3, [pc, #288]	; (80027f8 <_free_r+0x170>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4298      	cmp	r0, r3
 80026dc:	d304      	bcc.n	80026e8 <_free_r+0x60>
 80026de:	4b47      	ldr	r3, [pc, #284]	; (80027fc <_free_r+0x174>)
 80026e0:	4620      	mov	r0, r4
 80026e2:	6819      	ldr	r1, [r3, #0]
 80026e4:	f7ff ff7a 	bl	80025dc <_malloc_trim_r>
 80026e8:	4620      	mov	r0, r4
 80026ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026ee:	f7ff bf63 	b.w	80025b8 <__malloc_unlock>
 80026f2:	607e      	str	r6, [r7, #4]
 80026f4:	b97a      	cbnz	r2, 8002716 <_free_r+0x8e>
 80026f6:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80026fa:	1a5b      	subs	r3, r3, r1
 80026fc:	4408      	add	r0, r1
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	f105 0e08 	add.w	lr, r5, #8
 8002704:	4571      	cmp	r1, lr
 8002706:	d008      	beq.n	800271a <_free_r+0x92>
 8002708:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800270c:	f8c1 e00c 	str.w	lr, [r1, #12]
 8002710:	f8ce 1008 	str.w	r1, [lr, #8]
 8002714:	e002      	b.n	800271c <_free_r+0x94>
 8002716:	2200      	movs	r2, #0
 8002718:	e000      	b.n	800271c <_free_r+0x94>
 800271a:	2201      	movs	r2, #1
 800271c:	19b9      	adds	r1, r7, r6
 800271e:	6849      	ldr	r1, [r1, #4]
 8002720:	07c9      	lsls	r1, r1, #31
 8002722:	d40e      	bmi.n	8002742 <_free_r+0xba>
 8002724:	4430      	add	r0, r6
 8002726:	68b9      	ldr	r1, [r7, #8]
 8002728:	b942      	cbnz	r2, 800273c <_free_r+0xb4>
 800272a:	4e35      	ldr	r6, [pc, #212]	; (8002800 <_free_r+0x178>)
 800272c:	42b1      	cmp	r1, r6
 800272e:	d105      	bne.n	800273c <_free_r+0xb4>
 8002730:	616b      	str	r3, [r5, #20]
 8002732:	612b      	str	r3, [r5, #16]
 8002734:	2201      	movs	r2, #1
 8002736:	60d9      	str	r1, [r3, #12]
 8002738:	6099      	str	r1, [r3, #8]
 800273a:	e002      	b.n	8002742 <_free_r+0xba>
 800273c:	68fe      	ldr	r6, [r7, #12]
 800273e:	60ce      	str	r6, [r1, #12]
 8002740:	60b1      	str	r1, [r6, #8]
 8002742:	f040 0101 	orr.w	r1, r0, #1
 8002746:	6059      	str	r1, [r3, #4]
 8002748:	5018      	str	r0, [r3, r0]
 800274a:	2a00      	cmp	r2, #0
 800274c:	d1cc      	bne.n	80026e8 <_free_r+0x60>
 800274e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002752:	d212      	bcs.n	800277a <_free_r+0xf2>
 8002754:	08c0      	lsrs	r0, r0, #3
 8002756:	1081      	asrs	r1, r0, #2
 8002758:	2201      	movs	r2, #1
 800275a:	fa02 f101 	lsl.w	r1, r2, r1
 800275e:	686a      	ldr	r2, [r5, #4]
 8002760:	3001      	adds	r0, #1
 8002762:	430a      	orrs	r2, r1
 8002764:	606a      	str	r2, [r5, #4]
 8002766:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800276a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800276e:	6099      	str	r1, [r3, #8]
 8002770:	3a08      	subs	r2, #8
 8002772:	60da      	str	r2, [r3, #12]
 8002774:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8002778:	e038      	b.n	80027ec <_free_r+0x164>
 800277a:	0a42      	lsrs	r2, r0, #9
 800277c:	2a04      	cmp	r2, #4
 800277e:	d802      	bhi.n	8002786 <_free_r+0xfe>
 8002780:	0982      	lsrs	r2, r0, #6
 8002782:	3238      	adds	r2, #56	; 0x38
 8002784:	e015      	b.n	80027b2 <_free_r+0x12a>
 8002786:	2a14      	cmp	r2, #20
 8002788:	d801      	bhi.n	800278e <_free_r+0x106>
 800278a:	325b      	adds	r2, #91	; 0x5b
 800278c:	e011      	b.n	80027b2 <_free_r+0x12a>
 800278e:	2a54      	cmp	r2, #84	; 0x54
 8002790:	d802      	bhi.n	8002798 <_free_r+0x110>
 8002792:	0b02      	lsrs	r2, r0, #12
 8002794:	326e      	adds	r2, #110	; 0x6e
 8002796:	e00c      	b.n	80027b2 <_free_r+0x12a>
 8002798:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800279c:	d802      	bhi.n	80027a4 <_free_r+0x11c>
 800279e:	0bc2      	lsrs	r2, r0, #15
 80027a0:	3277      	adds	r2, #119	; 0x77
 80027a2:	e006      	b.n	80027b2 <_free_r+0x12a>
 80027a4:	f240 5154 	movw	r1, #1364	; 0x554
 80027a8:	428a      	cmp	r2, r1
 80027aa:	bf9a      	itte	ls
 80027ac:	0c82      	lsrls	r2, r0, #18
 80027ae:	327c      	addls	r2, #124	; 0x7c
 80027b0:	227e      	movhi	r2, #126	; 0x7e
 80027b2:	1c51      	adds	r1, r2, #1
 80027b4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80027b8:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80027bc:	4f0d      	ldr	r7, [pc, #52]	; (80027f4 <_free_r+0x16c>)
 80027be:	428e      	cmp	r6, r1
 80027c0:	d10b      	bne.n	80027da <_free_r+0x152>
 80027c2:	2101      	movs	r1, #1
 80027c4:	1092      	asrs	r2, r2, #2
 80027c6:	fa01 f202 	lsl.w	r2, r1, r2
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4311      	orrs	r1, r2
 80027ce:	6079      	str	r1, [r7, #4]
 80027d0:	4631      	mov	r1, r6
 80027d2:	e008      	b.n	80027e6 <_free_r+0x15e>
 80027d4:	6889      	ldr	r1, [r1, #8]
 80027d6:	428e      	cmp	r6, r1
 80027d8:	d004      	beq.n	80027e4 <_free_r+0x15c>
 80027da:	684a      	ldr	r2, [r1, #4]
 80027dc:	f022 0203 	bic.w	r2, r2, #3
 80027e0:	4290      	cmp	r0, r2
 80027e2:	d3f7      	bcc.n	80027d4 <_free_r+0x14c>
 80027e4:	68ce      	ldr	r6, [r1, #12]
 80027e6:	60de      	str	r6, [r3, #12]
 80027e8:	6099      	str	r1, [r3, #8]
 80027ea:	60b3      	str	r3, [r6, #8]
 80027ec:	60cb      	str	r3, [r1, #12]
 80027ee:	e77b      	b.n	80026e8 <_free_r+0x60>
 80027f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027f4:	20000024 	.word	0x20000024
 80027f8:	2000042c 	.word	0x2000042c
 80027fc:	20000554 	.word	0x20000554
 8002800:	2000002c 	.word	0x2000002c

08002804 <_sbrk>:
 8002804:	4b04      	ldr	r3, [pc, #16]	; (8002818 <_sbrk+0x14>)
 8002806:	6819      	ldr	r1, [r3, #0]
 8002808:	4602      	mov	r2, r0
 800280a:	b909      	cbnz	r1, 8002810 <_sbrk+0xc>
 800280c:	4903      	ldr	r1, [pc, #12]	; (800281c <_sbrk+0x18>)
 800280e:	6019      	str	r1, [r3, #0]
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	4402      	add	r2, r0
 8002814:	601a      	str	r2, [r3, #0]
 8002816:	4770      	bx	lr
 8002818:	20000580 	.word	0x20000580
 800281c:	20000814 	.word	0x20000814

08002820 <_init>:
 8002820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002822:	bf00      	nop
 8002824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002826:	bc08      	pop	{r3}
 8002828:	469e      	mov	lr, r3
 800282a:	4770      	bx	lr

0800282c <_fini>:
 800282c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282e:	bf00      	nop
 8002830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002832:	bc08      	pop	{r3}
 8002834:	469e      	mov	lr, r3
 8002836:	4770      	bx	lr
