{"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator","interfaceLanguage":"swift"},"variants":[{"paths":["\/documentation\/vhdlmachines\/vhdlgenerator"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines"]]},"sections":[],"schemaVersion":{"minor":3,"patch":0,"major":0},"metadata":{"role":"symbol","externalID":"s:12VHDLMachines13VHDLGeneratorV","title":"VHDLGenerator","navigatorTitle":[{"kind":"identifier","text":"VHDLGenerator"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLGenerator"}],"roleHeading":"Structure","symbolKind":"struct","modules":[{"name":"VHDLMachines"}]},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLGenerator"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"}],"abstract":[{"text":"A generator that can generate a ","type":"text"},{"code":"FileWrapper","type":"codeVoice"},{"text":" from a ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true,"type":"reference"},{"text":".","type":"text"}],"kind":"symbol","topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/init()"]},{"title":"Instance Methods","identifiers":["doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(arrangement:name:)","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(machine:with:)"]}],"references":{"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/generate(machine:with:)":{"fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine"},{"kind":"text","text":", "},{"kind":"externalParam","text":"with"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"text":") -> ","kind":"text"},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"kind":"text","text":"?"}],"title":"generate(machine:with:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(machine:with:)","url":"\/documentation\/vhdlmachines\/vhdlgenerator\/generate(machine:with:)","kind":"symbol","abstract":[{"type":"text","text":"Generate a filesystem model for a "},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"},{"type":"text","text":"."}]},"doc://VHDLMachines/documentation/VHDLMachines/Arrangement":{"abstract":[{"type":"text","text":"An arrangement represents a collection of machines that are executing together."}],"type":"topic","role":"symbol","url":"\/documentation\/vhdlmachines\/arrangement","navigatorTitle":[{"text":"Arrangement","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","title":"Arrangement","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"Arrangement"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/init()":{"role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/init()","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"()"}],"title":"init()","type":"topic","abstract":[{"type":"text","text":"Create a new generator."}],"url":"\/documentation\/vhdlmachines\/vhdlgenerator\/init()","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator/generate(arrangement:name:)":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator\/generate(arrangement:name:)","role":"symbol","type":"topic","title":"generate(arrangement:name:)","abstract":[{"text":"Generate the filesystem model of an ","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Arrangement","isActive":true,"type":"reference"},{"text":".","type":"text"}],"fragments":[{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"generate"},{"kind":"text","text":"("},{"kind":"externalParam","text":"arrangement"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines11ArrangementV","text":"Arrangement"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName"},{"kind":"text","text":") -> "},{"kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper"},{"kind":"text","text":"?"}],"kind":"symbol","url":"\/documentation\/vhdlmachines\/vhdlgenerator\/generate(arrangement:name:)"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLGenerator":{"role":"symbol","navigatorTitle":[{"text":"VHDLGenerator","kind":"identifier"}],"abstract":[{"type":"text","text":"A generator that can generate a "},{"type":"codeVoice","code":"FileWrapper"},{"type":"text","text":" from a "},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"type":"text","text":"."}],"type":"topic","title":"VHDLGenerator","url":"\/documentation\/vhdlmachines\/vhdlgenerator","kind":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLGenerator","kind":"identifier"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLGenerator"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}