// Seed: 491829792
`timescale 1ps / 1 ps
module module_0;
  logic id_0;
  logic id_1;
  logic id_2;
  assign id_2 = 1'b0;
  assign id_2 = 1;
  import id_3::*;
  generate
    if ('h0 | 1) logic id_4;
    else begin
      assign id_1 = 1;
      assign id_0 = 1;
      assign id_2 = 1'b0;
    end
  endgenerate
endmodule
