Model {
  Name			  "sampleModel174"
  System {
    Name		    "sampleModel174"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "19"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Sqrt
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      Operator		      "rSqrt"
      AlgorithmType	      "Newton-Raphson"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Chirp Signal"
      SourceType	      "chirp"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      f1		      "[581142780.246373]"
      T			      "[497171329.534050]"
      f2		      "[-980355278.549068]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Value		      "[-613196561.686968]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Constant
      Name		      "cfblk5"
      SID		      "5"
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      Value		      "[-122485581.551854]"
      SampleTime	      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [3, 3]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk6"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "7"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "15"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "16"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk3"
	  SID			  "9"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk4"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk5"
	  SID			  "11"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Inputs		  "*"
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk6"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  IconShape		  "rectangular"
	  Inputs		  "+-"
	}
	Block {
	  BlockType		  Assignment
	  Name			  "cfblk7"
	  SID			  "13"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  DiagnosticForDimensions "Warning"
	  IndexOptions		  "Index vector (dialog)"
	  Indices		  "1"
	  OutputSizes		  "1"
	}
	Block {
	  BlockType		  Product
	  Name			  "cfblk8"
	  SID			  "14"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Inputs		  "**"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "8"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "17"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "18"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 315, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    4
	    Points		    [0, 45; -880, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [0, 35; -240, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    6
	    Points		    [0, 115; -80, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [75, 0; 0, 35; 805, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    2
	  }
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [75, 0; 0, -35; 165, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk3"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -1040, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk7"
      SID		      "19"
      Ports		      [1, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, -35; 635, 0]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [90, 0; 0, 35; 150, 0]
      DstBlock		      "cfblk6"
      DstPort		      2
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -25; -720, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [90, 0; 0, 35; 310, 0]
      DstBlock		      "cfblk6"
      DstPort		      3
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [90, 0; 0, 45; 630, 0]
      DstBlock		      "cfblk7"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -55; -1040, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
