Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 00:48:37 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.380        0.000                      0                 1561        0.046        0.000                      0                 1561       54.305        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.380        0.000                      0                 1557        0.046        0.000                      0                 1557       54.305        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.670        0.000                      0                    4        0.789        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.065ns  (logic 59.996ns (58.782%)  route 42.069ns (41.218%))
  Logic Levels:           324  (CARRY4=284 LUT2=1 LUT3=30 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.229   105.608    sm/M_alum_out[0]
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.153   105.761 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.442   106.204    gamecounter/override_address[0]
    SLICE_X47Y4          LUT4 (Prop_lut4_I0_O)        0.327   106.531 r  gamecounter/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.684   107.214    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.214    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.522ns  (logic 60.091ns (58.613%)  route 42.431ns (41.387%))
  Logic Levels:           325  (CARRY4=284 LUT2=2 LUT3=30 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.269   105.649    sm/M_alum_out[0]
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.119   105.768 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.473   106.241    sm/D_states_q[4]_i_18_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I2_O)        0.332   106.573 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.641   107.215    sm/D_states_q[2]_i_5_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.339 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.332   107.671    sm/D_states_d__0[2]
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.067   116.133    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -107.671    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.507ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.575ns  (logic 60.321ns (58.807%)  route 42.254ns (41.193%))
  Logic Levels:           325  (CARRY4=284 LUT2=2 LUT3=30 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.269   105.649    sm/M_alum_out[0]
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.119   105.768 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.729   106.496    sm/D_states_q[4]_i_18_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I0_O)        0.360   106.856 r  sm/D_states_q[3]_i_5/O
                         net (fo=1, routed)           0.542   107.398    sm/D_states_q[3]_i_5_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I3_O)        0.326   107.724 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.000   107.724    sm/D_states_d__0[3]
    SLICE_X31Y4          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X31Y4          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y4          FDSE (Setup_fdse_C_D)        0.031   116.231    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.231    
                         arrival time                        -107.724    
  -------------------------------------------------------------------
                         slack                                  8.507    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.908ns  (logic 59.996ns (58.873%)  route 41.912ns (41.127%))
  Logic Levels:           324  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.229   105.608    sm/M_alum_out[0]
    SLICE_X44Y3          LUT5 (Prop_lut5_I4_O)        0.153   105.761 r  sm/ram_reg_i_34/O
                         net (fo=2, routed)           0.296   106.058    sm/D_bram_addr_q_reg[4][0]
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.327   106.385 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.672   107.057    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.057    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.270ns  (logic 60.091ns (58.757%)  route 42.179ns (41.243%))
  Logic Levels:           325  (CARRY4=284 LUT2=2 LUT3=30 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.269   105.649    sm/M_alum_out[0]
    SLICE_X32Y3          LUT2 (Prop_lut2_I1_O)        0.119   105.768 f  sm/D_states_q[4]_i_18/O
                         net (fo=4, routed)           0.516   106.283    sm/D_states_q[4]_i_18_n_0
    SLICE_X30Y5          LUT6 (Prop_lut6_I3_O)        0.332   106.615 r  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.301   106.916    sm/D_states_q[4]_i_7_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I5_O)        0.124   107.040 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.419    sm/D_states_d__0[4]
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X29Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y5          FDSE (Setup_fdse_C_D)       -0.067   116.120    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.419    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.203ns  (logic 59.888ns (58.597%)  route 42.315ns (41.403%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.242   105.622    sm/M_alum_out[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124   105.746 f  sm/D_states_q[1]_i_10/O
                         net (fo=1, routed)           0.404   106.150    sm/D_states_q[1]_i_10_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I3_O)        0.124   106.274 r  sm/D_states_q[1]_i_3/O
                         net (fo=2, routed)           0.433   106.707    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124   106.831 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.521   107.352    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X33Y5          FDRE (Setup_fdre_C_D)       -0.047   116.178    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.178    
                         arrival time                        -107.352    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.017ns  (logic 59.640ns (58.461%)  route 42.377ns (41.539%))
  Logic Levels:           323  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.065   105.445    sm/M_alum_out[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124   105.569 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.597   107.166    L_reg/D[0]
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   115.968    L_reg/clk_IBUF_BUFG
    SLICE_X53Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][0]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X53Y6          FDRE (Setup_fdre_C_D)       -0.105   116.015    L_reg/D_registers_q_reg[6][0]
  -------------------------------------------------------------------
                         required time                        116.015    
                         arrival time                        -107.166    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.017ns  (logic 59.960ns (58.775%)  route 42.057ns (41.225%))
  Logic Levels:           324  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.387   105.767    sm/M_alum_out[0]
    SLICE_X29Y5          LUT5 (Prop_lut5_I4_O)        0.118   105.885 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.484   106.369    sm/D_states_q[7]_i_11_n_0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.326   106.695 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.471   107.166    sm/D_states_d__0[6]
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)       -0.067   116.120    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.120    
                         arrival time                        -107.166    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             9.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.718ns  (logic 59.640ns (58.632%)  route 42.078ns (41.368%))
  Logic Levels:           323  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.065   105.445    sm/M_alum_out[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124   105.569 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.299   106.868    L_reg/D[0]
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   115.968    L_reg/clk_IBUF_BUFG
    SLICE_X51Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X51Y6          FDRE (Setup_fdre_C_D)       -0.105   116.015    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        116.015    
                         arrival time                        -106.868    
  -------------------------------------------------------------------
                         slack                                  9.147    

Slack (MET) :             9.198ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.716ns  (logic 59.640ns (58.634%)  route 42.076ns (41.366%))
  Logic Levels:           323  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 115.968 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         3.362     8.930    sm/D_states_q_reg[1]_rep_0
    SLICE_X42Y1          LUT5 (Prop_lut5_I4_O)        0.299     9.229 r  sm/D_registers_q[7][31]_i_24/O
                         net (fo=2, routed)           0.305     9.534    sm/D_registers_q[7][31]_i_24_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I5_O)        0.124     9.658 f  sm/D_registers_q[7][31]_i_151/O
                         net (fo=1, routed)           0.989    10.647    sm/D_registers_q[7][31]_i_151_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.771 r  sm/D_registers_q[7][31]_i_115/O
                         net (fo=32, routed)          0.831    11.602    sm/M_sm_bsel[0]
    SLICE_X44Y6          LUT5 (Prop_lut5_I3_O)        0.124    11.726 r  sm/D_registers_q[7][31]_i_134/O
                         net (fo=121, routed)         1.358    13.084    sm/M_alum_b[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  sm/D_registers_q[7][31]_i_217/O
                         net (fo=1, routed)           0.000    13.208    alum/S[0]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.721 r  alum/D_registers_q_reg[7][31]_i_208/CO[3]
                         net (fo=1, routed)           0.000    13.721    alum/D_registers_q_reg[7][31]_i_208_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.838 r  alum/D_registers_q_reg[7][31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.838    alum/D_registers_q_reg[7][31]_i_203_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.955 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.072 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.072    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.189 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.189    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.306 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.423 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    14.423    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.540 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    14.540    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.794 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.030    15.824    alum/temp_out0[31]
    SLICE_X57Y10         LUT3 (Prop_lut3_I0_O)        0.367    16.191 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.191    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.741 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.741    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.855 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.855    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.969 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.969    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.083 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.083    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.197 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.197    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.311 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.425 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.425    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.539 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.696 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          1.348    19.044    alum/temp_out0[30]
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.329    19.373 r  alum/D_registers_q[7][29]_i_65/O
                         net (fo=1, routed)           0.000    19.373    alum/D_registers_q[7][29]_i_65_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.923 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.923    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    20.037    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    20.151    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.265 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    20.265    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.379 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.379    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.493 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.493    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.607 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.607    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.764 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.047    21.811    alum/temp_out0[29]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.329    22.140 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.140    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.690 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.690    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.804 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.804    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.918 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.918    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.032 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.032    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.146 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.146    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.260 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.260    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.374 r  alum/D_registers_q_reg[7][28]_i_46/CO[3]
                         net (fo=1, routed)           0.000    23.374    alum/D_registers_q_reg[7][28]_i_46_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.488 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.488    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.645 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.128    24.774    alum/temp_out0[28]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    25.103 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    25.103    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.636 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.636    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.753 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.753    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.870 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.870    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.987 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.987    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.104 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.104    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.221 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.221    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.338 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.338    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.455 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.455    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.612 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.085    27.697    alum/temp_out0[27]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    28.029 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.029    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.579    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.693    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.807 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.807    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.921 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.921    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.035 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.035    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.149    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.263    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.377    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.534 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.014    30.548    alum/temp_out0[26]
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.877 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.877    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.427 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.427    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.541 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.541    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.655 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.655    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.769 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.769    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.883 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.883    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.997 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.997    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.111 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.111    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.225 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.225    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.382 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.014    33.396    alum/temp_out0[25]
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.329    33.725 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.725    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.258 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.258    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.375 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.375    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.492 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.492    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.609 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.609    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.726 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.726    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.843 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.843    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.960 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.960    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.077 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.077    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.234 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.164    36.397    alum/temp_out0[24]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    36.729 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.729    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.262 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.262    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.379 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.379    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.496 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.496    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.613 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.613    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.730 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.730    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.847 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.847    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.964 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.964    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.081 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.081    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.238 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.957    39.195    alum/temp_out0[23]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.332    39.527 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.527    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.077 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.077    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.191 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.191    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.305 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.305    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.419 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.419    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.533 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.533    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.647 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.647    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.761 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.761    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.875 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.875    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.032 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.039    42.071    alum/temp_out0[22]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.329    42.400 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.400    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.933 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.933    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.050 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.050    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.167 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.167    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.284 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.284    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.401 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.401    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.518 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.518    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.635 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.635    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.752 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.752    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.909 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.940    44.849    alum/temp_out0[21]
    SLICE_X53Y14         LUT3 (Prop_lut3_I0_O)        0.332    45.181 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.181    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.731 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.731    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.845 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.845    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.959 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.073 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.073    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.301 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.301    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.415 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.415    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.529 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.529    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.686 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.896    47.583    alum/temp_out0[20]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.912 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.445 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.445    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.562 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.562    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.679 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.679    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.796 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.796    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.913 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.913    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.030 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.030    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.147 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.264 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.264    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.421 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.102    50.523    alum/temp_out0[19]
    SLICE_X51Y14         LUT3 (Prop_lut3_I0_O)        0.332    50.855 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.855    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.256 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.256    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.370 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.370    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.484 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.484    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.598 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.598    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.712 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.712    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.826 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.826    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.940 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.940    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.054 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.054    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.211 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.080    53.291    alum/temp_out0[18]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    53.620 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.620    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.153 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.153    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.270 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.270    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.387 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.387    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.504 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.504    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.621 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.621    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.738 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.738    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.855 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.855    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.972 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.972    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.129 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.938    56.067    alum/temp_out0[17]
    SLICE_X49Y10         LUT3 (Prop_lut3_I0_O)        0.332    56.399 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.399    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.949 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.949    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.063 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.063    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.177 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.177    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.291 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.291    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.405 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.405    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.519 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.519    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.633 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.633    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.747 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.904 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.826    58.730    alum/temp_out0[16]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    59.059 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.059    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.609 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.609    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.723 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.723    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.837 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.837    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.951 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.951    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.065 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.065    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.179 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.179    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.293 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.293    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.407 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.407    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.564 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.209    61.773    alum/temp_out0[15]
    SLICE_X46Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    62.573 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.573    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.690 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.690    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.807 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.807    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.924 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.041 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.041    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.158 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.158    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.275 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.275    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.392 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.392    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.549 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.153    64.702    alum/temp_out0[14]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    65.034 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    65.034    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.584 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.584    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.698 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.698    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.812 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.812    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.926 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.926    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.040 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.040    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.154 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.154    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.268 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.268    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.382 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.382    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.539 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.929    67.469    alum/temp_out0[13]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    67.798 r  alum/D_registers_q[7][12]_i_41/O
                         net (fo=1, routed)           0.000    67.798    alum/D_registers_q[7][12]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.348 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.348    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.462 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.462    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.576 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.576    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.690 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.690    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.804 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.009    68.813    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.970 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.006    69.975    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.304 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.304    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.854 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.854    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.968 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.968    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.082 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.082    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.196 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.196    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.310 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.310    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.424 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.424    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.538 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.538    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.652 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.652    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.809 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.171    72.981    alum/temp_out0[11]
    SLICE_X41Y5          LUT3 (Prop_lut3_I0_O)        0.329    73.310 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.310    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.860 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.860    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.974 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.974    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.088 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.088    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.202 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.202    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.316 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.316    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.430 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.430    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.544 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.544    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.658 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.658    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.815 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.720    75.535    alum/temp_out0[10]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.864 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.864    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.414 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.528 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.528    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.642 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.642    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.756 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.756    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.870 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.870    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.984 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.098 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.098    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.212 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.212    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.369 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.063    78.432    alum/temp_out0[9]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.329    78.761 r  alum/D_registers_q[7][8]_i_56/O
                         net (fo=1, routed)           0.000    78.761    alum/D_registers_q[7][8]_i_56_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    79.162 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.162    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.276 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.276    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.390 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.390    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.504 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.504    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.618 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.618    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.732 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.732    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.846 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.846    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.960 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.960    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.117 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.943    81.060    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.329    81.389 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.389    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.922 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.922    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.039 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.039    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.156 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.273 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.273    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.507 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.507    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.624 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.624    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.741 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.028    83.926    alum/temp_out0[7]
    SLICE_X36Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.258 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.258    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.808 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.808    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.922 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.922    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.036 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.036    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.150 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.150    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.264 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.264    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.378 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.378    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.492 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.492    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.606 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.606    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.763 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.801    86.564    alum/temp_out0[6]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.329    86.893 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.893    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.443 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.443    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.557 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.557    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.671 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.671    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.785 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.785    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.899 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.899    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.013 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.013    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.127 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.127    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.241 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.241    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.398 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.012    89.410    alum/temp_out0[5]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    89.739 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.739    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.289 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.289    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.403 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.403    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.517 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.517    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.631 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.631    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.745 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.745    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.859 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.859    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.973 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.973    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.087 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.087    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.244 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.091    92.335    alum/temp_out0[4]
    SLICE_X39Y4          LUT3 (Prop_lut3_I0_O)        0.329    92.664 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.664    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.214 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.214    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.328 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.328    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.442 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.442    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.556 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.556    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.670 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.670    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.784 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.784    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.898 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.898    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.012 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.169 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.910    95.080    alum/temp_out0[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329    95.409 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.409    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.942 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.942    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.059 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.059    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.176 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.176    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.293 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.293    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.410 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.410    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.527 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.527    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.644 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.644    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.760 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.917 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.972    97.890    alum/temp_out0[2]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    98.222 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.222    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.772 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.772    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.886 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.886    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.000 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.000    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.114 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.114    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.228 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.228    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.342 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.342    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.456 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.456    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.570 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.570    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.727 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.888   100.614    alum/temp_out0[1]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.943 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.943    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.493 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.493    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.607 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.607    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.721 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.721    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.835 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.835    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.949 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.949    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.063 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.063    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.177 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.177    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.291 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.291    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.448 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.899    sm/temp_out0[0]
    SLICE_X44Y18         LUT5 (Prop_lut5_I4_O)        0.329   103.228 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.416   103.644    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.768 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.488   104.256    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.380 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.065   105.445    sm/M_alum_out[0]
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124   105.569 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.297   106.866    L_reg/D[0]
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452   115.968    L_reg/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  L_reg/D_registers_q_reg[5][0]/C
                         clock pessimism              0.187   116.155    
                         clock uncertainty           -0.035   116.120    
    SLICE_X52Y6          FDRE (Setup_fdre_C_D)       -0.056   116.064    L_reg/D_registers_q_reg[5][0]
  -------------------------------------------------------------------
                         required time                        116.064    
                         arrival time                        -106.866    
  -------------------------------------------------------------------
                         slack                                  9.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X31Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.671%)  route 0.291ns (67.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.671%)  route 0.291ns (67.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.671%)  route 0.291ns (67.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.671%)  route 0.291ns (67.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X28Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.291     1.939    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.555     1.499    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.696    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.823     2.013    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.499    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.075     1.574    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.551     1.495    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.692    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y3    D_bramtest_8points_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y4    D_bramtest_8points_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X42Y4    D_bramtest_8points_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y4    D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y8    L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.842ns (21.006%)  route 3.166ns (78.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.105     7.673    sm/D_states_q_reg[1]_rep_0
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.299     7.972 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.530     8.502    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     9.158    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.670    

Slack (MET) :             106.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.842ns (21.006%)  route 3.166ns (78.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.105     7.673    sm/D_states_q_reg[1]_rep_0
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.299     7.972 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.530     8.502    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     9.158    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.670    

Slack (MET) :             106.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.842ns (21.006%)  route 3.166ns (78.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.105     7.673    sm/D_states_q_reg[1]_rep_0
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.299     7.972 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.530     8.502    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     9.158    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.670    

Slack (MET) :             106.670ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.842ns (21.006%)  route 3.166ns (78.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y5          FDRE (Prop_fdre_C_Q)         0.419     5.568 f  sm/D_states_q_reg[1]_rep/Q
                         net (fo=181, routed)         2.105     7.673    sm/D_states_q_reg[1]_rep_0
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.299     7.972 f  sm/D_stage_q[3]_i_3/O
                         net (fo=6, routed)           0.530     8.502    sm/D_stage_q[3]_i_3_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.626 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     9.158    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.447   115.963    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.828    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.828    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                106.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.202%)  route 0.524ns (73.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.347     1.995    sm/D_states_q[6]
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.217    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X28Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.202%)  route 0.524ns (73.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.347     1.995    sm/D_states_q[6]
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.217    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X28Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.202%)  route 0.524ns (73.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.347     1.995    sm/D_states_q[6]
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.217    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X28Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.202%)  route 0.524ns (73.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=159, routed)         0.347     1.995    sm/D_states_q[6]
    SLICE_X28Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.040 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.217    fifo_reset_cond/AS[0]
    SLICE_X28Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X28Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X28Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.789    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.494ns  (logic 12.003ns (31.181%)  route 26.491ns (68.819%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.968    33.722    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.846 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.897    34.744    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.868 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.048    35.915    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.152    36.067 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.874    39.942    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.715 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.715    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.494ns  (logic 11.991ns (31.150%)  route 26.503ns (68.850%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.968    33.722    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.846 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.897    34.744    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.868 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.058    35.925    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.150    36.075 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.876    39.951    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.714 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.714    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.908ns  (logic 11.746ns (30.986%)  route 26.162ns (69.014%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.968    33.722    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.846 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.897    34.744    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.868 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.048    35.915    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.124    36.039 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.545    39.584    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.128 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.128    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.789ns  (logic 11.757ns (31.114%)  route 26.031ns (68.886%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.853    33.607    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.731 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    34.559    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.683 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.858    35.540    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    35.664 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.789    39.454    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.009 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.009    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.776ns  (logic 11.755ns (31.118%)  route 26.021ns (68.882%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.968    33.722    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.846 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.897    34.744    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.868 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.664    35.531    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.124    35.655 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.788    39.444    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.997 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.997    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.553ns  (logic 11.753ns (31.296%)  route 25.801ns (68.704%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.968    33.722    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.846 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.897    34.744    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.868 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.058    35.925    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    36.049 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.174    39.223    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.774 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.774    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.238ns  (logic 11.985ns (32.186%)  route 25.252ns (67.813%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.419     5.639 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.190     6.829    L_reg/M_sm_timer[8]
    SLICE_X63Y11         LUT5 (Prop_lut5_I1_O)        0.297     7.126 f  L_reg/L_4ef9d072_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.809     7.935    L_reg/L_4ef9d072_remainder0_carry_i_24__1_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.059 f  L_reg/L_4ef9d072_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.319     9.378    L_reg/L_4ef9d072_remainder0_carry__1_i_7__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I2_O)        0.150     9.528 f  L_reg/L_4ef9d072_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.485    L_reg/L_4ef9d072_remainder0_carry_i_20__1_n_0
    SLICE_X64Y11         LUT5 (Prop_lut5_I4_O)        0.350    10.835 r  L_reg/L_4ef9d072_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.979    11.814    L_reg/L_4ef9d072_remainder0_carry_i_10__1_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.328    12.142 r  L_reg/L_4ef9d072_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.142    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.692 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.692    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.806 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.806    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.045 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.487    14.533    L_reg/L_4ef9d072_remainder0_3[10]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.302    14.835 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.828    15.662    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.124    15.786 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.809    16.595    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I0_O)        0.124    16.719 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.301    18.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I2_O)        0.152    18.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.122    19.295    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.649 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.234    20.883    L_reg/i__carry_i_11__3_n_0
    SLICE_X63Y16         LUT2 (Prop_lut2_I1_O)        0.332    21.215 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.647    21.862    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y17         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.369 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.369    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.483 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.483    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.817 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.982    23.799    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.303    24.102 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.466    24.568    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.692 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.570    25.262    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y18         LUT2 (Prop_lut2_I0_O)        0.124    25.386 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.630    26.016    L_reg/i__carry_i_13__3_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I0_O)        0.118    26.134 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.110    27.244    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y17         LUT6 (Prop_lut6_I0_O)        0.326    27.570 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.541    28.111    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    28.261 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.814    29.075    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I0_O)        0.348    29.423 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.423    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.973 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.973    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.087 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.087    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.201 r  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.201    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.423 f  timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.011    31.434    timerseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.299    31.733 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.897    32.630    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.754 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.853    33.607    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124    33.731 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.827    34.559    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.124    34.683 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.858    35.540    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.153    35.693 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.010    38.704    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.458 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.458    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.697ns  (logic 11.667ns (32.682%)  route 24.030ns (67.318%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=4 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.786     7.459    L_reg/M_sm_pac[3]
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.609 f  L_reg/L_4ef9d072_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.563     8.173    L_reg/L_4ef9d072_remainder0_carry_i_25_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.499 f  L_reg/L_4ef9d072_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030     9.528    L_reg/L_4ef9d072_remainder0_carry_i_12_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.680 f  L_reg/L_4ef9d072_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.474    L_reg/L_4ef9d072_remainder0_carry_i_20_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.354    10.828 r  L_reg/L_4ef9d072_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.838    11.666    L_reg/L_4ef9d072_remainder0_carry__0_i_10_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I2_O)        0.326    11.992 r  L_reg/L_4ef9d072_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.992    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.393    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.615 f  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.846    13.461    L_reg/L_4ef9d072_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    13.760 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.051    14.811    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.124    14.935 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.694    15.629    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.753 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.987    16.740    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.152    16.892 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.699    17.591    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.360    17.951 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.927    L_reg/i__carry_i_11_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.253 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.576    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.083 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.083    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.197 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.197    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.531 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.806    21.337    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.303    21.640 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.074    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.198 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.400    23.598    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.722 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.692    24.414    L_reg/i__carry_i_13_0
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.118    24.532 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.040    25.572    L_reg/i__carry_i_23_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.898 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.663    26.561    L_reg/i__carry_i_13_n_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I1_O)        0.120    26.681 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.725    27.406    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.116 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.116    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.564 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.380    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.683 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.116    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.240 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.057    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.181 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.449    31.631    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    31.755 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.847    32.602    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I1_O)        0.152    32.754 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.321    37.075    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.852 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.852    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.043ns  (logic 11.429ns (32.614%)  route 23.614ns (67.386%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=5 LUT4=4 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.786     7.459    L_reg/M_sm_pac[3]
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.609 f  L_reg/L_4ef9d072_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.563     8.173    L_reg/L_4ef9d072_remainder0_carry_i_25_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.499 f  L_reg/L_4ef9d072_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030     9.528    L_reg/L_4ef9d072_remainder0_carry_i_12_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.680 f  L_reg/L_4ef9d072_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.474    L_reg/L_4ef9d072_remainder0_carry_i_20_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.354    10.828 r  L_reg/L_4ef9d072_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.838    11.666    L_reg/L_4ef9d072_remainder0_carry__0_i_10_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I2_O)        0.326    11.992 r  L_reg/L_4ef9d072_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.992    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.393    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.615 f  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.846    13.461    L_reg/L_4ef9d072_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    13.760 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.051    14.811    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.124    14.935 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.694    15.629    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.753 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.987    16.740    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.152    16.892 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.699    17.591    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.360    17.951 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.927    L_reg/i__carry_i_11_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.253 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.576    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.083 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.083    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.197 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.197    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.531 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.806    21.337    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.303    21.640 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.074    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.198 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.400    23.598    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.722 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.692    24.414    L_reg/i__carry_i_13_0
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.118    24.532 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.040    25.572    L_reg/i__carry_i_23_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.898 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.663    26.561    L_reg/i__carry_i_13_n_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I1_O)        0.120    26.681 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.725    27.406    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.116 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.116    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.564 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.380    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.683 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.116    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.240 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.057    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.181 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.449    31.631    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    31.755 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.847    32.602    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y1          LUT4 (Prop_lut4_I2_O)        0.124    32.726 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.904    36.631    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.199 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.199    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.020ns  (logic 11.434ns (32.650%)  route 23.586ns (67.350%))
  Logic Levels:           31  (CARRY4=8 LUT2=3 LUT3=6 LUT4=3 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.786     7.459    L_reg/M_sm_pac[3]
    SLICE_X62Y2          LUT2 (Prop_lut2_I0_O)        0.150     7.609 f  L_reg/L_4ef9d072_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.563     8.173    L_reg/L_4ef9d072_remainder0_carry_i_25_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.499 f  L_reg/L_4ef9d072_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030     9.528    L_reg/L_4ef9d072_remainder0_carry_i_12_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.152     9.680 f  L_reg/L_4ef9d072_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.474    L_reg/L_4ef9d072_remainder0_carry_i_20_n_0
    SLICE_X65Y3          LUT4 (Prop_lut4_I3_O)        0.354    10.828 r  L_reg/L_4ef9d072_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.838    11.666    L_reg/L_4ef9d072_remainder0_carry__0_i_10_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I2_O)        0.326    11.992 r  L_reg/L_4ef9d072_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.992    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.393 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.393    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.615 f  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.846    13.461    L_reg/L_4ef9d072_remainder0[8]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.299    13.760 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.051    14.811    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.124    14.935 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.694    15.629    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y4          LUT6 (Prop_lut6_I0_O)        0.124    15.753 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.987    16.740    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I2_O)        0.152    16.892 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.699    17.591    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.360    17.951 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.976    18.927    L_reg/i__carry_i_11_n_0
    SLICE_X59Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.253 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    19.576    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.083 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.083    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.197 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.197    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.531 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.806    21.337    L_reg/L_4ef9d072_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.303    21.640 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.074    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.198 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.400    23.598    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__0/i__carry__0_0
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.722 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.692    24.414    L_reg/i__carry_i_13_0
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.118    24.532 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.040    25.572    L_reg/i__carry_i_23_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.898 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.663    26.561    L_reg/i__carry_i_13_n_0
    SLICE_X58Y0          LUT3 (Prop_lut3_I1_O)        0.120    26.681 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.725    27.406    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    28.116 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.116    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.230    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.564 r  aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.816    29.380    aseg_driver/decimal_renderer/L_4ef9d072_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y2          LUT6 (Prop_lut6_I3_O)        0.303    29.683 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.116    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.240 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    31.057    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I1_O)        0.124    31.181 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.449    31.631    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    31.755 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.810    32.564    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.688 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.914    36.602    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.176 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.176    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.408ns (63.630%)  route 0.805ns (36.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X39Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.805     2.452    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.719 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.719    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.420ns (63.330%)  route 0.822ns (36.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X36Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.822     2.471    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.750 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.750    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.409ns (62.394%)  route 0.850ns (37.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.850     2.497    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.766 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.766    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.407ns (61.250%)  route 0.890ns (38.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.890     2.538    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.805 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.805    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.407ns (61.033%)  route 0.898ns (38.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X39Y5          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.898     2.546    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.812 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.812    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.432ns (59.338%)  route 0.981ns (40.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y0          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y0          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.981     2.631    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.922 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.501ns (60.306%)  route 0.988ns (39.694%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.295     1.998    aseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.043 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.736    aseg_OBUF[8]
    P4                   OBUF (Prop_obuf_I_O)         1.292     4.028 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.028    aseg[8]
    P4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.442ns (56.694%)  route 1.102ns (43.306%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.295     1.998    aseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.806     2.849    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     4.082 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.082    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.432ns (55.960%)  route 1.127ns (44.040%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.242     1.945    aseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.990 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.875    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.098 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.098    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.509ns (58.057%)  route 1.090ns (41.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.242     1.945    aseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I1_O)        0.048     1.993 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.848     2.841    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     4.138 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.138    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.984ns  (logic 1.643ns (27.456%)  route 4.341ns (72.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.028     4.546    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.670 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.313     5.984    reset_cond/M_reset_cond_in
    SLICE_X52Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.643ns (27.763%)  route 4.275ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.028     4.546    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.670 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.247     5.918    reset_cond/M_reset_cond_in
    SLICE_X65Y11         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y11         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.643ns (27.763%)  route 4.275ns (72.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.028     4.546    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.670 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.247     5.918    reset_cond/M_reset_cond_in
    SLICE_X65Y11         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y11         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.643ns (29.804%)  route 3.869ns (70.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.028     4.546    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.670 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.842     5.512    reset_cond/M_reset_cond_in
    SLICE_X54Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.449     4.854    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 1.474ns (32.877%)  route 3.009ns (67.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.009     4.483    butt_cond/sync/D[0]
    SLICE_X49Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445     4.850    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.630ns (39.066%)  route 2.543ns (60.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.543     4.049    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.173 r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.173    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436     4.841    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.978ns  (logic 1.640ns (41.226%)  route 2.338ns (58.774%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.338     3.854    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.978 r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.978    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.428     4.833    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.768ns  (logic 1.653ns (43.866%)  route 2.115ns (56.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.115     3.644    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.768 r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.768    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y23         FDRE                                         r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.430     4.835    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 1.624ns (43.933%)  route 2.073ns (56.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.073     3.573    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.697 r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.697    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.432     4.837    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 1.639ns (46.609%)  route 1.877ns (53.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.877     3.392    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.124     3.516 r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.516    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.436     4.841    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.330ns (31.001%)  route 0.734ns (68.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.019    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.064 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.064    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X12Y15         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_417260784[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.347ns (31.196%)  route 0.765ns (68.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.765     1.066    forLoop_idx_0_417260784[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.111 r  forLoop_idx_0_417260784[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.111    forLoop_idx_0_417260784[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_417260784[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.823     2.013    forLoop_idx_0_417260784[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_417260784[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.327ns (28.023%)  route 0.840ns (71.977%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.840     1.122    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.167 r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.167    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.823     2.013    forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  forLoop_idx_0_214211980[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.313ns (25.319%)  route 0.923ns (74.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.923     1.191    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.236 r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.236    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    forLoop_idx_0_417260784[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  forLoop_idx_0_417260784[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.341ns (26.678%)  route 0.938ns (73.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.938     1.235    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.280 r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.280    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X36Y23         FDRE                                         r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.817     2.007    forLoop_idx_0_417260784[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  forLoop_idx_0_417260784[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.329ns (23.625%)  route 1.062ns (76.375%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.062     1.346    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.391 r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.391    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.816     2.006    forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  forLoop_idx_0_214211980[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.319ns (21.934%)  route 1.135ns (78.066%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.135     1.409    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.454 r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.454    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.822     2.012    forLoop_idx_0_417260784[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_417260784[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.242ns (15.966%)  route 1.272ns (84.034%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.514    butt_cond/sync/D[0]
    SLICE_X49Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.830     2.020    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y34         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.331ns (16.503%)  route 1.676ns (83.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.637    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.326     2.008    reset_cond/M_reset_cond_in
    SLICE_X54Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.331ns (15.225%)  route 1.845ns (84.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.351     1.637    reset_cond/butt_reset_IBUF
    SLICE_X54Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.494     2.176    reset_cond/M_reset_cond_in
    SLICE_X52Y12         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y12         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





