0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.srcs/sim_1/imports/sim_1/testbenches.sv,1589546491,systemVerilog,,,,testClockDivider;testController;testDebouncer;testDisplayLogic;testDownCounter;testMain;testRegister;testUpCounter,,,,,,,,
C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.srcs/sources_1/imports/sources_1/SevSeg_4digit.sv,1589075121,systemVerilog,,C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.srcs/sources_1/imports/sources_1/main.sv,,SevSeg_4digit,,,,,,,,
C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.srcs/sources_1/imports/sources_1/main.sv,1589667699,systemVerilog,,C:/Users/user/Desktop/Programming/Digital Design/spring2020/Project/Code v2/Checksum.srcs/sim_1/imports/sim_1/testbenches.sv,,buttonDebouncer;clockDivider;controller;datapath;downCounter;main;mainSim;mux2;mux4;regFile;register;sevenSegmentLogic;upCounter,,,,,,,,
