0.6
2017.2
Jun 15 2017
18:41:53
/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.sim/sim_1/synth/timing/sim_time_synth.v,1541263901,verilog,,,,SimpleModule_0;SimpleModule_0_SimpleModule;glbl;top,,,,,,,,
/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sim_1/new/sim.v,1541259691,verilog,,,,sim,,,,,,,,
