{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664526508229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664526508229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:28:28 2022 " "Processing started: Fri Sep 30 16:28:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664526508229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664526508229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_tube -c digital_tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_tube -c digital_tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664526508229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1664526508482 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"JSQ\";  expecting \";\" digital_tube.v(48) " "Verilog HDL syntax error at digital_tube.v(48) near text \"JSQ\";  expecting \";\"" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664526508513 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "digital_tube digital_tube.v(19) " "Ignored design unit \"digital_tube\" at digital_tube.v(19) due to previous errors" {  } { { "digital_tube.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/digital_tube.v" 19 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1664526508514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_tube.v 0 0 " "Found 0 design units, including 0 entities, in source file digital_tube.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526508514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "px.v 1 1 " "Found 1 design units, including 1 entities, in source file px.v" { { "Info" "ISGN_ENTITY_NAME" "1 px " "Found entity 1: px" {  } { { "px.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/px.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526508516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526508516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ym.v 1 1 " "Found 1 design units, including 1 entities, in source file ym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ym " "Found entity 1: ym" {  } { { "ym.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/ym.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526508517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526508517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsq.v 1 1 " "Found 1 design units, including 1 entities, in source file jsq.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSQ " "Found entity 1: JSQ" {  } { { "JSQ.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/JSQ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526508519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526508519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_div/f_div.v 1 1 " "Found 1 design units, including 1 entities, in source file f_div/f_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_div " "Found entity 1: f_div" {  } { { "f_div/f_div.v" "" { Text "C:/Users/29923/Desktop/FPGA/digital_tube/f_div/f_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1664526508520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1664526508520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664526508552 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 30 16:28:28 2022 " "Processing ended: Fri Sep 30 16:28:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664526508552 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664526508552 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664526508552 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664526508552 ""}
