INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/OneDrive/Documents/GitHub/ec413_lab_5/Sources/SLT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/OneDrive/Documents/GitHub/ec413_lab_5/Sources/SLT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexa/OneDrive/Documents/GitHub/ec413_lab_5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
