ARM GAS  /tmp/cc4UY3J0.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.Uart1_Init,"ax",%progbits
  16              		.align	1
  17              		.global	Uart1_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	Uart1_Init:
  25              	.LFB197:
  26              		.file 1 "User/Modbus/usart.c"
   1:User/Modbus/usart.c **** #include "usart.h"
   2:User/Modbus/usart.c **** #include "fifo.h"
   3:User/Modbus/usart.c **** #include "modbus_crc.h"
   4:User/Modbus/usart.c **** 
   5:User/Modbus/usart.c **** UART_HandleTypeDef huart1, huart2;
   6:User/Modbus/usart.c **** DMA_HandleTypeDef hdma_usart1_rx, hdma_usart2_rx;
   7:User/Modbus/usart.c **** 
   8:User/Modbus/usart.c **** uint8_t           dma_rx1_buf[DMA_BUF_SIZE], dma_rx2_buf[DMA_BUF_SIZE],/* Circular buffer for DMA *
   9:User/Modbus/usart.c **** 				  ring_buf_uart1_tx[1024], ring_buf_uart2_tx[1024], tx1_data, tx2_data;
  10:User/Modbus/usart.c **** DMA_Event_t       dma_uart1_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE}, 
  11:User/Modbus/usart.c **** 				  dma_uart2_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE};
  12:User/Modbus/usart.c **** Fifo_t            fifo_uart1_tx, fifo_uart2_tx;				  
  13:User/Modbus/usart.c **** /**
  14:User/Modbus/usart.c ****  * Uart1 connect to raspberry
  15:User/Modbus/usart.c ****  */
  16:User/Modbus/usart.c **** void Uart1_Init(void)
  17:User/Modbus/usart.c **** {
  27              		.loc 1 17 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  18:User/Modbus/usart.c ****     huart1.Instance = USART1;
  39              		.loc 1 18 5 view .LVU1
  40              		.loc 1 18 21 is_stmt 0 view .LVU2
ARM GAS  /tmp/cc4UY3J0.s 			page 2


  41 0004 3548     		ldr	r0, .L9
  42 0006 364B     		ldr	r3, .L9+4
  43 0008 0360     		str	r3, [r0]
  19:User/Modbus/usart.c ****     huart1.Init.BaudRate = 19200;
  44              		.loc 1 19 5 is_stmt 1 view .LVU3
  45              		.loc 1 19 26 is_stmt 0 view .LVU4
  46 000a 4FF49643 		mov	r3, #19200
  47 000e 4360     		str	r3, [r0, #4]
  20:User/Modbus/usart.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
  48              		.loc 1 20 5 is_stmt 1 view .LVU5
  49              		.loc 1 20 28 is_stmt 0 view .LVU6
  50 0010 0023     		movs	r3, #0
  51 0012 8360     		str	r3, [r0, #8]
  21:User/Modbus/usart.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
  52              		.loc 1 21 5 is_stmt 1 view .LVU7
  53              		.loc 1 21 26 is_stmt 0 view .LVU8
  54 0014 C360     		str	r3, [r0, #12]
  22:User/Modbus/usart.c ****     huart1.Init.Parity = UART_PARITY_NONE;
  55              		.loc 1 22 5 is_stmt 1 view .LVU9
  56              		.loc 1 22 24 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
  23:User/Modbus/usart.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
  58              		.loc 1 23 5 is_stmt 1 view .LVU11
  59              		.loc 1 23 22 is_stmt 0 view .LVU12
  60 0018 0C22     		movs	r2, #12
  61 001a 4261     		str	r2, [r0, #20]
  24:User/Modbus/usart.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  62              		.loc 1 24 5 is_stmt 1 view .LVU13
  63              		.loc 1 24 27 is_stmt 0 view .LVU14
  64 001c 8361     		str	r3, [r0, #24]
  25:User/Modbus/usart.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  65              		.loc 1 25 5 is_stmt 1 view .LVU15
  66              		.loc 1 25 30 is_stmt 0 view .LVU16
  67 001e C361     		str	r3, [r0, #28]
  26:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart1) != HAL_OK) 
  68              		.loc 1 26 5 is_stmt 1 view .LVU17
  69              		.loc 1 26 9 is_stmt 0 view .LVU18
  70 0020 FFF7FEFF 		bl	HAL_UART_Init
  71              	.LVL0:
  72              		.loc 1 26 8 view .LVU19
  73 0024 0028     		cmp	r0, #0
  74 0026 4FD1     		bne	.L6
  75              	.L2:
  27:User/Modbus/usart.c ****     {
  28:User/Modbus/usart.c ****         Error_Handler();
  29:User/Modbus/usart.c ****     }
  30:User/Modbus/usart.c **** 
  31:User/Modbus/usart.c ****     /* Init tx fifo */
  32:User/Modbus/usart.c ****     FifoInit(&fifo_uart1_tx, ring_buf_uart1_tx, 1024);
  76              		.loc 1 32 5 is_stmt 1 view .LVU20
  77 0028 4FF48062 		mov	r2, #1024
  78 002c 2D49     		ldr	r1, .L9+8
  79 002e 2E48     		ldr	r0, .L9+12
  80 0030 FFF7FEFF 		bl	FifoInit
  81              	.LVL1:
  33:User/Modbus/usart.c **** 
  34:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
ARM GAS  /tmp/cc4UY3J0.s 			page 3


  35:User/Modbus/usart.c ****     SET_BIT(USART1->CR1, USART_CR1_IDLEIE);
  82              		.loc 1 35 5 view .LVU21
  83 0034 2A4A     		ldr	r2, .L9+4
  84 0036 D368     		ldr	r3, [r2, #12]
  85 0038 43F01003 		orr	r3, r3, #16
  86 003c D360     		str	r3, [r2, #12]
  36:User/Modbus/usart.c **** 
  37:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  87              		.loc 1 37 5 view .LVU22
  88 003e 0022     		movs	r2, #0
  89 0040 1146     		mov	r1, r2
  90 0042 2520     		movs	r0, #37
  91 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92              	.LVL2:
  38:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
  93              		.loc 1 38 5 view .LVU23
  94 0048 2520     		movs	r0, #37
  95 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  96              	.LVL3:
  39:User/Modbus/usart.c **** 
  40:User/Modbus/usart.c ****     /* DMA controller clock enable */
  41:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
  97              		.loc 1 41 5 view .LVU24
  98              	.LBB18:
  99              		.loc 1 41 5 view .LVU25
 100              		.loc 1 41 5 view .LVU26
 101 004e 274B     		ldr	r3, .L9+16
 102 0050 5A69     		ldr	r2, [r3, #20]
 103 0052 42F00102 		orr	r2, r2, #1
 104 0056 5A61     		str	r2, [r3, #20]
 105              		.loc 1 41 5 view .LVU27
 106 0058 5B69     		ldr	r3, [r3, #20]
 107 005a 03F00103 		and	r3, r3, #1
 108 005e 0193     		str	r3, [sp, #4]
 109              		.loc 1 41 5 view .LVU28
 110 0060 019B     		ldr	r3, [sp, #4]
 111              	.LBE18:
 112              		.loc 1 41 5 view .LVU29
  42:User/Modbus/usart.c **** 
  43:User/Modbus/usart.c ****     /* USART1_RX Init */
  44:User/Modbus/usart.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 113              		.loc 1 44 5 view .LVU30
 114              		.loc 1 44 29 is_stmt 0 view .LVU31
 115 0062 2348     		ldr	r0, .L9+20
 116 0064 234B     		ldr	r3, .L9+24
 117 0066 0360     		str	r3, [r0]
  45:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 118              		.loc 1 45 5 is_stmt 1 view .LVU32
 119              		.loc 1 45 35 is_stmt 0 view .LVU33
 120 0068 0023     		movs	r3, #0
 121 006a 4360     		str	r3, [r0, #4]
  46:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 122              		.loc 1 46 5 is_stmt 1 view .LVU34
 123              		.loc 1 46 35 is_stmt 0 view .LVU35
 124 006c 8360     		str	r3, [r0, #8]
  47:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 125              		.loc 1 47 5 is_stmt 1 view .LVU36
ARM GAS  /tmp/cc4UY3J0.s 			page 4


 126              		.loc 1 47 32 is_stmt 0 view .LVU37
 127 006e 8022     		movs	r2, #128
 128 0070 C260     		str	r2, [r0, #12]
  48:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 129              		.loc 1 48 5 is_stmt 1 view .LVU38
 130              		.loc 1 48 45 is_stmt 0 view .LVU39
 131 0072 0361     		str	r3, [r0, #16]
  49:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 132              		.loc 1 49 5 is_stmt 1 view .LVU40
 133              		.loc 1 49 42 is_stmt 0 view .LVU41
 134 0074 4361     		str	r3, [r0, #20]
  50:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 135              		.loc 1 50 5 is_stmt 1 view .LVU42
 136              		.loc 1 50 30 is_stmt 0 view .LVU43
 137 0076 2023     		movs	r3, #32
 138 0078 8361     		str	r3, [r0, #24]
  51:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 139              		.loc 1 51 5 is_stmt 1 view .LVU44
 140              		.loc 1 51 34 is_stmt 0 view .LVU45
 141 007a 4FF44053 		mov	r3, #12288
 142 007e C361     		str	r3, [r0, #28]
  52:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 143              		.loc 1 52 5 is_stmt 1 view .LVU46
 144              		.loc 1 52 9 is_stmt 0 view .LVU47
 145 0080 FFF7FEFF 		bl	HAL_DMA_Init
 146              	.LVL4:
 147              		.loc 1 52 8 view .LVU48
 148 0084 18BB     		cbnz	r0, .L7
 149              	.L3:
  53:User/Modbus/usart.c ****     {
  54:User/Modbus/usart.c ****       Error_Handler();
  55:User/Modbus/usart.c ****     }
  56:User/Modbus/usart.c **** 
  57:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart1,hdmarx,hdma_usart1_rx);
 150              		.loc 1 57 5 is_stmt 1 view .LVU49
 151              		.loc 1 57 5 view .LVU50
 152 0086 154C     		ldr	r4, .L9
 153 0088 194B     		ldr	r3, .L9+20
 154 008a A363     		str	r3, [r4, #56]
 155              		.loc 1 57 5 view .LVU51
 156 008c 5C62     		str	r4, [r3, #36]
 157              		.loc 1 57 5 view .LVU52
  58:User/Modbus/usart.c **** 
  59:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
  60:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 158              		.loc 1 60 5 view .LVU53
 159 008e 0022     		movs	r2, #0
 160 0090 1146     		mov	r1, r2
 161 0092 0F20     		movs	r0, #15
 162 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 163              	.LVL5:
  61:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 164              		.loc 1 61 5 view .LVU54
 165 0098 0F20     		movs	r0, #15
 166 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 167              	.LVL6:
  62:User/Modbus/usart.c **** 
ARM GAS  /tmp/cc4UY3J0.s 			page 5


  63:User/Modbus/usart.c ****      /* Start DMA Rx */
  64:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK)
 168              		.loc 1 64 5 view .LVU55
 169              		.loc 1 64 8 is_stmt 0 view .LVU56
 170 009e 4FF48072 		mov	r2, #256
 171 00a2 1549     		ldr	r1, .L9+28
 172 00a4 2046     		mov	r0, r4
 173 00a6 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 174              	.LVL7:
 175              		.loc 1 64 7 view .LVU57
 176 00aa 98B9     		cbnz	r0, .L8
 177              	.L4:
  65:User/Modbus/usart.c ****     {        
  66:User/Modbus/usart.c ****         Error_Handler();
  67:User/Modbus/usart.c ****     }
  68:User/Modbus/usart.c ****     
  69:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
  70:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 178              		.loc 1 70 5 is_stmt 1 view .LVU58
 179 00ac 0B4A     		ldr	r2, .L9
 180 00ae 936B     		ldr	r3, [r2, #56]
 181 00b0 1968     		ldr	r1, [r3]
 182 00b2 0B68     		ldr	r3, [r1]
 183 00b4 23F00403 		bic	r3, r3, #4
 184 00b8 0B60     		str	r3, [r1]
  71:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart1, UART_IT_ERR);
 185              		.loc 1 71 5 view .LVU59
 186 00ba 1268     		ldr	r2, [r2]
 187 00bc 5369     		ldr	r3, [r2, #20]
 188 00be 23F00103 		bic	r3, r3, #1
 189 00c2 5361     		str	r3, [r2, #20]
  72:User/Modbus/usart.c **** 
  73:User/Modbus/usart.c **** }
 190              		.loc 1 73 1 is_stmt 0 view .LVU60
 191 00c4 02B0     		add	sp, sp, #8
 192              	.LCFI2:
 193              		.cfi_remember_state
 194              		.cfi_def_cfa_offset 8
 195              		@ sp needed
 196 00c6 10BD     		pop	{r4, pc}
 197              	.L6:
 198              	.LCFI3:
 199              		.cfi_restore_state
  28:User/Modbus/usart.c ****     }
 200              		.loc 1 28 9 is_stmt 1 view .LVU61
 201 00c8 FFF7FEFF 		bl	Error_Handler
 202              	.LVL8:
 203 00cc ACE7     		b	.L2
 204              	.L7:
  54:User/Modbus/usart.c ****     }
 205              		.loc 1 54 7 view .LVU62
 206 00ce FFF7FEFF 		bl	Error_Handler
 207              	.LVL9:
 208 00d2 D8E7     		b	.L3
 209              	.L8:
  66:User/Modbus/usart.c ****     }
 210              		.loc 1 66 9 view .LVU63
ARM GAS  /tmp/cc4UY3J0.s 			page 6


 211 00d4 FFF7FEFF 		bl	Error_Handler
 212              	.LVL10:
 213 00d8 E8E7     		b	.L4
 214              	.L10:
 215 00da 00BF     		.align	2
 216              	.L9:
 217 00dc 00000000 		.word	.LANCHOR0
 218 00e0 00380140 		.word	1073821696
 219 00e4 00000000 		.word	.LANCHOR1
 220 00e8 00000000 		.word	.LANCHOR2
 221 00ec 00100240 		.word	1073876992
 222 00f0 00000000 		.word	.LANCHOR3
 223 00f4 58000240 		.word	1073872984
 224 00f8 00000000 		.word	.LANCHOR4
 225              		.cfi_endproc
 226              	.LFE197:
 228              		.section	.text.Uart2_Init,"ax",%progbits
 229              		.align	1
 230              		.global	Uart2_Init
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	Uart2_Init:
 237              	.LFB198:
  74:User/Modbus/usart.c **** 
  75:User/Modbus/usart.c **** 
  76:User/Modbus/usart.c **** void Uart2_Init(void)
  77:User/Modbus/usart.c **** {
 238              		.loc 1 77 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 8
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242 0000 10B5     		push	{r4, lr}
 243              	.LCFI4:
 244              		.cfi_def_cfa_offset 8
 245              		.cfi_offset 4, -8
 246              		.cfi_offset 14, -4
 247 0002 82B0     		sub	sp, sp, #8
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 16
  78:User/Modbus/usart.c ****     huart2.Instance = USART2;
 250              		.loc 1 78 5 view .LVU65
 251              		.loc 1 78 21 is_stmt 0 view .LVU66
 252 0004 3548     		ldr	r0, .L19
 253 0006 364B     		ldr	r3, .L19+4
 254 0008 0360     		str	r3, [r0]
  79:User/Modbus/usart.c ****     huart2.Init.BaudRate = 9600;
 255              		.loc 1 79 5 is_stmt 1 view .LVU67
 256              		.loc 1 79 26 is_stmt 0 view .LVU68
 257 000a 4FF41653 		mov	r3, #9600
 258 000e 4360     		str	r3, [r0, #4]
  80:User/Modbus/usart.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 259              		.loc 1 80 5 is_stmt 1 view .LVU69
 260              		.loc 1 80 28 is_stmt 0 view .LVU70
 261 0010 0023     		movs	r3, #0
 262 0012 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/cc4UY3J0.s 			page 7


  81:User/Modbus/usart.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 263              		.loc 1 81 5 is_stmt 1 view .LVU71
 264              		.loc 1 81 26 is_stmt 0 view .LVU72
 265 0014 C360     		str	r3, [r0, #12]
  82:User/Modbus/usart.c ****     huart2.Init.Parity = UART_PARITY_NONE;
 266              		.loc 1 82 5 is_stmt 1 view .LVU73
 267              		.loc 1 82 24 is_stmt 0 view .LVU74
 268 0016 0361     		str	r3, [r0, #16]
  83:User/Modbus/usart.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 269              		.loc 1 83 5 is_stmt 1 view .LVU75
 270              		.loc 1 83 22 is_stmt 0 view .LVU76
 271 0018 0C22     		movs	r2, #12
 272 001a 4261     		str	r2, [r0, #20]
  84:User/Modbus/usart.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 273              		.loc 1 84 5 is_stmt 1 view .LVU77
 274              		.loc 1 84 27 is_stmt 0 view .LVU78
 275 001c 8361     		str	r3, [r0, #24]
  85:User/Modbus/usart.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 276              		.loc 1 85 5 is_stmt 1 view .LVU79
 277              		.loc 1 85 30 is_stmt 0 view .LVU80
 278 001e C361     		str	r3, [r0, #28]
  86:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) 
 279              		.loc 1 86 5 is_stmt 1 view .LVU81
 280              		.loc 1 86 9 is_stmt 0 view .LVU82
 281 0020 FFF7FEFF 		bl	HAL_UART_Init
 282              	.LVL11:
 283              		.loc 1 86 8 view .LVU83
 284 0024 0028     		cmp	r0, #0
 285 0026 4FD1     		bne	.L16
 286              	.L12:
  87:User/Modbus/usart.c ****     {
  88:User/Modbus/usart.c ****         Error_Handler();
  89:User/Modbus/usart.c ****     }
  90:User/Modbus/usart.c **** 
  91:User/Modbus/usart.c ****     /* Init tx fifo */
  92:User/Modbus/usart.c ****     FifoInit(&fifo_uart2_tx, ring_buf_uart2_tx, 1024);
 287              		.loc 1 92 5 is_stmt 1 view .LVU84
 288 0028 4FF48062 		mov	r2, #1024
 289 002c 2D49     		ldr	r1, .L19+8
 290 002e 2E48     		ldr	r0, .L19+12
 291 0030 FFF7FEFF 		bl	FifoInit
 292              	.LVL12:
  93:User/Modbus/usart.c **** 
  94:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
  95:User/Modbus/usart.c ****     SET_BIT(USART2->CR1, USART_CR1_IDLEIE);
 293              		.loc 1 95 5 view .LVU85
 294 0034 2A4A     		ldr	r2, .L19+4
 295 0036 D368     		ldr	r3, [r2, #12]
 296 0038 43F01003 		orr	r3, r3, #16
 297 003c D360     		str	r3, [r2, #12]
  96:User/Modbus/usart.c **** 
  97:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 298              		.loc 1 97 5 view .LVU86
 299 003e 0022     		movs	r2, #0
 300 0040 1146     		mov	r1, r2
 301 0042 2620     		movs	r0, #38
 302 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/cc4UY3J0.s 			page 8


 303              	.LVL13:
  98:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 304              		.loc 1 98 5 view .LVU87
 305 0048 2620     		movs	r0, #38
 306 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 307              	.LVL14:
  99:User/Modbus/usart.c **** 
 100:User/Modbus/usart.c ****     /* DMA controller clock enable */
 101:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 308              		.loc 1 101 5 view .LVU88
 309              	.LBB19:
 310              		.loc 1 101 5 view .LVU89
 311              		.loc 1 101 5 view .LVU90
 312 004e 274B     		ldr	r3, .L19+16
 313 0050 5A69     		ldr	r2, [r3, #20]
 314 0052 42F00102 		orr	r2, r2, #1
 315 0056 5A61     		str	r2, [r3, #20]
 316              		.loc 1 101 5 view .LVU91
 317 0058 5B69     		ldr	r3, [r3, #20]
 318 005a 03F00103 		and	r3, r3, #1
 319 005e 0193     		str	r3, [sp, #4]
 320              		.loc 1 101 5 view .LVU92
 321 0060 019B     		ldr	r3, [sp, #4]
 322              	.LBE19:
 323              		.loc 1 101 5 view .LVU93
 102:User/Modbus/usart.c **** 
 103:User/Modbus/usart.c ****     /* USART2 DMA Init */
 104:User/Modbus/usart.c ****     /* USART2_RX Init */
 105:User/Modbus/usart.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
 324              		.loc 1 105 5 view .LVU94
 325              		.loc 1 105 29 is_stmt 0 view .LVU95
 326 0062 2348     		ldr	r0, .L19+20
 327 0064 234B     		ldr	r3, .L19+24
 328 0066 0360     		str	r3, [r0]
 106:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 329              		.loc 1 106 5 is_stmt 1 view .LVU96
 330              		.loc 1 106 35 is_stmt 0 view .LVU97
 331 0068 0023     		movs	r3, #0
 332 006a 4360     		str	r3, [r0, #4]
 107:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 333              		.loc 1 107 5 is_stmt 1 view .LVU98
 334              		.loc 1 107 35 is_stmt 0 view .LVU99
 335 006c 8360     		str	r3, [r0, #8]
 108:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 336              		.loc 1 108 5 is_stmt 1 view .LVU100
 337              		.loc 1 108 32 is_stmt 0 view .LVU101
 338 006e 8022     		movs	r2, #128
 339 0070 C260     		str	r2, [r0, #12]
 109:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 340              		.loc 1 109 5 is_stmt 1 view .LVU102
 341              		.loc 1 109 45 is_stmt 0 view .LVU103
 342 0072 0361     		str	r3, [r0, #16]
 110:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 343              		.loc 1 110 5 is_stmt 1 view .LVU104
 344              		.loc 1 110 42 is_stmt 0 view .LVU105
 345 0074 4361     		str	r3, [r0, #20]
 111:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
ARM GAS  /tmp/cc4UY3J0.s 			page 9


 346              		.loc 1 111 5 is_stmt 1 view .LVU106
 347              		.loc 1 111 30 is_stmt 0 view .LVU107
 348 0076 2023     		movs	r3, #32
 349 0078 8361     		str	r3, [r0, #24]
 112:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 350              		.loc 1 112 5 is_stmt 1 view .LVU108
 351              		.loc 1 112 34 is_stmt 0 view .LVU109
 352 007a 4FF44053 		mov	r3, #12288
 353 007e C361     		str	r3, [r0, #28]
 113:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 354              		.loc 1 113 5 is_stmt 1 view .LVU110
 355              		.loc 1 113 9 is_stmt 0 view .LVU111
 356 0080 FFF7FEFF 		bl	HAL_DMA_Init
 357              	.LVL15:
 358              		.loc 1 113 8 view .LVU112
 359 0084 18BB     		cbnz	r0, .L17
 360              	.L13:
 114:User/Modbus/usart.c ****     {
 115:User/Modbus/usart.c ****       Error_Handler();
 116:User/Modbus/usart.c ****     }
 117:User/Modbus/usart.c **** 
 118:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx);
 361              		.loc 1 118 5 is_stmt 1 view .LVU113
 362              		.loc 1 118 5 view .LVU114
 363 0086 154C     		ldr	r4, .L19
 364 0088 194B     		ldr	r3, .L19+20
 365 008a A363     		str	r3, [r4, #56]
 366              		.loc 1 118 5 view .LVU115
 367 008c 5C62     		str	r4, [r3, #36]
 368              		.loc 1 118 5 view .LVU116
 119:User/Modbus/usart.c **** 
 120:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
 121:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 369              		.loc 1 121 5 view .LVU117
 370 008e 0022     		movs	r2, #0
 371 0090 1146     		mov	r1, r2
 372 0092 1020     		movs	r0, #16
 373 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 374              	.LVL16:
 122:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 375              		.loc 1 122 5 view .LVU118
 376 0098 1020     		movs	r0, #16
 377 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 378              	.LVL17:
 123:User/Modbus/usart.c **** 
 124:User/Modbus/usart.c ****      /* Start DMA */
 125:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE) != HAL_OK)
 379              		.loc 1 125 5 view .LVU119
 380              		.loc 1 125 8 is_stmt 0 view .LVU120
 381 009e 4FF48072 		mov	r2, #256
 382 00a2 1549     		ldr	r1, .L19+28
 383 00a4 2046     		mov	r0, r4
 384 00a6 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 385              	.LVL18:
 386              		.loc 1 125 7 view .LVU121
 387 00aa 98B9     		cbnz	r0, .L18
 388              	.L14:
ARM GAS  /tmp/cc4UY3J0.s 			page 10


 126:User/Modbus/usart.c ****     {        
 127:User/Modbus/usart.c ****         Error_Handler();
 128:User/Modbus/usart.c ****     }
 129:User/Modbus/usart.c ****     
 130:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
 131:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 389              		.loc 1 131 5 is_stmt 1 view .LVU122
 390 00ac 0B4A     		ldr	r2, .L19
 391 00ae 936B     		ldr	r3, [r2, #56]
 392 00b0 1968     		ldr	r1, [r3]
 393 00b2 0B68     		ldr	r3, [r1]
 394 00b4 23F00403 		bic	r3, r3, #4
 395 00b8 0B60     		str	r3, [r1]
 132:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart2, UART_IT_ERR);
 396              		.loc 1 132 5 view .LVU123
 397 00ba 1268     		ldr	r2, [r2]
 398 00bc 5369     		ldr	r3, [r2, #20]
 399 00be 23F00103 		bic	r3, r3, #1
 400 00c2 5361     		str	r3, [r2, #20]
 133:User/Modbus/usart.c **** }
 401              		.loc 1 133 1 is_stmt 0 view .LVU124
 402 00c4 02B0     		add	sp, sp, #8
 403              	.LCFI6:
 404              		.cfi_remember_state
 405              		.cfi_def_cfa_offset 8
 406              		@ sp needed
 407 00c6 10BD     		pop	{r4, pc}
 408              	.L16:
 409              	.LCFI7:
 410              		.cfi_restore_state
  88:User/Modbus/usart.c ****     }
 411              		.loc 1 88 9 is_stmt 1 view .LVU125
 412 00c8 FFF7FEFF 		bl	Error_Handler
 413              	.LVL19:
 414 00cc ACE7     		b	.L12
 415              	.L17:
 115:User/Modbus/usart.c ****     }
 416              		.loc 1 115 7 view .LVU126
 417 00ce FFF7FEFF 		bl	Error_Handler
 418              	.LVL20:
 419 00d2 D8E7     		b	.L13
 420              	.L18:
 127:User/Modbus/usart.c ****     }
 421              		.loc 1 127 9 view .LVU127
 422 00d4 FFF7FEFF 		bl	Error_Handler
 423              	.LVL21:
 424 00d8 E8E7     		b	.L14
 425              	.L20:
 426 00da 00BF     		.align	2
 427              	.L19:
 428 00dc 00000000 		.word	.LANCHOR5
 429 00e0 00440040 		.word	1073759232
 430 00e4 00000000 		.word	.LANCHOR6
 431 00e8 00000000 		.word	.LANCHOR7
 432 00ec 00100240 		.word	1073876992
 433 00f0 00000000 		.word	.LANCHOR8
 434 00f4 6C000240 		.word	1073873004
ARM GAS  /tmp/cc4UY3J0.s 			page 11


 435 00f8 00000000 		.word	.LANCHOR9
 436              		.cfi_endproc
 437              	.LFE198:
 439              		.section	.text.Uart2_Put_Char,"ax",%progbits
 440              		.align	1
 441              		.global	Uart2_Put_Char
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu softvfp
 447              	Uart2_Put_Char:
 448              	.LVL22:
 449              	.LFB199:
 134:User/Modbus/usart.c **** 
 135:User/Modbus/usart.c **** 
 136:User/Modbus/usart.c **** 
 137:User/Modbus/usart.c **** /**
 138:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 139:User/Modbus/usart.c ****  */
 140:User/Modbus/usart.c **** uint8_t Uart2_Put_Char(uint8_t data)
 141:User/Modbus/usart.c **** {
 450              		.loc 1 141 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		.loc 1 141 1 is_stmt 0 view .LVU129
 455 0000 38B5     		push	{r3, r4, r5, lr}
 456              	.LCFI8:
 457              		.cfi_def_cfa_offset 16
 458              		.cfi_offset 3, -16
 459              		.cfi_offset 4, -12
 460              		.cfi_offset 5, -8
 461              		.cfi_offset 14, -4
 462 0002 0446     		mov	r4, r0
 142:User/Modbus/usart.c ****     uint32_t old_primask;
 463              		.loc 1 142 5 is_stmt 1 view .LVU130
 143:User/Modbus/usart.c **** 
 144:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 464              		.loc 1 144 5 view .LVU131
 465              	.LBB20:
 466              	.LBI20:
 467              		.file 2 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gc
   1:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /tmp/cc4UY3J0.s 			page 12


  16:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/cc4UY3J0.s 			page 13


  73:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
ARM GAS  /tmp/cc4UY3J0.s 			page 14


 130:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4UY3J0.s 			page 15


 187:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
ARM GAS  /tmp/cc4UY3J0.s 			page 16


 244:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc4UY3J0.s 			page 17


 301:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4UY3J0.s 			page 18


 358:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 468              		.loc 2 382 31 view .LVU132
 469              	.LBB21:
 383:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 470              		.loc 2 384 3 view .LVU133
 385:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 471              		.loc 2 386 3 view .LVU134
 472              		.syntax unified
 473              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 474 0004 EFF31085 		MRS r5, primask
 475              	@ 0 "" 2
 476              	.LVL23:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 477              		.loc 2 387 3 view .LVU135
 478              		.loc 2 387 3 is_stmt 0 view .LVU136
 479              		.thumb
 480              		.syntax unified
 481              	.LBE21:
 482              	.LBE20:
 145:User/Modbus/usart.c ****     __disable_irq();
 483              		.loc 1 145 5 is_stmt 1 view .LVU137
 484              	.LBB22:
 485              	.LBI22:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486              		.loc 2 140 27 view .LVU138
 487              	.LBB23:
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 488              		.loc 2 142 3 view .LVU139
 489              		.syntax unified
 490              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 491 0008 72B6     		cpsid i
ARM GAS  /tmp/cc4UY3J0.s 			page 19


 492              	@ 0 "" 2
 493              		.thumb
 494              		.syntax unified
 495              	.LBE23:
 496              	.LBE22:
 146:User/Modbus/usart.c **** 
 147:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart2_tx))
 497              		.loc 1 147 5 view .LVU140
 498              		.loc 1 147 10 is_stmt 0 view .LVU141
 499 000a 0B48     		ldr	r0, .L26
 500              	.LVL24:
 501              		.loc 1 147 10 view .LVU142
 502 000c FFF7FEFF 		bl	IsFifoFull
 503              	.LVL25:
 504              		.loc 1 147 8 view .LVU143
 505 0010 18B1     		cbz	r0, .L25
 148:User/Modbus/usart.c ****     {
 149:User/Modbus/usart.c ****         FifoPush(&fifo_uart2_tx, data);
 150:User/Modbus/usart.c ****         
 151:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 152:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 153:User/Modbus/usart.c **** 
 154:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 155:User/Modbus/usart.c ****         return 0;       /* OK */
 156:User/Modbus/usart.c ****     }
 157:User/Modbus/usart.c **** 
 158:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 506              		.loc 1 158 5 is_stmt 1 view .LVU144
 507              	.LVL26:
 508              	.LBB24:
 509              	.LBI24:
 388:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 510              		.loc 2 412 27 view .LVU145
ARM GAS  /tmp/cc4UY3J0.s 			page 20


 511              	.LBB25:
 413:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 512              		.loc 2 414 3 view .LVU146
 513              		.syntax unified
 514              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 515 0012 85F31088 		MSR primask, r5
 516              	@ 0 "" 2
 517              	.LVL27:
 518              		.loc 2 414 3 is_stmt 0 view .LVU147
 519              		.thumb
 520              		.syntax unified
 521              	.LBE25:
 522              	.LBE24:
 159:User/Modbus/usart.c ****     return 1;   /* Busy */
 523              		.loc 1 159 5 is_stmt 1 view .LVU148
 524              		.loc 1 159 12 is_stmt 0 view .LVU149
 525 0016 0120     		movs	r0, #1
 526              	.L23:
 160:User/Modbus/usart.c **** }
 527              		.loc 1 160 1 view .LVU150
 528 0018 38BD     		pop	{r3, r4, r5, pc}
 529              	.LVL28:
 530              	.L25:
 149:User/Modbus/usart.c ****         
 531              		.loc 1 149 9 is_stmt 1 view .LVU151
 532 001a 2146     		mov	r1, r4
 533 001c 0648     		ldr	r0, .L26
 534 001e FFF7FEFF 		bl	FifoPush
 535              	.LVL29:
 152:User/Modbus/usart.c **** 
 536              		.loc 1 152 9 view .LVU152
 537 0022 064B     		ldr	r3, .L26+4
 538 0024 1A68     		ldr	r2, [r3]
 539 0026 D368     		ldr	r3, [r2, #12]
 540 0028 43F04003 		orr	r3, r3, #64
 541 002c D360     		str	r3, [r2, #12]
 154:User/Modbus/usart.c ****         return 0;       /* OK */
 542              		.loc 1 154 9 view .LVU153
 543              	.LVL30:
 544              	.LBB26:
 545              	.LBI26:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 546              		.loc 2 412 27 view .LVU154
 547              	.LBB27:
 548              		.loc 2 414 3 view .LVU155
 549              		.syntax unified
 550              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 551 002e 85F31088 		MSR primask, r5
 552              	@ 0 "" 2
 553              	.LVL31:
 554              		.loc 2 414 3 is_stmt 0 view .LVU156
 555              		.thumb
 556              		.syntax unified
 557              	.LBE27:
 558              	.LBE26:
 155:User/Modbus/usart.c ****     }
ARM GAS  /tmp/cc4UY3J0.s 			page 21


 559              		.loc 1 155 9 is_stmt 1 view .LVU157
 155:User/Modbus/usart.c ****     }
 560              		.loc 1 155 16 is_stmt 0 view .LVU158
 561 0032 0020     		movs	r0, #0
 562 0034 F0E7     		b	.L23
 563              	.L27:
 564 0036 00BF     		.align	2
 565              	.L26:
 566 0038 00000000 		.word	.LANCHOR7
 567 003c 00000000 		.word	.LANCHOR5
 568              		.cfi_endproc
 569              	.LFE199:
 571              		.section	.text.Uart2_Send_Data,"ax",%progbits
 572              		.align	1
 573              		.global	Uart2_Send_Data
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu softvfp
 579              	Uart2_Send_Data:
 580              	.LVL32:
 581              	.LFB200:
 161:User/Modbus/usart.c **** 
 162:User/Modbus/usart.c **** 
 163:User/Modbus/usart.c **** /**
 164:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 165:User/Modbus/usart.c ****  */
 166:User/Modbus/usart.c **** void Uart2_Send_Data(uint8_t *data, uint16_t length)
 167:User/Modbus/usart.c **** {
 582              		.loc 1 167 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		.loc 1 167 1 is_stmt 0 view .LVU160
 587 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 588              	.LCFI9:
 589              		.cfi_def_cfa_offset 24
 590              		.cfi_offset 3, -24
 591              		.cfi_offset 4, -20
 592              		.cfi_offset 5, -16
 593              		.cfi_offset 6, -12
 594              		.cfi_offset 7, -8
 595              		.cfi_offset 14, -4
 596 0002 0646     		mov	r6, r0
 597 0004 0F46     		mov	r7, r1
 168:User/Modbus/usart.c ****     uint32_t retry_count;
 598              		.loc 1 168 5 is_stmt 1 view .LVU161
 169:User/Modbus/usart.c **** 
 170:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 599              		.loc 1 170 5 view .LVU162
 600              	.LBB28:
 601              		.loc 1 170 10 view .LVU163
 602              	.LVL33:
 603              		.loc 1 170 19 is_stmt 0 view .LVU164
 604 0006 0025     		movs	r5, #0
 605              		.loc 1 170 5 view .LVU165
 606 0008 00E0     		b	.L29
ARM GAS  /tmp/cc4UY3J0.s 			page 22


 607              	.LVL34:
 608              	.L30:
 609              		.loc 1 170 38 is_stmt 1 discriminator 2 view .LVU166
 610 000a 0135     		adds	r5, r5, #1
 611              	.LVL35:
 612              	.L29:
 613              		.loc 1 170 26 discriminator 1 view .LVU167
 614              		.loc 1 170 5 is_stmt 0 discriminator 1 view .LVU168
 615 000c AF42     		cmp	r7, r5
 616 000e 09D9     		bls	.L35
 171:User/Modbus/usart.c ****     {
 172:User/Modbus/usart.c ****         retry_count = 0;
 617              		.loc 1 172 21 view .LVU169
 618 0010 0024     		movs	r4, #0
 619              	.L32:
 620              	.LVL36:
 173:User/Modbus/usart.c ****         while(Uart2_Put_Char(data[i]))        /* Busy */
 621              		.loc 1 173 14 is_stmt 1 view .LVU170
 622              		.loc 1 173 15 is_stmt 0 view .LVU171
 623 0012 705D     		ldrb	r0, [r6, r5]	@ zero_extendqisi2
 624 0014 FFF7FEFF 		bl	Uart2_Put_Char
 625              	.LVL37:
 626              		.loc 1 173 14 view .LVU172
 627 0018 0028     		cmp	r0, #0
 628 001a F6D0     		beq	.L30
 174:User/Modbus/usart.c ****         {
 175:User/Modbus/usart.c ****             retry_count++;
 629              		.loc 1 175 13 is_stmt 1 view .LVU173
 630              		.loc 1 175 24 is_stmt 0 view .LVU174
 631 001c 0134     		adds	r4, r4, #1
 632              	.LVL38:
 176:User/Modbus/usart.c ****             if (retry_count > 5)
 633              		.loc 1 176 13 is_stmt 1 view .LVU175
 634              		.loc 1 176 16 is_stmt 0 view .LVU176
 635 001e 052C     		cmp	r4, #5
 636 0020 F7D9     		bls	.L32
 637 0022 F2E7     		b	.L30
 638              	.LVL39:
 639              	.L35:
 640              		.loc 1 176 16 view .LVU177
 641              	.LBE28:
 177:User/Modbus/usart.c ****                 break;
 178:User/Modbus/usart.c ****         }
 179:User/Modbus/usart.c ****     }
 180:User/Modbus/usart.c **** }
 642              		.loc 1 180 1 view .LVU178
 643 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 644              		.loc 1 180 1 view .LVU179
 645              		.cfi_endproc
 646              	.LFE200:
 648              		.section	.text.Uart1_Put_Char,"ax",%progbits
 649              		.align	1
 650              		.global	Uart1_Put_Char
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu softvfp
ARM GAS  /tmp/cc4UY3J0.s 			page 23


 656              	Uart1_Put_Char:
 657              	.LVL40:
 658              	.LFB201:
 181:User/Modbus/usart.c **** 
 182:User/Modbus/usart.c **** 
 183:User/Modbus/usart.c **** /**
 184:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 185:User/Modbus/usart.c ****  */
 186:User/Modbus/usart.c **** uint8_t Uart1_Put_Char(uint8_t data)
 187:User/Modbus/usart.c **** {
 659              		.loc 1 187 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		.loc 1 187 1 is_stmt 0 view .LVU181
 664 0000 38B5     		push	{r3, r4, r5, lr}
 665              	.LCFI10:
 666              		.cfi_def_cfa_offset 16
 667              		.cfi_offset 3, -16
 668              		.cfi_offset 4, -12
 669              		.cfi_offset 5, -8
 670              		.cfi_offset 14, -4
 671 0002 0446     		mov	r4, r0
 188:User/Modbus/usart.c ****     uint32_t old_primask;
 672              		.loc 1 188 5 is_stmt 1 view .LVU182
 189:User/Modbus/usart.c **** 
 190:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 673              		.loc 1 190 5 view .LVU183
 674              	.LBB29:
 675              	.LBI29:
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 676              		.loc 2 382 31 view .LVU184
 677              	.LBB30:
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678              		.loc 2 384 3 view .LVU185
 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 679              		.loc 2 386 3 view .LVU186
 680              		.syntax unified
 681              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 682 0004 EFF31085 		MRS r5, primask
 683              	@ 0 "" 2
 684              	.LVL41:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 685              		.loc 2 387 3 view .LVU187
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 686              		.loc 2 387 3 is_stmt 0 view .LVU188
 687              		.thumb
 688              		.syntax unified
 689              	.LBE30:
 690              	.LBE29:
 191:User/Modbus/usart.c ****     __disable_irq();
 691              		.loc 1 191 5 is_stmt 1 view .LVU189
 692              	.LBB31:
 693              	.LBI31:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 694              		.loc 2 140 27 view .LVU190
 695              	.LBB32:
ARM GAS  /tmp/cc4UY3J0.s 			page 24


 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 696              		.loc 2 142 3 view .LVU191
 697              		.syntax unified
 698              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 699 0008 72B6     		cpsid i
 700              	@ 0 "" 2
 701              		.thumb
 702              		.syntax unified
 703              	.LBE32:
 704              	.LBE31:
 192:User/Modbus/usart.c **** 
 193:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart1_tx))
 705              		.loc 1 193 5 view .LVU192
 706              		.loc 1 193 10 is_stmt 0 view .LVU193
 707 000a 0B48     		ldr	r0, .L41
 708              	.LVL42:
 709              		.loc 1 193 10 view .LVU194
 710 000c FFF7FEFF 		bl	IsFifoFull
 711              	.LVL43:
 712              		.loc 1 193 8 view .LVU195
 713 0010 18B1     		cbz	r0, .L40
 194:User/Modbus/usart.c ****     {
 195:User/Modbus/usart.c ****         FifoPush(&fifo_uart1_tx, data);
 196:User/Modbus/usart.c ****         
 197:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 198:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 199:User/Modbus/usart.c **** 
 200:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 201:User/Modbus/usart.c ****         return 0;       /* OK */
 202:User/Modbus/usart.c ****     }
 203:User/Modbus/usart.c **** 
 204:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 714              		.loc 1 204 5 is_stmt 1 view .LVU196
 715              	.LVL44:
 716              	.LBB33:
 717              	.LBI33:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 718              		.loc 2 412 27 view .LVU197
 719              	.LBB34:
 720              		.loc 2 414 3 view .LVU198
 721              		.syntax unified
 722              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 723 0012 85F31088 		MSR primask, r5
 724              	@ 0 "" 2
 725              	.LVL45:
 726              		.loc 2 414 3 is_stmt 0 view .LVU199
 727              		.thumb
 728              		.syntax unified
 729              	.LBE34:
 730              	.LBE33:
 205:User/Modbus/usart.c ****     return 1;   /* Busy */
 731              		.loc 1 205 5 is_stmt 1 view .LVU200
 732              		.loc 1 205 12 is_stmt 0 view .LVU201
 733 0016 0120     		movs	r0, #1
 734              	.L38:
 206:User/Modbus/usart.c **** }
 735              		.loc 1 206 1 view .LVU202
ARM GAS  /tmp/cc4UY3J0.s 			page 25


 736 0018 38BD     		pop	{r3, r4, r5, pc}
 737              	.LVL46:
 738              	.L40:
 195:User/Modbus/usart.c ****         
 739              		.loc 1 195 9 is_stmt 1 view .LVU203
 740 001a 2146     		mov	r1, r4
 741 001c 0648     		ldr	r0, .L41
 742 001e FFF7FEFF 		bl	FifoPush
 743              	.LVL47:
 198:User/Modbus/usart.c **** 
 744              		.loc 1 198 9 view .LVU204
 745 0022 064B     		ldr	r3, .L41+4
 746 0024 1A68     		ldr	r2, [r3]
 747 0026 D368     		ldr	r3, [r2, #12]
 748 0028 43F04003 		orr	r3, r3, #64
 749 002c D360     		str	r3, [r2, #12]
 200:User/Modbus/usart.c ****         return 0;       /* OK */
 750              		.loc 1 200 9 view .LVU205
 751              	.LVL48:
 752              	.LBB35:
 753              	.LBI35:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 754              		.loc 2 412 27 view .LVU206
 755              	.LBB36:
 756              		.loc 2 414 3 view .LVU207
 757              		.syntax unified
 758              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 759 002e 85F31088 		MSR primask, r5
 760              	@ 0 "" 2
 761              	.LVL49:
 762              		.loc 2 414 3 is_stmt 0 view .LVU208
 763              		.thumb
 764              		.syntax unified
 765              	.LBE36:
 766              	.LBE35:
 201:User/Modbus/usart.c ****     }
 767              		.loc 1 201 9 is_stmt 1 view .LVU209
 201:User/Modbus/usart.c ****     }
 768              		.loc 1 201 16 is_stmt 0 view .LVU210
 769 0032 0020     		movs	r0, #0
 770 0034 F0E7     		b	.L38
 771              	.L42:
 772 0036 00BF     		.align	2
 773              	.L41:
 774 0038 00000000 		.word	.LANCHOR2
 775 003c 00000000 		.word	.LANCHOR0
 776              		.cfi_endproc
 777              	.LFE201:
 779              		.section	.text.Uart1_Send_Data,"ax",%progbits
 780              		.align	1
 781              		.global	Uart1_Send_Data
 782              		.syntax unified
 783              		.thumb
 784              		.thumb_func
 785              		.fpu softvfp
 787              	Uart1_Send_Data:
 788              	.LVL50:
ARM GAS  /tmp/cc4UY3J0.s 			page 26


 789              	.LFB202:
 207:User/Modbus/usart.c **** 
 208:User/Modbus/usart.c **** 
 209:User/Modbus/usart.c **** /**
 210:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 211:User/Modbus/usart.c ****  */
 212:User/Modbus/usart.c **** void Uart1_Send_Data(uint8_t *data, uint16_t length)
 213:User/Modbus/usart.c **** {
 790              		.loc 1 213 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 213 1 is_stmt 0 view .LVU212
 795 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 796              	.LCFI11:
 797              		.cfi_def_cfa_offset 24
 798              		.cfi_offset 3, -24
 799              		.cfi_offset 4, -20
 800              		.cfi_offset 5, -16
 801              		.cfi_offset 6, -12
 802              		.cfi_offset 7, -8
 803              		.cfi_offset 14, -4
 804 0002 0646     		mov	r6, r0
 805 0004 0F46     		mov	r7, r1
 214:User/Modbus/usart.c ****     uint32_t retry_count;
 806              		.loc 1 214 5 is_stmt 1 view .LVU213
 215:User/Modbus/usart.c **** 
 216:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 807              		.loc 1 216 5 view .LVU214
 808              	.LBB37:
 809              		.loc 1 216 10 view .LVU215
 810              	.LVL51:
 811              		.loc 1 216 19 is_stmt 0 view .LVU216
 812 0006 0025     		movs	r5, #0
 813              		.loc 1 216 5 view .LVU217
 814 0008 00E0     		b	.L44
 815              	.LVL52:
 816              	.L45:
 817              		.loc 1 216 38 is_stmt 1 discriminator 2 view .LVU218
 818 000a 0135     		adds	r5, r5, #1
 819              	.LVL53:
 820              	.L44:
 821              		.loc 1 216 26 discriminator 1 view .LVU219
 822              		.loc 1 216 5 is_stmt 0 discriminator 1 view .LVU220
 823 000c AF42     		cmp	r7, r5
 824 000e 09D9     		bls	.L50
 217:User/Modbus/usart.c ****     {
 218:User/Modbus/usart.c ****         retry_count = 0;
 825              		.loc 1 218 21 view .LVU221
 826 0010 0024     		movs	r4, #0
 827              	.L47:
 828              	.LVL54:
 219:User/Modbus/usart.c ****         while(Uart1_Put_Char(data[i]))        /* Busy */
 829              		.loc 1 219 14 is_stmt 1 view .LVU222
 830              		.loc 1 219 15 is_stmt 0 view .LVU223
 831 0012 705D     		ldrb	r0, [r6, r5]	@ zero_extendqisi2
 832 0014 FFF7FEFF 		bl	Uart1_Put_Char
ARM GAS  /tmp/cc4UY3J0.s 			page 27


 833              	.LVL55:
 834              		.loc 1 219 14 view .LVU224
 835 0018 0028     		cmp	r0, #0
 836 001a F6D0     		beq	.L45
 220:User/Modbus/usart.c ****         {
 221:User/Modbus/usart.c ****             retry_count++;
 837              		.loc 1 221 13 is_stmt 1 view .LVU225
 838              		.loc 1 221 24 is_stmt 0 view .LVU226
 839 001c 0134     		adds	r4, r4, #1
 840              	.LVL56:
 222:User/Modbus/usart.c ****             if (retry_count > 5)
 841              		.loc 1 222 13 is_stmt 1 view .LVU227
 842              		.loc 1 222 16 is_stmt 0 view .LVU228
 843 001e 052C     		cmp	r4, #5
 844 0020 F7D9     		bls	.L47
 845 0022 F2E7     		b	.L45
 846              	.LVL57:
 847              	.L50:
 848              		.loc 1 222 16 view .LVU229
 849              	.LBE37:
 223:User/Modbus/usart.c ****                 break;
 224:User/Modbus/usart.c ****         }
 225:User/Modbus/usart.c ****     }
 226:User/Modbus/usart.c **** }
 850              		.loc 1 226 1 view .LVU230
 851 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 852              		.loc 1 226 1 view .LVU231
 853              		.cfi_endproc
 854              	.LFE202:
 856              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 857              		.align	1
 858              		.global	HAL_UART_RxCpltCallback
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 862              		.fpu softvfp
 864              	HAL_UART_RxCpltCallback:
 865              	.LVL58:
 866              	.LFB203:
 227:User/Modbus/usart.c **** 
 228:User/Modbus/usart.c **** 
 229:User/Modbus/usart.c **** /**
 230:User/Modbus/usart.c ****  * DMA Rx complete AND DMA Rx Timeout function
 231:User/Modbus/usart.c ****  * Timeout event: duoc tao ra sau UART IDLE IT + DMA Timeout value
 232:User/Modbus/usart.c ****  * Callback nay duoc goi trong 2 th:
 233:User/Modbus/usart.c ****  *     1. Khi DMA nhan du SIZE (TC flag)
 234:User/Modbus/usart.c ****  *     2. Khi timeout xay ra 
 235:User/Modbus/usart.c ****  *     
 236:User/Modbus/usart.c ****  * @param huart [description]
 237:User/Modbus/usart.c ****  */
 238:User/Modbus/usart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 239:User/Modbus/usart.c **** {
 867              		.loc 1 239 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		@ link register save eliminated.
ARM GAS  /tmp/cc4UY3J0.s 			page 28


 872              		.loc 1 239 1 is_stmt 0 view .LVU233
 873 0000 70B4     		push	{r4, r5, r6}
 874              	.LCFI12:
 875              		.cfi_def_cfa_offset 12
 876              		.cfi_offset 4, -12
 877              		.cfi_offset 5, -8
 878              		.cfi_offset 6, -4
 240:User/Modbus/usart.c ****     uint16_t start, length;
 879              		.loc 1 240 5 is_stmt 1 view .LVU234
 241:User/Modbus/usart.c ****     uint16_t curr_cnt;
 880              		.loc 1 241 5 view .LVU235
 242:User/Modbus/usart.c **** 
 243:User/Modbus/usart.c ****     curr_cnt = __HAL_DMA_GET_COUNTER(huart->hdmarx);       /* So byte con lai */
 881              		.loc 1 243 5 view .LVU236
 882              		.loc 1 243 16 is_stmt 0 view .LVU237
 883 0002 836B     		ldr	r3, [r0, #56]
 884 0004 1B68     		ldr	r3, [r3]
 885 0006 5A68     		ldr	r2, [r3, #4]
 886              		.loc 1 243 14 view .LVU238
 887 0008 92B2     		uxth	r2, r2
 888              	.LVL59:
 244:User/Modbus/usart.c **** 
 245:User/Modbus/usart.c ****     if (huart->Instance == USART1)
 889              		.loc 1 245 5 is_stmt 1 view .LVU239
 890              		.loc 1 245 14 is_stmt 0 view .LVU240
 891 000a 0168     		ldr	r1, [r0]
 892              		.loc 1 245 8 view .LVU241
 893 000c 5C4B     		ldr	r3, .L78
 894 000e 9942     		cmp	r1, r3
 895 0010 20D0     		beq	.L75
 246:User/Modbus/usart.c ****     {
 247:User/Modbus/usart.c ****     	if (dma_uart1_rx.flag && curr_cnt == DMA_BUF_SIZE)
 248:User/Modbus/usart.c **** 	    {
 249:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 250:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 251:User/Modbus/usart.c **** 	        return;
 252:User/Modbus/usart.c **** 	    }  
 253:User/Modbus/usart.c **** 
 254:User/Modbus/usart.c **** 	    /* Determine start position in DMA buffer based on previous counter value */
 255:User/Modbus/usart.c **** 	    start = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prev_cnt) : 0;
 256:User/Modbus/usart.c **** 
 257:User/Modbus/usart.c **** 	    if (dma_uart1_rx.flag)          /* Timeout event */
 258:User/Modbus/usart.c **** 	    {
 259:User/Modbus/usart.c **** 	        length = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart1_rx.prev_cnt - curr_cnt) : (DM
 260:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 261:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 262:User/Modbus/usart.c **** 	        /* Push to Fifo */
 263:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 264:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 265:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 266:User/Modbus/usart.c **** 	    }
 267:User/Modbus/usart.c **** 	    else        /* DMA Rx Complete event */
 268:User/Modbus/usart.c **** 	    {
 269:User/Modbus/usart.c **** 	        length = DMA_BUF_SIZE - start;
 270:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 271:User/Modbus/usart.c **** 
 272:User/Modbus/usart.c **** 	        /* Push to Fifo */
ARM GAS  /tmp/cc4UY3J0.s 			page 29


 273:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 274:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 275:User/Modbus/usart.c **** 	    }
 276:User/Modbus/usart.c ****     }
 277:User/Modbus/usart.c ****     else
 278:User/Modbus/usart.c ****     {
 279:User/Modbus/usart.c ****     	if (dma_uart2_rx.flag && curr_cnt == DMA_BUF_SIZE)
 896              		.loc 1 279 6 is_stmt 1 view .LVU242
 897              		.loc 1 279 22 is_stmt 0 view .LVU243
 898 0012 5C4B     		ldr	r3, .L78+4
 899 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 900              		.loc 1 279 9 view .LVU244
 901 0016 13B1     		cbz	r3, .L63
 902              		.loc 1 279 28 discriminator 1 view .LVU245
 903 0018 B2F5807F 		cmp	r2, #256
 904 001c 70D0     		beq	.L76
 905              	.L63:
 280:User/Modbus/usart.c ****         {
 281:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 282:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 283:User/Modbus/usart.c ****             return;
 284:User/Modbus/usart.c ****         } 
 285:User/Modbus/usart.c ****     
 286:User/Modbus/usart.c ****         /* Determine start position in DMA buffer based on previous counter value */
 287:User/Modbus/usart.c ****         start = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart2_rx.prev_cnt) : 0
 906              		.loc 1 287 9 is_stmt 1 view .LVU246
 907              		.loc 1 287 30 is_stmt 0 view .LVU247
 908 001e 594B     		ldr	r3, .L78+4
 909 0020 B3F806C4 		ldrh	ip, [r3, #1030]
 910              		.loc 1 287 15 view .LVU248
 911 0024 BCF1FF0F 		cmp	ip, #255
 912 0028 71D8     		bhi	.L73
 913              		.loc 1 287 15 discriminator 1 view .LVU249
 914 002a CCF58073 		rsb	r3, ip, #256
 915 002e 9BB2     		uxth	r3, r3
 916              	.L64:
 917              	.LVL60:
 288:User/Modbus/usart.c **** 
 289:User/Modbus/usart.c ****         if (dma_uart2_rx.flag)          /* Timeout event */
 918              		.loc 1 289 9 is_stmt 1 discriminator 4 view .LVU250
 919              		.loc 1 289 25 is_stmt 0 discriminator 4 view .LVU251
 920 0030 5449     		ldr	r1, .L78+4
 921 0032 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 922              		.loc 1 289 12 discriminator 4 view .LVU252
 923 0034 0029     		cmp	r1, #0
 924 0036 00F08680 		beq	.L65
 290:User/Modbus/usart.c ****         {
 291:User/Modbus/usart.c ****             length = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart2_rx.prev_cnt - curr_cnt) : 
 925              		.loc 1 291 13 is_stmt 1 view .LVU253
 926              		.loc 1 291 20 is_stmt 0 view .LVU254
 927 003a BCF1FF0F 		cmp	ip, #255
 928 003e 68D8     		bhi	.L66
 929              		.loc 1 291 20 discriminator 1 view .LVU255
 930 0040 ACEB020C 		sub	ip, ip, r2
 931 0044 1FFA8CFC 		uxth	ip, ip
 932              	.L67:
 933              	.LVL61:
ARM GAS  /tmp/cc4UY3J0.s 			page 30


 292:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 934              		.loc 1 292 13 is_stmt 1 discriminator 4 view .LVU256
 935              		.loc 1 292 35 is_stmt 0 discriminator 4 view .LVU257
 936 0048 4E48     		ldr	r0, .L78+4
 937              	.LVL62:
 938              		.loc 1 292 35 discriminator 4 view .LVU258
 939 004a A0F80624 		strh	r2, [r0, #1030]	@ movhi
 293:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 940              		.loc 1 293 13 is_stmt 1 discriminator 4 view .LVU259
 941              		.loc 1 293 31 is_stmt 0 discriminator 4 view .LVU260
 942 004e 0021     		movs	r1, #0
 943 0050 0170     		strb	r1, [r0]
 294:User/Modbus/usart.c ****             /* Push to Fifo */
 295:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 944              		.loc 1 295 13 is_stmt 1 discriminator 4 view .LVU261
 945              	.LBB38:
 946              		.loc 1 295 17 discriminator 4 view .LVU262
 947              	.LVL63:
 948              		.loc 1 295 13 is_stmt 0 discriminator 4 view .LVU263
 949 0052 70E0     		b	.L68
 950              	.LVL64:
 951              	.L75:
 952              		.loc 1 295 13 discriminator 4 view .LVU264
 953              	.LBE38:
 247:User/Modbus/usart.c **** 	    {
 954              		.loc 1 247 6 is_stmt 1 view .LVU265
 247:User/Modbus/usart.c **** 	    {
 955              		.loc 1 247 22 is_stmt 0 view .LVU266
 956 0054 4C4B     		ldr	r3, .L78+8
 957 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 247:User/Modbus/usart.c **** 	    {
 958              		.loc 1 247 9 view .LVU267
 959 0058 13B1     		cbz	r3, .L53
 247:User/Modbus/usart.c **** 	    {
 960              		.loc 1 247 28 discriminator 1 view .LVU268
 961 005a B2F5807F 		cmp	r2, #256
 962 005e 08D0     		beq	.L77
 963              	.L53:
 255:User/Modbus/usart.c **** 
 964              		.loc 1 255 6 is_stmt 1 view .LVU269
 255:User/Modbus/usart.c **** 
 965              		.loc 1 255 27 is_stmt 0 view .LVU270
 966 0060 494B     		ldr	r3, .L78+8
 967 0062 B3F80644 		ldrh	r4, [r3, #1030]
 255:User/Modbus/usart.c **** 
 968              		.loc 1 255 12 view .LVU271
 969 0066 FF2C     		cmp	r4, #255
 970 0068 0AD8     		bhi	.L72
 255:User/Modbus/usart.c **** 
 971              		.loc 1 255 12 discriminator 1 view .LVU272
 972 006a C4F58073 		rsb	r3, r4, #256
 973 006e 9BB2     		uxth	r3, r3
 974 0070 07E0     		b	.L55
 975              	.L77:
 249:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 976              		.loc 1 249 10 is_stmt 1 view .LVU273
 249:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
ARM GAS  /tmp/cc4UY3J0.s 			page 31


 977              		.loc 1 249 29 is_stmt 0 view .LVU274
 978 0072 454B     		ldr	r3, .L78+8
 979 0074 0122     		movs	r2, #1
 980              	.LVL65:
 249:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 981              		.loc 1 249 29 view .LVU275
 982 0076 83F80124 		strb	r2, [r3, #1025]
 250:User/Modbus/usart.c **** 	        return;
 983              		.loc 1 250 10 is_stmt 1 view .LVU276
 250:User/Modbus/usart.c **** 	        return;
 984              		.loc 1 250 28 is_stmt 0 view .LVU277
 985 007a 0022     		movs	r2, #0
 986 007c 1A70     		strb	r2, [r3]
 251:User/Modbus/usart.c **** 	    }  
 987              		.loc 1 251 10 is_stmt 1 view .LVU278
 988 007e 60E0     		b	.L51
 989              	.LVL66:
 990              	.L72:
 255:User/Modbus/usart.c **** 
 991              		.loc 1 255 12 is_stmt 0 view .LVU279
 992 0080 0023     		movs	r3, #0
 993              	.L55:
 994              	.LVL67:
 257:User/Modbus/usart.c **** 	    {
 995              		.loc 1 257 6 is_stmt 1 discriminator 4 view .LVU280
 257:User/Modbus/usart.c **** 	    {
 996              		.loc 1 257 22 is_stmt 0 discriminator 4 view .LVU281
 997 0082 4149     		ldr	r1, .L78+8
 998 0084 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 257:User/Modbus/usart.c **** 	    {
 999              		.loc 1 257 9 discriminator 4 view .LVU282
 1000 0086 09B3     		cbz	r1, .L56
 259:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1001              		.loc 1 259 10 is_stmt 1 view .LVU283
 259:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1002              		.loc 1 259 17 is_stmt 0 view .LVU284
 1003 0088 FF2C     		cmp	r4, #255
 1004 008a 07D8     		bhi	.L57
 259:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1005              		.loc 1 259 17 discriminator 1 view .LVU285
 1006 008c A41A     		subs	r4, r4, r2
 1007 008e A4B2     		uxth	r4, r4
 1008              	.L58:
 1009              	.LVL68:
 260:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1010              		.loc 1 260 10 is_stmt 1 discriminator 4 view .LVU286
 260:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1011              		.loc 1 260 32 is_stmt 0 discriminator 4 view .LVU287
 1012 0090 3D48     		ldr	r0, .L78+8
 1013              	.LVL69:
 260:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1014              		.loc 1 260 32 discriminator 4 view .LVU288
 1015 0092 A0F80624 		strh	r2, [r0, #1030]	@ movhi
 261:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1016              		.loc 1 261 10 is_stmt 1 discriminator 4 view .LVU289
 261:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1017              		.loc 1 261 28 is_stmt 0 discriminator 4 view .LVU290
ARM GAS  /tmp/cc4UY3J0.s 			page 32


 1018 0096 0021     		movs	r1, #0
 1019 0098 0170     		strb	r1, [r0]
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1020              		.loc 1 263 10 is_stmt 1 discriminator 4 view .LVU291
 1021              	.LBB39:
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1022              		.loc 1 263 14 discriminator 4 view .LVU292
 1023              	.LVL70:
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1024              		.loc 1 263 10 is_stmt 0 discriminator 4 view .LVU293
 1025 009a 10E0     		b	.L59
 1026              	.LVL71:
 1027              	.L57:
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1028              		.loc 1 263 10 discriminator 4 view .LVU294
 1029              	.LBE39:
 259:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1030              		.loc 1 259 17 discriminator 2 view .LVU295
 1031 009c C2F58074 		rsb	r4, r2, #256
 1032 00a0 A4B2     		uxth	r4, r4
 1033 00a2 F5E7     		b	.L58
 1034              	.LVL72:
 1035              	.L60:
 1036              	.LBB40:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1037              		.loc 1 264 14 is_stmt 1 discriminator 3 view .LVU296
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1038              		.loc 1 264 74 is_stmt 0 discriminator 3 view .LVU297
 1039 00a4 5D1C     		adds	r5, r3, #1
 1040              	.LVL73:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1041              		.loc 1 264 44 discriminator 3 view .LVU298
 1042 00a6 384A     		ldr	r2, .L78+8
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1043              		.loc 1 264 44 discriminator 3 view .LVU299
 1044 00a8 B2F80204 		ldrh	r0, [r2, #1026]
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1045              		.loc 1 264 51 discriminator 3 view .LVU300
 1046 00ac 461C     		adds	r6, r0, #1
 1047 00ae A2F80264 		strh	r6, [r2, #1026]	@ movhi
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1048              		.loc 1 264 68 discriminator 3 view .LVU301
 1049 00b2 364E     		ldr	r6, .L78+12
 1050 00b4 F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1051              		.loc 1 264 55 discriminator 3 view .LVU302
 1052 00b6 0244     		add	r2, r2, r0
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1053              		.loc 1 264 55 discriminator 3 view .LVU303
 1054 00b8 5370     		strb	r3, [r2, #1]
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1055              		.loc 1 263 42 is_stmt 1 discriminator 3 view .LVU304
 1056 00ba 0131     		adds	r1, r1, #1
 1057              	.LVL74:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1058              		.loc 1 264 74 is_stmt 0 discriminator 3 view .LVU305
 1059 00bc ABB2     		uxth	r3, r5
ARM GAS  /tmp/cc4UY3J0.s 			page 33


 1060              	.LVL75:
 1061              	.L59:
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1062              		.loc 1 263 30 is_stmt 1 discriminator 1 view .LVU306
 263:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1063              		.loc 1 263 10 is_stmt 0 discriminator 1 view .LVU307
 1064 00be 8C42     		cmp	r4, r1
 1065 00c0 F0D8     		bhi	.L60
 1066              	.LBE40:
 265:User/Modbus/usart.c **** 	    }
 1067              		.loc 1 265 10 is_stmt 1 view .LVU308
 265:User/Modbus/usart.c **** 	    }
 1068              		.loc 1 265 29 is_stmt 0 view .LVU309
 1069 00c2 314B     		ldr	r3, .L78+8
 1070              	.LVL76:
 265:User/Modbus/usart.c **** 	    }
 1071              		.loc 1 265 29 view .LVU310
 1072 00c4 0122     		movs	r2, #1
 1073 00c6 83F80124 		strb	r2, [r3, #1025]
 1074 00ca 3AE0     		b	.L51
 1075              	.LVL77:
 1076              	.L56:
 269:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1077              		.loc 1 269 10 is_stmt 1 view .LVU311
 269:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1078              		.loc 1 269 17 is_stmt 0 view .LVU312
 1079 00cc C3F58076 		rsb	r6, r3, #256
 1080 00d0 B6B2     		uxth	r6, r6
 1081              	.LVL78:
 270:User/Modbus/usart.c **** 
 1082              		.loc 1 270 10 is_stmt 1 view .LVU313
 270:User/Modbus/usart.c **** 
 1083              		.loc 1 270 32 is_stmt 0 view .LVU314
 1084 00d2 2D4A     		ldr	r2, .L78+8
 1085              	.LVL79:
 270:User/Modbus/usart.c **** 
 1086              		.loc 1 270 32 view .LVU315
 1087 00d4 4FF48071 		mov	r1, #256
 1088 00d8 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1089              		.loc 1 273 10 is_stmt 1 view .LVU316
 1090              	.LBB41:
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1091              		.loc 1 273 14 view .LVU317
 1092              	.LVL80:
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1093              		.loc 1 273 23 is_stmt 0 view .LVU318
 1094 00dc 0021     		movs	r1, #0
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1095              		.loc 1 273 10 view .LVU319
 1096 00de 0CE0     		b	.L61
 1097              	.LVL81:
 1098              	.L62:
 274:User/Modbus/usart.c **** 	    }
 1099              		.loc 1 274 14 is_stmt 1 discriminator 3 view .LVU320
 274:User/Modbus/usart.c **** 	    }
 1100              		.loc 1 274 74 is_stmt 0 discriminator 3 view .LVU321
ARM GAS  /tmp/cc4UY3J0.s 			page 34


 1101 00e0 5C1C     		adds	r4, r3, #1
 1102              	.LVL82:
 274:User/Modbus/usart.c **** 	    }
 1103              		.loc 1 274 44 discriminator 3 view .LVU322
 1104 00e2 294A     		ldr	r2, .L78+8
 1105 00e4 B2F80204 		ldrh	r0, [r2, #1026]
 274:User/Modbus/usart.c **** 	    }
 1106              		.loc 1 274 51 discriminator 3 view .LVU323
 1107 00e8 451C     		adds	r5, r0, #1
 1108 00ea A2F80254 		strh	r5, [r2, #1026]	@ movhi
 274:User/Modbus/usart.c **** 	    }
 1109              		.loc 1 274 68 discriminator 3 view .LVU324
 1110 00ee 274D     		ldr	r5, .L78+12
 1111 00f0 EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 274:User/Modbus/usart.c **** 	    }
 1112              		.loc 1 274 55 discriminator 3 view .LVU325
 1113 00f2 0244     		add	r2, r2, r0
 1114 00f4 5370     		strb	r3, [r2, #1]
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1115              		.loc 1 273 42 is_stmt 1 discriminator 3 view .LVU326
 1116 00f6 0131     		adds	r1, r1, #1
 1117              	.LVL83:
 274:User/Modbus/usart.c **** 	    }
 1118              		.loc 1 274 74 is_stmt 0 discriminator 3 view .LVU327
 1119 00f8 A3B2     		uxth	r3, r4
 1120              	.LVL84:
 1121              	.L61:
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1122              		.loc 1 273 30 is_stmt 1 discriminator 1 view .LVU328
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1123              		.loc 1 273 10 is_stmt 0 discriminator 1 view .LVU329
 1124 00fa 8E42     		cmp	r6, r1
 1125 00fc F0D8     		bhi	.L62
 1126 00fe 20E0     		b	.L51
 1127              	.LVL85:
 1128              	.L76:
 273:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1129              		.loc 1 273 10 discriminator 1 view .LVU330
 1130              	.LBE41:
 281:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1131              		.loc 1 281 13 is_stmt 1 view .LVU331
 281:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1132              		.loc 1 281 32 is_stmt 0 view .LVU332
 1133 0100 204B     		ldr	r3, .L78+4
 1134 0102 0122     		movs	r2, #1
 1135              	.LVL86:
 281:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1136              		.loc 1 281 32 view .LVU333
 1137 0104 83F80124 		strb	r2, [r3, #1025]
 282:User/Modbus/usart.c ****             return;
 1138              		.loc 1 282 13 is_stmt 1 view .LVU334
 282:User/Modbus/usart.c ****             return;
 1139              		.loc 1 282 31 is_stmt 0 view .LVU335
 1140 0108 0022     		movs	r2, #0
 1141 010a 1A70     		strb	r2, [r3]
 283:User/Modbus/usart.c ****         } 
 1142              		.loc 1 283 13 is_stmt 1 view .LVU336
ARM GAS  /tmp/cc4UY3J0.s 			page 35


 1143 010c 19E0     		b	.L51
 1144              	.LVL87:
 1145              	.L73:
 287:User/Modbus/usart.c **** 
 1146              		.loc 1 287 15 is_stmt 0 view .LVU337
 1147 010e 0023     		movs	r3, #0
 1148 0110 8EE7     		b	.L64
 1149              	.LVL88:
 1150              	.L66:
 291:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 1151              		.loc 1 291 20 discriminator 2 view .LVU338
 1152 0112 C2F5807C 		rsb	ip, r2, #256
 1153 0116 1FFA8CFC 		uxth	ip, ip
 1154 011a 95E7     		b	.L67
 1155              	.LVL89:
 1156              	.L69:
 1157              	.LBB42:
 296:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1158              		.loc 1 296 17 is_stmt 1 discriminator 3 view .LVU339
 1159              		.loc 1 296 77 is_stmt 0 discriminator 3 view .LVU340
 1160 011c 5C1C     		adds	r4, r3, #1
 1161              	.LVL90:
 1162              		.loc 1 296 47 discriminator 3 view .LVU341
 1163 011e 194A     		ldr	r2, .L78+4
 1164              		.loc 1 296 47 discriminator 3 view .LVU342
 1165 0120 B2F80204 		ldrh	r0, [r2, #1026]
 1166              		.loc 1 296 54 discriminator 3 view .LVU343
 1167 0124 451C     		adds	r5, r0, #1
 1168 0126 A2F80254 		strh	r5, [r2, #1026]	@ movhi
 1169              		.loc 1 296 71 discriminator 3 view .LVU344
 1170 012a 194D     		ldr	r5, .L78+16
 1171 012c EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 1172              		.loc 1 296 58 discriminator 3 view .LVU345
 1173 012e 0244     		add	r2, r2, r0
 1174              		.loc 1 296 58 discriminator 3 view .LVU346
 1175 0130 5370     		strb	r3, [r2, #1]
 295:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1176              		.loc 1 295 45 is_stmt 1 discriminator 3 view .LVU347
 1177 0132 0131     		adds	r1, r1, #1
 1178              	.LVL91:
 1179              		.loc 1 296 77 is_stmt 0 discriminator 3 view .LVU348
 1180 0134 A3B2     		uxth	r3, r4
 1181              	.LVL92:
 1182              	.L68:
 295:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1183              		.loc 1 295 33 is_stmt 1 discriminator 1 view .LVU349
 295:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1184              		.loc 1 295 13 is_stmt 0 discriminator 1 view .LVU350
 1185 0136 8C45     		cmp	ip, r1
 1186 0138 F0D8     		bhi	.L69
 1187              	.LBE42:
 297:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 1188              		.loc 1 297 13 is_stmt 1 view .LVU351
 1189              		.loc 1 297 32 is_stmt 0 view .LVU352
 1190 013a 124B     		ldr	r3, .L78+4
 1191              	.LVL93:
 1192              		.loc 1 297 32 view .LVU353
ARM GAS  /tmp/cc4UY3J0.s 			page 36


 1193 013c 0122     		movs	r2, #1
 1194 013e 83F80124 		strb	r2, [r3, #1025]
 1195              	.LVL94:
 1196              	.L51:
 298:User/Modbus/usart.c ****         }
 299:User/Modbus/usart.c ****         else        /* DMA Rx Complete event */
 300:User/Modbus/usart.c ****         {
 301:User/Modbus/usart.c ****             length = DMA_BUF_SIZE - start;
 302:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 303:User/Modbus/usart.c ****             /* Push to Fifo */
 304:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 305:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 306:User/Modbus/usart.c ****         }
 307:User/Modbus/usart.c ****     }
 308:User/Modbus/usart.c ****     
 309:User/Modbus/usart.c **** }
 1197              		.loc 1 309 1 view .LVU354
 1198 0142 70BC     		pop	{r4, r5, r6}
 1199              	.LCFI13:
 1200              		.cfi_remember_state
 1201              		.cfi_restore 6
 1202              		.cfi_restore 5
 1203              		.cfi_restore 4
 1204              		.cfi_def_cfa_offset 0
 1205 0144 7047     		bx	lr
 1206              	.LVL95:
 1207              	.L65:
 1208              	.LCFI14:
 1209              		.cfi_restore_state
 301:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1210              		.loc 1 301 13 is_stmt 1 view .LVU355
 301:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1211              		.loc 1 301 20 is_stmt 0 view .LVU356
 1212 0146 C3F58075 		rsb	r5, r3, #256
 1213 014a ADB2     		uxth	r5, r5
 1214              	.LVL96:
 302:User/Modbus/usart.c ****             /* Push to Fifo */
 1215              		.loc 1 302 13 is_stmt 1 view .LVU357
 302:User/Modbus/usart.c ****             /* Push to Fifo */
 1216              		.loc 1 302 35 is_stmt 0 view .LVU358
 1217 014c 0D4A     		ldr	r2, .L78+4
 1218              	.LVL97:
 302:User/Modbus/usart.c ****             /* Push to Fifo */
 1219              		.loc 1 302 35 view .LVU359
 1220 014e 4FF48071 		mov	r1, #256
 1221 0152 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1222              		.loc 1 304 13 is_stmt 1 view .LVU360
 1223              	.LBB43:
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1224              		.loc 1 304 17 view .LVU361
 1225              	.LVL98:
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1226              		.loc 1 304 26 is_stmt 0 view .LVU362
 1227 0156 0021     		movs	r1, #0
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1228              		.loc 1 304 13 view .LVU363
ARM GAS  /tmp/cc4UY3J0.s 			page 37


 1229 0158 0EE0     		b	.L70
 1230              	.LVL99:
 1231              	.L71:
 305:User/Modbus/usart.c ****         }
 1232              		.loc 1 305 17 is_stmt 1 discriminator 3 view .LVU364
 305:User/Modbus/usart.c ****         }
 1233              		.loc 1 305 77 is_stmt 0 discriminator 3 view .LVU365
 1234 015a 03F1010C 		add	ip, r3, #1
 1235              	.LVL100:
 305:User/Modbus/usart.c ****         }
 1236              		.loc 1 305 47 discriminator 3 view .LVU366
 1237 015e 094A     		ldr	r2, .L78+4
 1238 0160 B2F80204 		ldrh	r0, [r2, #1026]
 305:User/Modbus/usart.c ****         }
 1239              		.loc 1 305 54 discriminator 3 view .LVU367
 1240 0164 441C     		adds	r4, r0, #1
 1241 0166 A2F80244 		strh	r4, [r2, #1026]	@ movhi
 305:User/Modbus/usart.c ****         }
 1242              		.loc 1 305 71 discriminator 3 view .LVU368
 1243 016a 094C     		ldr	r4, .L78+16
 1244 016c E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 305:User/Modbus/usart.c ****         }
 1245              		.loc 1 305 58 discriminator 3 view .LVU369
 1246 016e 0244     		add	r2, r2, r0
 1247 0170 5370     		strb	r3, [r2, #1]
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1248              		.loc 1 304 45 is_stmt 1 discriminator 3 view .LVU370
 1249 0172 0131     		adds	r1, r1, #1
 1250              	.LVL101:
 305:User/Modbus/usart.c ****         }
 1251              		.loc 1 305 77 is_stmt 0 discriminator 3 view .LVU371
 1252 0174 1FFA8CF3 		uxth	r3, ip
 1253              	.LVL102:
 1254              	.L70:
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1255              		.loc 1 304 33 is_stmt 1 discriminator 1 view .LVU372
 304:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1256              		.loc 1 304 13 is_stmt 0 discriminator 1 view .LVU373
 1257 0178 8D42     		cmp	r5, r1
 1258 017a EED8     		bhi	.L71
 1259 017c E1E7     		b	.L51
 1260              	.L79:
 1261 017e 00BF     		.align	2
 1262              	.L78:
 1263 0180 00380140 		.word	1073821696
 1264 0184 00000000 		.word	.LANCHOR11
 1265 0188 00000000 		.word	.LANCHOR10
 1266 018c 00000000 		.word	.LANCHOR4
 1267 0190 00000000 		.word	.LANCHOR9
 1268              	.LBE43:
 1269              		.cfi_endproc
 1270              	.LFE203:
 1272              		.section	.text.HAL_UART_ErrorCallback,"ax",%progbits
 1273              		.align	1
 1274              		.global	HAL_UART_ErrorCallback
 1275              		.syntax unified
 1276              		.thumb
ARM GAS  /tmp/cc4UY3J0.s 			page 38


 1277              		.thumb_func
 1278              		.fpu softvfp
 1280              	HAL_UART_ErrorCallback:
 1281              	.LVL103:
 1282              	.LFB204:
 310:User/Modbus/usart.c **** 
 311:User/Modbus/usart.c **** 
 312:User/Modbus/usart.c **** void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 313:User/Modbus/usart.c **** {
 1283              		.loc 1 313 1 is_stmt 1 view -0
 1284              		.cfi_startproc
 1285              		@ args = 0, pretend = 0, frame = 0
 1286              		@ frame_needed = 0, uses_anonymous_args = 0
 1287              		.loc 1 313 1 is_stmt 0 view .LVU375
 1288 0000 08B5     		push	{r3, lr}
 1289              	.LCFI15:
 1290              		.cfi_def_cfa_offset 8
 1291              		.cfi_offset 3, -8
 1292              		.cfi_offset 14, -4
 314:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1293              		.loc 1 314 2 is_stmt 1 view .LVU376
 1294              		.loc 1 314 11 is_stmt 0 view .LVU377
 1295 0002 0268     		ldr	r2, [r0]
 1296              		.loc 1 314 5 view .LVU378
 1297 0004 084B     		ldr	r3, .L85
 1298 0006 9A42     		cmp	r2, r3
 1299 0008 06D0     		beq	.L84
 315:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 316:User/Modbus/usart.c ****    	else
 317:User/Modbus/usart.c ****    		HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE);
 1300              		.loc 1 317 6 is_stmt 1 view .LVU379
 1301 000a 4FF48072 		mov	r2, #256
 1302 000e 0749     		ldr	r1, .L85+4
 1303 0010 0748     		ldr	r0, .L85+8
 1304              	.LVL104:
 1305              		.loc 1 317 6 is_stmt 0 view .LVU380
 1306 0012 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1307              	.LVL105:
 1308              	.L80:
 318:User/Modbus/usart.c **** }
 1309              		.loc 1 318 1 view .LVU381
 1310 0016 08BD     		pop	{r3, pc}
 1311              	.LVL106:
 1312              	.L84:
 315:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1313              		.loc 1 315 6 is_stmt 1 view .LVU382
 1314 0018 4FF48072 		mov	r2, #256
 1315 001c 0549     		ldr	r1, .L85+12
 1316 001e 0648     		ldr	r0, .L85+16
 1317              	.LVL107:
 315:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1318              		.loc 1 315 6 is_stmt 0 view .LVU383
 1319 0020 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1320              	.LVL108:
 1321 0024 F7E7     		b	.L80
 1322              	.L86:
 1323 0026 00BF     		.align	2
ARM GAS  /tmp/cc4UY3J0.s 			page 39


 1324              	.L85:
 1325 0028 00380140 		.word	1073821696
 1326 002c 00000000 		.word	.LANCHOR9
 1327 0030 00000000 		.word	.LANCHOR5
 1328 0034 00000000 		.word	.LANCHOR4
 1329 0038 00000000 		.word	.LANCHOR0
 1330              		.cfi_endproc
 1331              	.LFE204:
 1333              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 1334              		.align	1
 1335              		.global	HAL_UART_TxCpltCallback
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1339              		.fpu softvfp
 1341              	HAL_UART_TxCpltCallback:
 1342              	.LVL109:
 1343              	.LFB205:
 319:User/Modbus/usart.c **** 
 320:User/Modbus/usart.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 321:User/Modbus/usart.c **** {
 1344              		.loc 1 321 1 is_stmt 1 view -0
 1345              		.cfi_startproc
 1346              		@ args = 0, pretend = 0, frame = 0
 1347              		@ frame_needed = 0, uses_anonymous_args = 0
 1348              		.loc 1 321 1 is_stmt 0 view .LVU385
 1349 0000 08B5     		push	{r3, lr}
 1350              	.LCFI16:
 1351              		.cfi_def_cfa_offset 8
 1352              		.cfi_offset 3, -8
 1353              		.cfi_offset 14, -4
 322:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1354              		.loc 1 322 2 is_stmt 1 view .LVU386
 1355              		.loc 1 322 11 is_stmt 0 view .LVU387
 1356 0002 0268     		ldr	r2, [r0]
 1357              		.loc 1 322 5 view .LVU388
 1358 0004 104B     		ldr	r3, .L93
 1359 0006 9A42     		cmp	r2, r3
 1360 0008 04D0     		beq	.L91
 323:User/Modbus/usart.c **** 	{
 324:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart1_tx)) 
 325:User/Modbus/usart.c **** 	    {
 326:User/Modbus/usart.c **** 	        tx1_data = FifoPop(&fifo_uart1_tx);
 327:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 328:User/Modbus/usart.c **** 	    } 
 329:User/Modbus/usart.c **** 	}
 330:User/Modbus/usart.c **** 	else
 331:User/Modbus/usart.c **** 	{
 332:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart2_tx)) 
 1361              		.loc 1 332 3 is_stmt 1 view .LVU389
 1362              		.loc 1 332 8 is_stmt 0 view .LVU390
 1363 000a 1048     		ldr	r0, .L93+4
 1364              	.LVL110:
 1365              		.loc 1 332 8 view .LVU391
 1366 000c FFF7FEFF 		bl	IsFifoEmpty
 1367              	.LVL111:
 1368              		.loc 1 332 6 view .LVU392
ARM GAS  /tmp/cc4UY3J0.s 			page 40


 1369 0010 78B1     		cbz	r0, .L92
 1370              	.L87:
 333:User/Modbus/usart.c ****         {
 334:User/Modbus/usart.c ****             tx2_data = FifoPop(&fifo_uart2_tx);
 335:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 336:User/Modbus/usart.c ****         }
 337:User/Modbus/usart.c **** 	}
 338:User/Modbus/usart.c ****     
 339:User/Modbus/usart.c **** }
 1371              		.loc 1 339 1 view .LVU393
 1372 0012 08BD     		pop	{r3, pc}
 1373              	.LVL112:
 1374              	.L91:
 324:User/Modbus/usart.c **** 	    {
 1375              		.loc 1 324 3 is_stmt 1 view .LVU394
 324:User/Modbus/usart.c **** 	    {
 1376              		.loc 1 324 8 is_stmt 0 view .LVU395
 1377 0014 0E48     		ldr	r0, .L93+8
 1378              	.LVL113:
 324:User/Modbus/usart.c **** 	    {
 1379              		.loc 1 324 8 view .LVU396
 1380 0016 FFF7FEFF 		bl	IsFifoEmpty
 1381              	.LVL114:
 324:User/Modbus/usart.c **** 	    {
 1382              		.loc 1 324 6 view .LVU397
 1383 001a 0028     		cmp	r0, #0
 1384 001c F9D1     		bne	.L87
 326:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1385              		.loc 1 326 10 is_stmt 1 view .LVU398
 326:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1386              		.loc 1 326 21 is_stmt 0 view .LVU399
 1387 001e 0C48     		ldr	r0, .L93+8
 1388 0020 FFF7FEFF 		bl	FifoPop
 1389              	.LVL115:
 326:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1390              		.loc 1 326 19 view .LVU400
 1391 0024 0B49     		ldr	r1, .L93+12
 1392 0026 0870     		strb	r0, [r1]
 327:User/Modbus/usart.c **** 	    } 
 1393              		.loc 1 327 10 is_stmt 1 view .LVU401
 1394 0028 0122     		movs	r2, #1
 1395 002a 0B48     		ldr	r0, .L93+16
 1396 002c FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1397              	.LVL116:
 1398 0030 EFE7     		b	.L87
 1399              	.L92:
 334:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1400              		.loc 1 334 13 view .LVU402
 334:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1401              		.loc 1 334 24 is_stmt 0 view .LVU403
 1402 0032 0648     		ldr	r0, .L93+4
 1403 0034 FFF7FEFF 		bl	FifoPop
 1404              	.LVL117:
 334:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1405              		.loc 1 334 22 view .LVU404
 1406 0038 0849     		ldr	r1, .L93+20
 1407 003a 0870     		strb	r0, [r1]
ARM GAS  /tmp/cc4UY3J0.s 			page 41


 335:User/Modbus/usart.c ****         }
 1408              		.loc 1 335 13 is_stmt 1 view .LVU405
 1409 003c 0122     		movs	r2, #1
 1410 003e 0848     		ldr	r0, .L93+24
 1411 0040 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1412              	.LVL118:
 1413              		.loc 1 339 1 is_stmt 0 view .LVU406
 1414 0044 E5E7     		b	.L87
 1415              	.L94:
 1416 0046 00BF     		.align	2
 1417              	.L93:
 1418 0048 00380140 		.word	1073821696
 1419 004c 00000000 		.word	.LANCHOR7
 1420 0050 00000000 		.word	.LANCHOR2
 1421 0054 00000000 		.word	.LANCHOR12
 1422 0058 00000000 		.word	.LANCHOR0
 1423 005c 00000000 		.word	.LANCHOR13
 1424 0060 00000000 		.word	.LANCHOR5
 1425              		.cfi_endproc
 1426              	.LFE205:
 1428              		.global	fifo_uart2_tx
 1429              		.global	fifo_uart1_tx
 1430              		.global	dma_uart2_rx
 1431              		.global	dma_uart1_rx
 1432              		.global	tx2_data
 1433              		.global	tx1_data
 1434              		.global	ring_buf_uart2_tx
 1435              		.global	ring_buf_uart1_tx
 1436              		.global	dma_rx2_buf
 1437              		.global	dma_rx1_buf
 1438              		.global	hdma_usart2_rx
 1439              		.global	hdma_usart1_rx
 1440              		.global	huart2
 1441              		.global	huart1
 1442              		.section	.bss.dma_rx1_buf,"aw",%nobits
 1443              		.align	2
 1444              		.set	.LANCHOR4,. + 0
 1447              	dma_rx1_buf:
 1448 0000 00000000 		.space	256
 1448      00000000 
 1448      00000000 
 1448      00000000 
 1448      00000000 
 1449              		.section	.bss.dma_rx2_buf,"aw",%nobits
 1450              		.align	2
 1451              		.set	.LANCHOR9,. + 0
 1454              	dma_rx2_buf:
 1455 0000 00000000 		.space	256
 1455      00000000 
 1455      00000000 
 1455      00000000 
 1455      00000000 
 1456              		.section	.bss.fifo_uart1_tx,"aw",%nobits
 1457              		.align	2
 1458              		.set	.LANCHOR2,. + 0
 1461              	fifo_uart1_tx:
 1462 0000 00000000 		.space	12
ARM GAS  /tmp/cc4UY3J0.s 			page 42


 1462      00000000 
 1462      00000000 
 1463              		.section	.bss.fifo_uart2_tx,"aw",%nobits
 1464              		.align	2
 1465              		.set	.LANCHOR7,. + 0
 1468              	fifo_uart2_tx:
 1469 0000 00000000 		.space	12
 1469      00000000 
 1469      00000000 
 1470              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 1471              		.align	2
 1472              		.set	.LANCHOR3,. + 0
 1475              	hdma_usart1_rx:
 1476 0000 00000000 		.space	68
 1476      00000000 
 1476      00000000 
 1476      00000000 
 1476      00000000 
 1477              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1478              		.align	2
 1479              		.set	.LANCHOR8,. + 0
 1482              	hdma_usart2_rx:
 1483 0000 00000000 		.space	68
 1483      00000000 
 1483      00000000 
 1483      00000000 
 1483      00000000 
 1484              		.section	.bss.huart1,"aw",%nobits
 1485              		.align	2
 1486              		.set	.LANCHOR0,. + 0
 1489              	huart1:
 1490 0000 00000000 		.space	68
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1491              		.section	.bss.huart2,"aw",%nobits
 1492              		.align	2
 1493              		.set	.LANCHOR5,. + 0
 1496              	huart2:
 1497 0000 00000000 		.space	68
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1497      00000000 
 1498              		.section	.bss.ring_buf_uart1_tx,"aw",%nobits
 1499              		.align	2
 1500              		.set	.LANCHOR1,. + 0
 1503              	ring_buf_uart1_tx:
 1504 0000 00000000 		.space	1024
 1504      00000000 
 1504      00000000 
 1504      00000000 
 1504      00000000 
 1505              		.section	.bss.ring_buf_uart2_tx,"aw",%nobits
 1506              		.align	2
 1507              		.set	.LANCHOR6,. + 0
ARM GAS  /tmp/cc4UY3J0.s 			page 43


 1510              	ring_buf_uart2_tx:
 1511 0000 00000000 		.space	1024
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1511      00000000 
 1512              		.section	.bss.tx1_data,"aw",%nobits
 1513              		.set	.LANCHOR12,. + 0
 1516              	tx1_data:
 1517 0000 00       		.space	1
 1518              		.section	.bss.tx2_data,"aw",%nobits
 1519              		.set	.LANCHOR13,. + 0
 1522              	tx2_data:
 1523 0000 00       		.space	1
 1524              		.section	.data.dma_uart1_rx,"aw"
 1525              		.align	2
 1526              		.set	.LANCHOR10,. + 0
 1529              	dma_uart1_rx:
 1530 0000 00       		.byte	0
 1531 0001 0000     		.ascii	"\000\000"
 1532 0003 00000000 		.space	1022
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1533 0401 00       		.byte	0
 1534 0402 0000     		.short	0
 1535 0404 0000     		.short	0
 1536 0406 0001     		.short	256
 1537              		.section	.data.dma_uart2_rx,"aw"
 1538              		.align	2
 1539              		.set	.LANCHOR11,. + 0
 1542              	dma_uart2_rx:
 1543 0000 00       		.byte	0
 1544 0001 0000     		.ascii	"\000\000"
 1545 0003 00000000 		.space	1022
 1545      00000000 
 1545      00000000 
 1545      00000000 
 1545      00000000 
 1546 0401 00       		.byte	0
 1547 0402 0000     		.short	0
 1548 0404 0000     		.short	0
 1549 0406 0001     		.short	256
 1550              		.text
 1551              	.Letext0:
 1552              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1553              		.file 4 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Device/ST/STM32F
 1554              		.file 5 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1555              		.file 6 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1556              		.file 7 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1557              		.file 8 "User/Modbus/usart.h"
 1558              		.file 9 "User/Modbus/fifo.h"
 1559              		.file 10 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/
 1560              		.file 11 "Inc/main.h"
ARM GAS  /tmp/cc4UY3J0.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/cc4UY3J0.s:16     .text.Uart1_Init:0000000000000000 $t
     /tmp/cc4UY3J0.s:24     .text.Uart1_Init:0000000000000000 Uart1_Init
     /tmp/cc4UY3J0.s:217    .text.Uart1_Init:00000000000000dc $d
     /tmp/cc4UY3J0.s:229    .text.Uart2_Init:0000000000000000 $t
     /tmp/cc4UY3J0.s:236    .text.Uart2_Init:0000000000000000 Uart2_Init
     /tmp/cc4UY3J0.s:428    .text.Uart2_Init:00000000000000dc $d
     /tmp/cc4UY3J0.s:440    .text.Uart2_Put_Char:0000000000000000 $t
     /tmp/cc4UY3J0.s:447    .text.Uart2_Put_Char:0000000000000000 Uart2_Put_Char
     /tmp/cc4UY3J0.s:566    .text.Uart2_Put_Char:0000000000000038 $d
     /tmp/cc4UY3J0.s:572    .text.Uart2_Send_Data:0000000000000000 $t
     /tmp/cc4UY3J0.s:579    .text.Uart2_Send_Data:0000000000000000 Uart2_Send_Data
     /tmp/cc4UY3J0.s:649    .text.Uart1_Put_Char:0000000000000000 $t
     /tmp/cc4UY3J0.s:656    .text.Uart1_Put_Char:0000000000000000 Uart1_Put_Char
     /tmp/cc4UY3J0.s:774    .text.Uart1_Put_Char:0000000000000038 $d
     /tmp/cc4UY3J0.s:780    .text.Uart1_Send_Data:0000000000000000 $t
     /tmp/cc4UY3J0.s:787    .text.Uart1_Send_Data:0000000000000000 Uart1_Send_Data
     /tmp/cc4UY3J0.s:857    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cc4UY3J0.s:864    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cc4UY3J0.s:1263   .text.HAL_UART_RxCpltCallback:0000000000000180 $d
     /tmp/cc4UY3J0.s:1273   .text.HAL_UART_ErrorCallback:0000000000000000 $t
     /tmp/cc4UY3J0.s:1280   .text.HAL_UART_ErrorCallback:0000000000000000 HAL_UART_ErrorCallback
     /tmp/cc4UY3J0.s:1325   .text.HAL_UART_ErrorCallback:0000000000000028 $d
     /tmp/cc4UY3J0.s:1334   .text.HAL_UART_TxCpltCallback:0000000000000000 $t
     /tmp/cc4UY3J0.s:1341   .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
     /tmp/cc4UY3J0.s:1418   .text.HAL_UART_TxCpltCallback:0000000000000048 $d
     /tmp/cc4UY3J0.s:1468   .bss.fifo_uart2_tx:0000000000000000 fifo_uart2_tx
     /tmp/cc4UY3J0.s:1461   .bss.fifo_uart1_tx:0000000000000000 fifo_uart1_tx
     /tmp/cc4UY3J0.s:1542   .data.dma_uart2_rx:0000000000000000 dma_uart2_rx
     /tmp/cc4UY3J0.s:1529   .data.dma_uart1_rx:0000000000000000 dma_uart1_rx
     /tmp/cc4UY3J0.s:1522   .bss.tx2_data:0000000000000000 tx2_data
     /tmp/cc4UY3J0.s:1516   .bss.tx1_data:0000000000000000 tx1_data
     /tmp/cc4UY3J0.s:1510   .bss.ring_buf_uart2_tx:0000000000000000 ring_buf_uart2_tx
     /tmp/cc4UY3J0.s:1503   .bss.ring_buf_uart1_tx:0000000000000000 ring_buf_uart1_tx
     /tmp/cc4UY3J0.s:1454   .bss.dma_rx2_buf:0000000000000000 dma_rx2_buf
     /tmp/cc4UY3J0.s:1447   .bss.dma_rx1_buf:0000000000000000 dma_rx1_buf
     /tmp/cc4UY3J0.s:1482   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/cc4UY3J0.s:1475   .bss.hdma_usart1_rx:0000000000000000 hdma_usart1_rx
     /tmp/cc4UY3J0.s:1496   .bss.huart2:0000000000000000 huart2
     /tmp/cc4UY3J0.s:1489   .bss.huart1:0000000000000000 huart1
     /tmp/cc4UY3J0.s:1443   .bss.dma_rx1_buf:0000000000000000 $d
     /tmp/cc4UY3J0.s:1450   .bss.dma_rx2_buf:0000000000000000 $d
     /tmp/cc4UY3J0.s:1457   .bss.fifo_uart1_tx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1464   .bss.fifo_uart2_tx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1471   .bss.hdma_usart1_rx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1478   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1485   .bss.huart1:0000000000000000 $d
     /tmp/cc4UY3J0.s:1492   .bss.huart2:0000000000000000 $d
     /tmp/cc4UY3J0.s:1499   .bss.ring_buf_uart1_tx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1506   .bss.ring_buf_uart2_tx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1517   .bss.tx1_data:0000000000000000 $d
     /tmp/cc4UY3J0.s:1523   .bss.tx2_data:0000000000000000 $d
     /tmp/cc4UY3J0.s:1525   .data.dma_uart1_rx:0000000000000000 $d
     /tmp/cc4UY3J0.s:1538   .data.dma_uart2_rx:0000000000000000 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/cc4UY3J0.s 			page 45


HAL_UART_Init
FifoInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DMA_Init
HAL_UART_Receive_DMA
Error_Handler
IsFifoFull
FifoPush
IsFifoEmpty
FifoPop
HAL_UART_Transmit_IT
