
CUBE_HearMeOut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2e4  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000924  0800b4a4  0800b4a4  0000c4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdc8  0800bdc8  0000d068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bdc8  0800bdc8  0000cdc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdd0  0800bdd0  0000d068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdd0  0800bdd0  0000cdd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bdd4  0800bdd4  0000cdd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20040000  0800bdd8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014118  20040068  0800be40  0000d068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20054180  0800be40  0000d180  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3f2  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003832  00000000  00000000  0002748a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001760  00000000  00000000  0002acc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001235  00000000  00000000  0002c420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002db68  00000000  00000000  0002d655  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ee06  00000000  00000000  0005b1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010e1a9  00000000  00000000  00079fc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018816c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069d0  00000000  00000000  001881b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0018eb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040068 	.word	0x20040068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b48c 	.word	0x0800b48c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2004006c 	.word	0x2004006c
 80001fc:	0800b48c 	.word	0x0800b48c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, unsigned char *buf, int len) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {                     // stdout or stderr ?
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d002      	beq.n	80005e4 <_write+0x18>
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d107      	bne.n	80005f4 <_write+0x28>
    HAL_UART_Transmit(&hlpuart1, buf, len, 999);  // Print to the UART
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	b29a      	uxth	r2, r3
 80005e8:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80005ec:	68b9      	ldr	r1, [r7, #8]
 80005ee:	4804      	ldr	r0, [pc, #16]	@ (8000600 <_write+0x34>)
 80005f0:	f006 f9fc 	bl	80069ec <HAL_UART_Transmit>
  }
  return len;
 80005f4:	687b      	ldr	r3, [r7, #4]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20040084 	.word	0x20040084

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 fc41 	bl	8001e92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f838 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fa70 	bl	8000af8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000618:	f000 fa34 	bl	8000a84 <MX_DMA_Init>
  MX_TIM1_Init();
 800061c:	f000 f910 	bl	8000840 <MX_TIM1_Init>
  MX_SPI1_Init();
 8000620:	f000 f8d0 	bl	80007c4 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8000624:	f000 f882 	bl	800072c <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8000628:	f000 f9b6 	bl	8000998 <MX_TIM2_Init>
	//gen_flipping_ccr(ccr_buf, BLK, 100, 800, 20000);
	//

	#define BLK 40000
	static uint16_t ccr_buf[BLK];     // shared DMA buffer
	UINT bytes_read = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
	FIL file;                         // FatFS file handle
	FRESULT res;

	// Mount and open the file on the SD card
	sd_mount();
 8000632:	f000 fc41 	bl	8000eb8 <sd_mount>
	//f_open(&file, "girl.wav", FA_READ);

	//gen_sine_ccr(ccr_buf, BLK, 899, 8000.0f, 2000.0f);
	sd_read_file("433.wav", (char*)ccr_buf, BLK * sizeof(uint16_t), &bytes_read);
 8000636:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 800063a:	4a0d      	ldr	r2, [pc, #52]	@ (8000670 <main+0x6c>)
 800063c:	490d      	ldr	r1, [pc, #52]	@ (8000674 <main+0x70>)
 800063e:	480e      	ldr	r0, [pc, #56]	@ (8000678 <main+0x74>)
 8000640:	f000 fcae 	bl	8000fa0 <sd_read_file>
	//DMA pulls BUFF --> CCR
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000644:	2100      	movs	r1, #0
 8000646:	480d      	ldr	r0, [pc, #52]	@ (800067c <main+0x78>)
 8000648:	f005 f95a 	bl	8005900 <HAL_TIM_PWM_Start>
	HAL_DMA_Start( htim1.hdma[TIM_DMA_ID_UPDATE],
 800064c:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <main+0x78>)
 800064e:	6a18      	ldr	r0, [r3, #32]
 8000650:	4908      	ldr	r1, [pc, #32]	@ (8000674 <main+0x70>)
 8000652:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8000656:	4a0a      	ldr	r2, [pc, #40]	@ (8000680 <main+0x7c>)
 8000658:	f001 fe4a 	bl	80022f0 <HAL_DMA_Start>
	               (uint32_t)ccr_buf,                // source in RAM
	               (uint32_t)&TIM1->CCR1,            // destination peripheral
	               BLK );
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 800065c:	4b07      	ldr	r3, [pc, #28]	@ (800067c <main+0x78>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	68da      	ldr	r2, [r3, #12]
 8000662:	4b06      	ldr	r3, [pc, #24]	@ (800067c <main+0x78>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800066a:	60da      	str	r2, [r3, #12]

  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <main+0x68>
 8000670:	00013880 	.word	0x00013880
 8000674:	20040334 	.word	0x20040334
 8000678:	0800b4a4 	.word	0x0800b4a4
 800067c:	2004023c 	.word	0x2004023c
 8000680:	40012c34 	.word	0x40012c34

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b096      	sub	sp, #88	@ 0x58
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0314 	add.w	r3, r7, #20
 800068e:	2244      	movs	r2, #68	@ 0x44
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f00a f94e 	bl	800a934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	463b      	mov	r3, r7
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006a6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006aa:	f002 f9f9 	bl	8002aa0 <HAL_PWREx_ControlVoltageScaling>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006b4:	f000 fb18 	bl	8000ce8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006b8:	2310      	movs	r3, #16
 80006ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006c4:	2360      	movs	r3, #96	@ 0x60
 80006c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006cc:	2301      	movs	r3, #1
 80006ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006d0:	2301      	movs	r3, #1
 80006d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 80006d4:	2324      	movs	r3, #36	@ 0x24
 80006d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d8:	2302      	movs	r3, #2
 80006da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006dc:	2302      	movs	r3, #2
 80006de:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4618      	mov	r0, r3
 80006ea:	f002 fa8d 	bl	8002c08 <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80006f4:	f000 faf8 	bl	8000ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2303      	movs	r3, #3
 80006fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800070e:	463b      	mov	r3, r7
 8000710:	2103      	movs	r1, #3
 8000712:	4618      	mov	r0, r3
 8000714:	f002 fe92 	bl	800343c <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800071e:	f000 fae3 	bl	8000ce8 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3758      	adds	r7, #88	@ 0x58
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000730:	4b22      	ldr	r3, [pc, #136]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000732:	4a23      	ldr	r2, [pc, #140]	@ (80007c0 <MX_LPUART1_UART_Init+0x94>)
 8000734:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000736:	4b21      	ldr	r3, [pc, #132]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000738:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800073c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	4b1f      	ldr	r3, [pc, #124]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000744:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800074a:	4b1c      	ldr	r3, [pc, #112]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000750:	4b1a      	ldr	r3, [pc, #104]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000752:	220c      	movs	r2, #12
 8000754:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000756:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075c:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 800075e:	2200      	movs	r2, #0
 8000760:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000762:	4b16      	ldr	r3, [pc, #88]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000764:	2200      	movs	r2, #0
 8000766:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 800076a:	2200      	movs	r2, #0
 800076c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800076e:	4b13      	ldr	r3, [pc, #76]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000770:	2200      	movs	r2, #0
 8000772:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000774:	4811      	ldr	r0, [pc, #68]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000776:	f006 f8e9 	bl	800694c <HAL_UART_Init>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000780:	f000 fab2 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000784:	2100      	movs	r1, #0
 8000786:	480d      	ldr	r0, [pc, #52]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 8000788:	f006 ff12 	bl	80075b0 <HAL_UARTEx_SetTxFifoThreshold>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000792:	f000 faa9 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000796:	2100      	movs	r1, #0
 8000798:	4808      	ldr	r0, [pc, #32]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 800079a:	f006 ff47 	bl	800762c <HAL_UARTEx_SetRxFifoThreshold>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007a4:	f000 faa0 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_LPUART1_UART_Init+0x90>)
 80007aa:	f006 fec8 	bl	800753e <HAL_UARTEx_DisableFifoMode>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007b4:	f000 fa98 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20040084 	.word	0x20040084
 80007c0:	40008000 	.word	0x40008000

080007c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007ca:	4a1c      	ldr	r2, [pc, #112]	@ (800083c <MX_SPI1_Init+0x78>)
 80007cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007d6:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007dc:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007de:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80007e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e4:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007ea:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007f0:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_SPI1_Init+0x74>)
 80007fa:	2220      	movs	r2, #32
 80007fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000800:	2200      	movs	r2, #0
 8000802:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000804:	4b0c      	ldr	r3, [pc, #48]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000806:	2200      	movs	r2, #0
 8000808:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800080a:	4b0b      	ldr	r3, [pc, #44]	@ (8000838 <MX_SPI1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000810:	4b09      	ldr	r3, [pc, #36]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000812:	2207      	movs	r2, #7
 8000814:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000816:	4b08      	ldr	r3, [pc, #32]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800081c:	4b06      	ldr	r3, [pc, #24]	@ (8000838 <MX_SPI1_Init+0x74>)
 800081e:	2208      	movs	r2, #8
 8000820:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000822:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_SPI1_Init+0x74>)
 8000824:	f003 fde0 	bl	80043e8 <HAL_SPI_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800082e:	f000 fa5b 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20040118 	.word	0x20040118
 800083c:	40013000 	.word	0x40013000

08000840 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b09a      	sub	sp, #104	@ 0x68
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000846:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000854:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000860:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
 8000870:	615a      	str	r2, [r3, #20]
 8000872:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	222c      	movs	r2, #44	@ 0x2c
 8000878:	2100      	movs	r1, #0
 800087a:	4618      	mov	r0, r3
 800087c:	f00a f85a 	bl	800a934 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000880:	4b43      	ldr	r3, [pc, #268]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000882:	4a44      	ldr	r2, [pc, #272]	@ (8000994 <MX_TIM1_Init+0x154>)
 8000884:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000886:	4b42      	ldr	r3, [pc, #264]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000888:	2200      	movs	r2, #0
 800088a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800088c:	4b40      	ldr	r3, [pc, #256]	@ (8000990 <MX_TIM1_Init+0x150>)
 800088e:	2220      	movs	r2, #32
 8000890:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 899;
 8000892:	4b3f      	ldr	r3, [pc, #252]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000894:	f240 3283 	movw	r2, #899	@ 0x383
 8000898:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800089a:	4b3d      	ldr	r3, [pc, #244]	@ (8000990 <MX_TIM1_Init+0x150>)
 800089c:	2200      	movs	r2, #0
 800089e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008a0:	4b3b      	ldr	r3, [pc, #236]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a6:	4b3a      	ldr	r3, [pc, #232]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008ac:	4838      	ldr	r0, [pc, #224]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008ae:	f004 ff6f 	bl	8005790 <HAL_TIM_Base_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80008b8:	f000 fa16 	bl	8000ce8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008c2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008c6:	4619      	mov	r1, r3
 80008c8:	4831      	ldr	r0, [pc, #196]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008ca:	f005 fa33 	bl	8005d34 <HAL_TIM_ConfigClockSource>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80008d4:	f000 fa08 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008d8:	482d      	ldr	r0, [pc, #180]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008da:	f004 ffb0 	bl	800583e <HAL_TIM_PWM_Init>
 80008de:	4603      	mov	r3, r0
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80008e4:	f000 fa00 	bl	8000ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e8:	2300      	movs	r3, #0
 80008ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008ec:	2300      	movs	r3, #0
 80008ee:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008f4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80008f8:	4619      	mov	r1, r3
 80008fa:	4825      	ldr	r0, [pc, #148]	@ (8000990 <MX_TIM1_Init+0x150>)
 80008fc:	f005 ff20 	bl	8006740 <HAL_TIMEx_MasterConfigSynchronization>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000906:	f000 f9ef 	bl	8000ce8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800090a:	2360      	movs	r3, #96	@ 0x60
 800090c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000912:	2300      	movs	r3, #0
 8000914:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000916:	2300      	movs	r3, #0
 8000918:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800091a:	2304      	movs	r3, #4
 800091c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800091e:	2300      	movs	r3, #0
 8000920:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000922:	2300      	movs	r3, #0
 8000924:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000926:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800092a:	2200      	movs	r2, #0
 800092c:	4619      	mov	r1, r3
 800092e:	4818      	ldr	r0, [pc, #96]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000930:	f005 f8ec 	bl	8005b0c <HAL_TIM_PWM_ConfigChannel>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800093a:	f000 f9d5 	bl	8000ce8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000942:	2300      	movs	r3, #0
 8000944:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000946:	2300      	movs	r3, #0
 8000948:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000956:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000958:	2300      	movs	r3, #0
 800095a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800095c:	2300      	movs	r3, #0
 800095e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000960:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800096a:	2300      	movs	r3, #0
 800096c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	4619      	mov	r1, r3
 8000972:	4807      	ldr	r0, [pc, #28]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000974:	f005 ff6c 	bl	8006850 <HAL_TIMEx_ConfigBreakDeadTime>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800097e:	f000 f9b3 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000982:	4803      	ldr	r0, [pc, #12]	@ (8000990 <MX_TIM1_Init+0x150>)
 8000984:	f001 f918 	bl	8001bb8 <HAL_TIM_MspPostInit>

}
 8000988:	bf00      	nop
 800098a:	3768      	adds	r7, #104	@ 0x68
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	2004023c 	.word	0x2004023c
 8000994:	40012c00 	.word	0x40012c00

08000998 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08e      	sub	sp, #56	@ 0x38
 800099c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009a2:	2200      	movs	r2, #0
 80009a4:	601a      	str	r2, [r3, #0]
 80009a6:	605a      	str	r2, [r3, #4]
 80009a8:	609a      	str	r2, [r3, #8]
 80009aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009b8:	463b      	mov	r3, r7
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	611a      	str	r2, [r3, #16]
 80009c6:	615a      	str	r2, [r3, #20]
 80009c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d8:	4b29      	ldr	r3, [pc, #164]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1799;
 80009de:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009e0:	f240 7207 	movw	r2, #1799	@ 0x707
 80009e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e6:	4b26      	ldr	r3, [pc, #152]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ec:	4b24      	ldr	r3, [pc, #144]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009f2:	4823      	ldr	r0, [pc, #140]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 80009f4:	f004 fecc 	bl	8005790 <HAL_TIM_Base_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80009fe:	f000 f973 	bl	8000ce8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a08:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	481c      	ldr	r0, [pc, #112]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a10:	f005 f990 	bl	8005d34 <HAL_TIM_ConfigClockSource>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000a1a:	f000 f965 	bl	8000ce8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a1e:	4818      	ldr	r0, [pc, #96]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a20:	f004 ff0d 	bl	800583e <HAL_TIM_PWM_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000a2a:	f000 f95d 	bl	8000ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a36:	f107 031c 	add.w	r3, r7, #28
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4810      	ldr	r0, [pc, #64]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a3e:	f005 fe7f 	bl	8006740 <HAL_TIMEx_MasterConfigSynchronization>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000a48:	f000 f94e 	bl	8000ce8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a4c:	2360      	movs	r3, #96	@ 0x60
 8000a4e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	2200      	movs	r2, #0
 8000a60:	4619      	mov	r1, r3
 8000a62:	4807      	ldr	r0, [pc, #28]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a64:	f005 f852 	bl	8005b0c <HAL_TIM_PWM_ConfigChannel>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000a6e:	f000 f93b 	bl	8000ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a72:	4803      	ldr	r0, [pc, #12]	@ (8000a80 <MX_TIM2_Init+0xe8>)
 8000a74:	f001 f8a0 	bl	8001bb8 <HAL_TIM_MspPostInit>

}
 8000a78:	bf00      	nop
 8000a7a:	3738      	adds	r7, #56	@ 0x38
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	20040288 	.word	0x20040288

08000a84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a8e:	4a19      	ldr	r2, [pc, #100]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000a90:	f043 0304 	orr.w	r3, r3, #4
 8000a94:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a96:	4b17      	ldr	r3, [pc, #92]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a9a:	f003 0304 	and.w	r3, r3, #4
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aa2:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000aa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000aa6:	4a13      	ldr	r2, [pc, #76]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6493      	str	r3, [r2, #72]	@ 0x48
 8000aae:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_DMA_Init+0x70>)
 8000ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	603b      	str	r3, [r7, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	200b      	movs	r0, #11
 8000ac0:	f001 fb37 	bl	8002132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ac4:	200b      	movs	r0, #11
 8000ac6:	f001 fb50 	bl	800216a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2100      	movs	r1, #0
 8000ace:	200c      	movs	r0, #12
 8000ad0:	f001 fb2f 	bl	8002132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000ad4:	200c      	movs	r0, #12
 8000ad6:	f001 fb48 	bl	800216a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2100      	movs	r1, #0
 8000ade:	200d      	movs	r0, #13
 8000ae0:	f001 fb27 	bl	8002132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000ae4:	200d      	movs	r0, #13
 8000ae6:	f001 fb40 	bl	800216a <HAL_NVIC_EnableIRQ>

}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40021000 	.word	0x40021000

08000af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08c      	sub	sp, #48	@ 0x30
 8000afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b71      	ldr	r3, [pc, #452]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b12:	4a70      	ldr	r2, [pc, #448]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b1a:	4b6e      	ldr	r3, [pc, #440]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	61bb      	str	r3, [r7, #24]
 8000b24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b26:	4b6b      	ldr	r3, [pc, #428]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2a:	4a6a      	ldr	r2, [pc, #424]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b32:	4b68      	ldr	r3, [pc, #416]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b3a:	617b      	str	r3, [r7, #20]
 8000b3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3e:	4b65      	ldr	r3, [pc, #404]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b42:	4a64      	ldr	r2, [pc, #400]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4a:	4b62      	ldr	r3, [pc, #392]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4e:	f003 0301 	and.w	r3, r3, #1
 8000b52:	613b      	str	r3, [r7, #16]
 8000b54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b56:	4b5f      	ldr	r3, [pc, #380]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5a:	4a5e      	ldr	r2, [pc, #376]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b5c:	f043 0310 	orr.w	r3, r3, #16
 8000b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b62:	4b5c      	ldr	r3, [pc, #368]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b66:	f003 0310 	and.w	r3, r3, #16
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6e:	4b59      	ldr	r3, [pc, #356]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b72:	4a58      	ldr	r2, [pc, #352]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7a:	4b56      	ldr	r3, [pc, #344]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	60bb      	str	r3, [r7, #8]
 8000b84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b86:	4b53      	ldr	r3, [pc, #332]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8a:	4a52      	ldr	r2, [pc, #328]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b8c:	f043 0308 	orr.w	r3, r3, #8
 8000b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b92:	4b50      	ldr	r3, [pc, #320]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b96:	f003 0308 	and.w	r3, r3, #8
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b9e:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba2:	4a4c      	ldr	r2, [pc, #304]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000ba4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000baa:	4b4a      	ldr	r3, [pc, #296]	@ (8000cd4 <MX_GPIO_Init+0x1dc>)
 8000bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8000bb6:	f002 f817 	bl	8002be8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000bc0:	4845      	ldr	r0, [pc, #276]	@ (8000cd8 <MX_GPIO_Init+0x1e0>)
 8000bc2:	f001 ff35 	bl	8002a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	4843      	ldr	r0, [pc, #268]	@ (8000cdc <MX_GPIO_Init+0x1e4>)
 8000bce:	f001 ff2f 	bl	8002a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2140      	movs	r1, #64	@ 0x40
 8000bd6:	4842      	ldr	r0, [pc, #264]	@ (8000ce0 <MX_GPIO_Init+0x1e8>)
 8000bd8:	f001 ff2a 	bl	8002a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000be2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 031c 	add.w	r3, r7, #28
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	483c      	ldr	r0, [pc, #240]	@ (8000ce4 <MX_GPIO_Init+0x1ec>)
 8000bf4:	f001 fd8a 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000bf8:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c0a:	f107 031c 	add.w	r3, r7, #28
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4831      	ldr	r0, [pc, #196]	@ (8000cd8 <MX_GPIO_Init+0x1e0>)
 8000c12:	f001 fd7b 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000c16:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1c:	2302      	movs	r3, #2
 8000c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c24:	2303      	movs	r3, #3
 8000c26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c28:	2307      	movs	r3, #7
 8000c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c2c:	f107 031c 	add.w	r3, r7, #28
 8000c30:	4619      	mov	r1, r3
 8000c32:	482a      	ldr	r0, [pc, #168]	@ (8000cdc <MX_GPIO_Init+0x1e4>)
 8000c34:	f001 fd6a 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8000c38:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c46:	2302      	movs	r3, #2
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4822      	ldr	r0, [pc, #136]	@ (8000cdc <MX_GPIO_Init+0x1e4>)
 8000c52:	f001 fd5b 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c56:	2320      	movs	r3, #32
 8000c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c62:	f107 031c 	add.w	r3, r7, #28
 8000c66:	4619      	mov	r1, r3
 8000c68:	481d      	ldr	r0, [pc, #116]	@ (8000ce0 <MX_GPIO_Init+0x1e8>)
 8000c6a:	f001 fd4f 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c6e:	2340      	movs	r3, #64	@ 0x40
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	2301      	movs	r3, #1
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	4816      	ldr	r0, [pc, #88]	@ (8000ce0 <MX_GPIO_Init+0x1e8>)
 8000c86:	f001 fd41 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c8a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c90:	2302      	movs	r3, #2
 8000c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c9c:	230a      	movs	r3, #10
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000caa:	f001 fd2f 	bl	800270c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000cae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cc6:	f001 fd21 	bl	800270c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cca:	bf00      	nop
 8000ccc:	3730      	adds	r7, #48	@ 0x30
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	48000400 	.word	0x48000400
 8000cdc:	48000c00 	.word	0x48000c00
 8000ce0:	48001800 	.word	0x48001800
 8000ce4:	48000800 	.word	0x48000800

08000ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cec:	b672      	cpsid	i
}
 8000cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <Error_Handler+0x8>

08000cf4 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <SD_disk_status+0x14>
        return STA_NOINIT;
 8000d04:	2301      	movs	r3, #1
 8000d06:	e000      	b.n	8000d0a <SD_disk_status+0x16>
    return 0;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e007      	b.n	8000d3a <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8000d2a:	f000 fae7 	bl	80012fc <SD_SPI_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	bf14      	ite	ne
 8000d34:	2301      	movne	r3, #1
 8000d36:	2300      	moveq	r3, #0
 8000d38:	b2db      	uxtb	r3, r3
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	603b      	str	r3, [r7, #0]
 8000d50:	4603      	mov	r3, r0
 8000d52:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d102      	bne.n	8000d60 <SD_disk_read+0x1c>
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d101      	bne.n	8000d64 <SD_disk_read+0x20>
        return RES_PARERR;
 8000d60:	2304      	movs	r3, #4
 8000d62:	e010      	b.n	8000d86 <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8000d64:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <SD_disk_read+0x4c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d101      	bne.n	8000d70 <SD_disk_read+0x2c>
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	e00a      	b.n	8000d86 <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8000d70:	683a      	ldr	r2, [r7, #0]
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	68b8      	ldr	r0, [r7, #8]
 8000d76:	f000 fbbf 	bl	80014f8 <SD_ReadBlocks>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	bf14      	ite	ne
 8000d80:	2301      	movne	r3, #1
 8000d82:	2300      	moveq	r3, #0
 8000d84:	b2db      	uxtb	r3, r3
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3710      	adds	r7, #16
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	20053df5 	.word	0x20053df5

08000d94 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	4603      	mov	r3, r0
 8000da2:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d102      	bne.n	8000db0 <SD_disk_write+0x1c>
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <SD_disk_write+0x20>
 8000db0:	2304      	movs	r3, #4
 8000db2:	e010      	b.n	8000dd6 <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8000db4:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <SD_disk_write+0x4c>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d101      	bne.n	8000dc0 <SD_disk_write+0x2c>
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	e00a      	b.n	8000dd6 <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8000dc0:	683a      	ldr	r2, [r7, #0]
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	68b8      	ldr	r0, [r7, #8]
 8000dc6:	f000 fc73 	bl	80016b0 <SD_WriteBlocks>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	bf14      	ite	ne
 8000dd0:	2301      	movne	r3, #1
 8000dd2:	2300      	moveq	r3, #0
 8000dd4:	b2db      	uxtb	r3, r3
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3710      	adds	r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20053df5 	.word	0x20053df5

08000de4 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	603a      	str	r2, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
 8000df0:	460b      	mov	r3, r1
 8000df2:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8000dfa:	2304      	movs	r3, #4
 8000dfc:	e022      	b.n	8000e44 <SD_disk_ioctl+0x60>

    switch (cmd) {
 8000dfe:	79bb      	ldrb	r3, [r7, #6]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	d81e      	bhi.n	8000e42 <SD_disk_ioctl+0x5e>
 8000e04:	a201      	add	r2, pc, #4	@ (adr r2, 8000e0c <SD_disk_ioctl+0x28>)
 8000e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0a:	bf00      	nop
 8000e0c:	08000e1d 	.word	0x08000e1d
 8000e10:	08000e2d 	.word	0x08000e2d
 8000e14:	08000e21 	.word	0x08000e21
 8000e18:	08000e39 	.word	0x08000e39
    case CTRL_SYNC:
        return RES_OK;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	e011      	b.n	8000e44 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e26:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	e00b      	b.n	8000e44 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e32:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8000e34:	2300      	movs	r3, #0
 8000e36:	e005      	b.n	8000e44 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	2201      	movs	r2, #1
 8000e3c:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e000      	b.n	8000e44 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8000e42:	2304      	movs	r3, #4
    }
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <sd_get_space_kb>:
//		printf("Format failed: f_mkfs returned %d\r\n", res);
//	}
//		return res;
//}

int sd_get_space_kb(void) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0
	FATFS *pfs;
	DWORD fre_clust, tot_sect, fre_sect, total_kb, free_kb;
	FRESULT res = f_getfree(sd_path, &fre_clust, &pfs);
 8000e56:	f107 0208 	add.w	r2, r7, #8
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4814      	ldr	r0, [pc, #80]	@ (8000eb0 <sd_get_space_kb+0x60>)
 8000e60:	f009 f989 	bl	800a176 <f_getfree>
 8000e64:	4603      	mov	r3, r0
 8000e66:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 8000e68:	7ffb      	ldrb	r3, [r7, #31]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <sd_get_space_kb+0x22>
 8000e6e:	7ffb      	ldrb	r3, [r7, #31]
 8000e70:	e01a      	b.n	8000ea8 <sd_get_space_kb+0x58>

	tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	3b02      	subs	r3, #2
 8000e78:	68ba      	ldr	r2, [r7, #8]
 8000e7a:	8952      	ldrh	r2, [r2, #10]
 8000e7c:	fb02 f303 	mul.w	r3, r2, r3
 8000e80:	61bb      	str	r3, [r7, #24]
	fre_sect = fre_clust * pfs->csize;
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	895b      	ldrh	r3, [r3, #10]
 8000e86:	461a      	mov	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	fb02 f303 	mul.w	r3, r2, r3
 8000e8e:	617b      	str	r3, [r7, #20]
	total_kb = tot_sect / 2;
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	085b      	lsrs	r3, r3, #1
 8000e94:	613b      	str	r3, [r7, #16]
	free_kb = fre_sect / 2;
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	085b      	lsrs	r3, r3, #1
 8000e9a:	60fb      	str	r3, [r7, #12]
	printf(" Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
 8000e9c:	68fa      	ldr	r2, [r7, #12]
 8000e9e:	6939      	ldr	r1, [r7, #16]
 8000ea0:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <sd_get_space_kb+0x64>)
 8000ea2:	f009 fcd7 	bl	800a854 <iprintf>
	return FR_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3720      	adds	r7, #32
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20053bb4 	.word	0x20053bb4
 8000eb4:	0800b4ac 	.word	0x0800b4ac

08000eb8 <sd_mount>:

int sd_mount(void) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 8000ebe:	4829      	ldr	r0, [pc, #164]	@ (8000f64 <sd_mount+0xac>)
 8000ec0:	f009 fd30 	bl	800a924 <puts>
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 8000ec4:	4928      	ldr	r1, [pc, #160]	@ (8000f68 <sd_mount+0xb0>)
 8000ec6:	4829      	ldr	r0, [pc, #164]	@ (8000f6c <sd_mount+0xb4>)
 8000ec8:	f009 fa56 	bl	800a378 <FATFS_LinkDriver>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d004      	beq.n	8000edc <sd_mount+0x24>
		printf("FATFS_LinkDriver failed\n");
 8000ed2:	4827      	ldr	r0, [pc, #156]	@ (8000f70 <sd_mount+0xb8>)
 8000ed4:	f009 fd26 	bl	800a924 <puts>
		return FR_DISK_ERR;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	e03f      	b.n	8000f5c <sd_mount+0xa4>
	}

	printf("Initializing disk...\r\n");
 8000edc:	4825      	ldr	r0, [pc, #148]	@ (8000f74 <sd_mount+0xbc>)
 8000ede:	f009 fd21 	bl	800a924 <puts>
	DSTATUS stat = disk_initialize(0);
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f006 fc50 	bl	8007788 <disk_initialize>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	71fb      	strb	r3, [r7, #7]
	if (stat != 0) {
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d00c      	beq.n	8000f0c <sd_mount+0x54>
		printf("disk_initialize failed: 0x%02X\n", stat);
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4820      	ldr	r0, [pc, #128]	@ (8000f78 <sd_mount+0xc0>)
 8000ef8:	f009 fcac 	bl	800a854 <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 8000efc:	481f      	ldr	r0, [pc, #124]	@ (8000f7c <sd_mount+0xc4>)
 8000efe:	f009 fd11 	bl	800a924 <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
 8000f02:	481f      	ldr	r0, [pc, #124]	@ (8000f80 <sd_mount+0xc8>)
 8000f04:	f009 fd0e 	bl	800a924 <puts>
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e027      	b.n	8000f5c <sd_mount+0xa4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 8000f0c:	4916      	ldr	r1, [pc, #88]	@ (8000f68 <sd_mount+0xb0>)
 8000f0e:	481d      	ldr	r0, [pc, #116]	@ (8000f84 <sd_mount+0xcc>)
 8000f10:	f009 fca0 	bl	800a854 <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8000f14:	2201      	movs	r2, #1
 8000f16:	4914      	ldr	r1, [pc, #80]	@ (8000f68 <sd_mount+0xb0>)
 8000f18:	481b      	ldr	r0, [pc, #108]	@ (8000f88 <sd_mount+0xd0>)
 8000f1a:	f008 fd35 	bl	8009988 <f_mount>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 8000f22:	79bb      	ldrb	r3, [r7, #6]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d113      	bne.n	8000f50 <sd_mount+0x98>
	{
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8000f28:	490f      	ldr	r1, [pc, #60]	@ (8000f68 <sd_mount+0xb0>)
 8000f2a:	4818      	ldr	r0, [pc, #96]	@ (8000f8c <sd_mount+0xd4>)
 8000f2c:	f009 fc92 	bl	800a854 <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 8000f30:	f000 f9d8 	bl	80012e4 <sd_is_sdhc>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <sd_mount+0x86>
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <sd_mount+0xd8>)
 8000f3c:	e000      	b.n	8000f40 <sd_mount+0x88>
 8000f3e:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <sd_mount+0xdc>)
 8000f40:	4619      	mov	r1, r3
 8000f42:	4815      	ldr	r0, [pc, #84]	@ (8000f98 <sd_mount+0xe0>)
 8000f44:	f009 fc86 	bl	800a854 <iprintf>

		// Capacity and free space reporting
		sd_get_space_kb();
 8000f48:	f7ff ff82 	bl	8000e50 <sd_get_space_kb>
		return FR_OK;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	e005      	b.n	8000f5c <sd_mount+0xa4>
//		}
//		return res;
//	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 8000f50:	79bb      	ldrb	r3, [r7, #6]
 8000f52:	4619      	mov	r1, r3
 8000f54:	4811      	ldr	r0, [pc, #68]	@ (8000f9c <sd_mount+0xe4>)
 8000f56:	f009 fc7d 	bl	800a854 <iprintf>
	return res;
 8000f5a:	79bb      	ldrb	r3, [r7, #6]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	0800b4d0 	.word	0x0800b4d0
 8000f68:	20053bb4 	.word	0x20053bb4
 8000f6c:	0800b8d0 	.word	0x0800b8d0
 8000f70:	0800b4e8 	.word	0x0800b4e8
 8000f74:	0800b500 	.word	0x0800b500
 8000f78:	0800b518 	.word	0x0800b518
 8000f7c:	0800b538 	.word	0x0800b538
 8000f80:	0800b570 	.word	0x0800b570
 8000f84:	0800b628 	.word	0x0800b628
 8000f88:	20053bb8 	.word	0x20053bb8
 8000f8c:	0800b644 	.word	0x0800b644
 8000f90:	0800b66c 	.word	0x0800b66c
 8000f94:	0800b678 	.word	0x0800b678
 8000f98:	0800b680 	.word	0x0800b680
 8000f9c:	0800b690 	.word	0x0800b690

08000fa0 <sd_read_file>:
	f_close(&file);
	printf("Appended %u bytes to %s\r\n", bw, filename);
	return (res == FR_OK && bw == strlen(text)) ? FR_OK : FR_DISK_ERR;
}

int sd_read_file(const char *filename, char *buffer, UINT bufsize, UINT *bytes_read) {
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	f507 7412 	add.w	r4, r7, #584	@ 0x248
 8000fac:	f5a4 740f 	sub.w	r4, r4, #572	@ 0x23c
 8000fb0:	6020      	str	r0, [r4, #0]
 8000fb2:	f507 7012 	add.w	r0, r7, #584	@ 0x248
 8000fb6:	f5a0 7010 	sub.w	r0, r0, #576	@ 0x240
 8000fba:	6001      	str	r1, [r0, #0]
 8000fbc:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 8000fc0:	f5a1 7111 	sub.w	r1, r1, #580	@ 0x244
 8000fc4:	600a      	str	r2, [r1, #0]
 8000fc6:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8000fca:	f5a2 7212 	sub.w	r2, r2, #584	@ 0x248
 8000fce:	6013      	str	r3, [r2, #0]
	FIL file;
	*bytes_read = 0;
 8000fd0:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000fd4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]

	FRESULT res = f_open(&file, filename, FA_READ);
 8000fde:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8000fe2:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000fe6:	f107 0014 	add.w	r0, r7, #20
 8000fea:	2201      	movs	r2, #1
 8000fec:	6819      	ldr	r1, [r3, #0]
 8000fee:	f008 fd11 	bl	8009a14 <f_open>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	if (res != FR_OK) {
 8000ff8:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d008      	beq.n	8001012 <sd_read_file+0x72>
		printf("f_open failed with code: %d\r\n", res);
 8001000:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001004:	4619      	mov	r1, r3
 8001006:	4833      	ldr	r0, [pc, #204]	@ (80010d4 <sd_read_file+0x134>)
 8001008:	f009 fc24 	bl	800a854 <iprintf>
		return res;
 800100c:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001010:	e05a      	b.n	80010c8 <sd_read_file+0x128>
	}

	res = f_read(&file, buffer, bufsize - 1, bytes_read);
 8001012:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001016:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	1e5a      	subs	r2, r3, #1
 800101e:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001022:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001026:	f507 7112 	add.w	r1, r7, #584	@ 0x248
 800102a:	f5a1 7110 	sub.w	r1, r1, #576	@ 0x240
 800102e:	f107 0014 	add.w	r0, r7, #20
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	6809      	ldr	r1, [r1, #0]
 8001036:	f008 feb7 	bl	8009da8 <f_read>
 800103a:	4603      	mov	r3, r0
 800103c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	if (res != FR_OK) {
 8001040:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001044:	2b00      	cmp	r3, #0
 8001046:	d00d      	beq.n	8001064 <sd_read_file+0xc4>
		printf("f_read failed with code: %d\r\n", res);
 8001048:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800104c:	4619      	mov	r1, r3
 800104e:	4822      	ldr	r0, [pc, #136]	@ (80010d8 <sd_read_file+0x138>)
 8001050:	f009 fc00 	bl	800a854 <iprintf>
		f_close(&file);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4618      	mov	r0, r3
 800105a:	f009 f862 	bl	800a122 <f_close>
		return res;
 800105e:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001062:	e031      	b.n	80010c8 <sd_read_file+0x128>
	}

	buffer[*bytes_read] = '\0';
 8001064:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001068:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001074:	f5a2 7210 	sub.w	r2, r2, #576	@ 0x240
 8001078:	6812      	ldr	r2, [r2, #0]
 800107a:	4413      	add	r3, r2
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]

	res = f_close(&file);
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	4618      	mov	r0, r3
 8001086:	f009 f84c 	bl	800a122 <f_close>
 800108a:	4603      	mov	r3, r0
 800108c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	if (res != FR_OK) {
 8001090:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001094:	2b00      	cmp	r3, #0
 8001096:	d008      	beq.n	80010aa <sd_read_file+0x10a>
		printf("f_close failed with code: %d\r\n", res);
 8001098:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800109c:	4619      	mov	r1, r3
 800109e:	480f      	ldr	r0, [pc, #60]	@ (80010dc <sd_read_file+0x13c>)
 80010a0:	f009 fbd8 	bl	800a854 <iprintf>
		return res;
 80010a4:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80010a8:	e00e      	b.n	80010c8 <sd_read_file+0x128>
	}

	printf("Read %u bytes from %s\r\n", *bytes_read, filename);
 80010aa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80010ae:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	6819      	ldr	r1, [r3, #0]
 80010b6:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80010ba:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4807      	ldr	r0, [pc, #28]	@ (80010e0 <sd_read_file+0x140>)
 80010c2:	f009 fbc7 	bl	800a854 <iprintf>
	return FR_OK;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	f507 7713 	add.w	r7, r7, #588	@ 0x24c
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd90      	pop	{r4, r7, pc}
 80010d2:	bf00      	nop
 80010d4:	0800b708 	.word	0x0800b708
 80010d8:	0800b728 	.word	0x0800b728
 80010dc:	0800b748 	.word	0x0800b748
 80010e0:	0800b768 	.word	0x0800b768

080010e4 <HAL_SPI_TxCpltCallback>:

#if USE_DMA
volatile int dma_tx_done = 0;
volatile int dma_rx_done = 0;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if (hspi == &SD_SPI_HANDLE) dma_tx_done = 1;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a06      	ldr	r2, [pc, #24]	@ (8001108 <HAL_SPI_TxCpltCallback+0x24>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d102      	bne.n	80010fa <HAL_SPI_TxCpltCallback+0x16>
 80010f4:	4b05      	ldr	r3, [pc, #20]	@ (800110c <HAL_SPI_TxCpltCallback+0x28>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	601a      	str	r2, [r3, #0]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20040118 	.word	0x20040118
 800110c:	20053dec 	.word	0x20053dec

08001110 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi1) dma_rx_done = 1;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a06      	ldr	r2, [pc, #24]	@ (8001134 <HAL_SPI_TxRxCpltCallback+0x24>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d102      	bne.n	8001126 <HAL_SPI_TxRxCpltCallback+0x16>
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_SPI_TxRxCpltCallback+0x28>)
 8001122:	2201      	movs	r2, #1
 8001124:	601a      	str	r2, [r3, #0]
}
 8001126:	bf00      	nop
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	20040118 	.word	0x20040118
 8001138:	20053df0 	.word	0x20053df0

0800113c <SD_TransmitByte>:
#endif

static void SD_TransmitByte(uint8_t data) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 8001146:	1df9      	adds	r1, r7, #7
 8001148:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800114c:	2201      	movs	r2, #1
 800114e:	4803      	ldr	r0, [pc, #12]	@ (800115c <SD_TransmitByte+0x20>)
 8001150:	f003 f9ed 	bl	800452e <HAL_SPI_Transmit>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20040118 	.word	0x20040118

08001160 <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	71fb      	strb	r3, [r7, #7]
 800116a:	2300      	movs	r3, #0
 800116c:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 800116e:	1dba      	adds	r2, r7, #6
 8001170:	1df9      	adds	r1, r7, #7
 8001172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2301      	movs	r3, #1
 800117a:	4804      	ldr	r0, [pc, #16]	@ (800118c <SD_ReceiveByte+0x2c>)
 800117c:	f003 fb4d 	bl	800481a <HAL_SPI_TransmitReceive>
    return data;
 8001180:	79bb      	ldrb	r3, [r7, #6]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20040118 	.word	0x20040118

08001190 <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	460b      	mov	r3, r1
 800119a:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <SD_TransmitBuffer+0x34>)
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
 80011a2:	887b      	ldrh	r3, [r7, #2]
 80011a4:	461a      	mov	r2, r3
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <SD_TransmitBuffer+0x38>)
 80011aa:	f003 fd55 	bl	8004c58 <HAL_SPI_Transmit_DMA>
    while (!dma_tx_done);
 80011ae:	bf00      	nop
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <SD_TransmitBuffer+0x34>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d0fb      	beq.n	80011b0 <SD_TransmitBuffer+0x20>
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
#endif
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20053dec 	.word	0x20053dec
 80011c8:	20040118 	.word	0x20040118

080011cc <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	807b      	strh	r3, [r7, #2]
#if USE_DMA
	static uint8_t tx_dummy[512];
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	e007      	b.n	80011ee <SD_ReceiveBuffer+0x22>
 80011de:	4a0f      	ldr	r2, [pc, #60]	@ (800121c <SD_ReceiveBuffer+0x50>)
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	4413      	add	r3, r2
 80011e4:	22ff      	movs	r2, #255	@ 0xff
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	3301      	adds	r3, #1
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	887b      	ldrh	r3, [r7, #2]
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	dbf3      	blt.n	80011de <SD_ReceiveBuffer+0x12>
    dma_rx_done = 0;
 80011f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <SD_ReceiveBuffer+0x54>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	601a      	str	r2, [r3, #0]
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
 80011fc:	887b      	ldrh	r3, [r7, #2]
 80011fe:	687a      	ldr	r2, [r7, #4]
 8001200:	4906      	ldr	r1, [pc, #24]	@ (800121c <SD_ReceiveBuffer+0x50>)
 8001202:	4808      	ldr	r0, [pc, #32]	@ (8001224 <SD_ReceiveBuffer+0x58>)
 8001204:	f003 fe16 	bl	8004e34 <HAL_SPI_TransmitReceive_DMA>
    while (!dma_rx_done);
 8001208:	bf00      	nop
 800120a:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <SD_ReceiveBuffer+0x54>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0fb      	beq.n	800120a <SD_ReceiveBuffer+0x3e>
#else
    for (uint16_t i = 0; i < len; i++) {
        buffer[i] = SD_ReceiveByte();
    }
#endif
}
 8001212:	bf00      	nop
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20053df8 	.word	0x20053df8
 8001220:	20053df0 	.word	0x20053df0
 8001224:	20040118 	.word	0x20040118

08001228 <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 800122e:	f000 fe99 	bl	8001f64 <HAL_GetTick>
 8001232:	4603      	mov	r3, r0
 8001234:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001238:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 800123a:	f7ff ff91 	bl	8001160 <SD_ReceiveByte>
 800123e:	4603      	mov	r3, r0
 8001240:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8001242:	78fb      	ldrb	r3, [r7, #3]
 8001244:	2bff      	cmp	r3, #255	@ 0xff
 8001246:	d101      	bne.n	800124c <SD_WaitReady+0x24>
 8001248:	2300      	movs	r3, #0
 800124a:	e006      	b.n	800125a <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 800124c:	f000 fe8a 	bl	8001f64 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4293      	cmp	r3, r2
 8001256:	d8f0      	bhi.n	800123a <SD_WaitReady+0x12>
    return SD_ERROR;
 8001258:	2301      	movs	r3, #1
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	4603      	mov	r3, r0
 800126a:	6039      	str	r1, [r7, #0]
 800126c:	71fb      	strb	r3, [r7, #7]
 800126e:	4613      	mov	r3, r2
 8001270:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 8001272:	23ff      	movs	r3, #255	@ 0xff
 8001274:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 8001276:	f7ff ffd7 	bl	8001228 <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001280:	b2db      	uxtb	r3, r3
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff ff5a 	bl	800113c <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	0e1b      	lsrs	r3, r3, #24
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff54 	bl	800113c <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	0c1b      	lsrs	r3, r3, #16
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff ff4e 	bl	800113c <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	0a1b      	lsrs	r3, r3, #8
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff48 	bl	800113c <SD_TransmitByte>
    SD_TransmitByte(arg);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff43 	bl	800113c <SD_TransmitByte>
    SD_TransmitByte(crc);
 80012b6:	79bb      	ldrb	r3, [r7, #6]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff3f 	bl	800113c <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 80012be:	f7ff ff4f 	bl	8001160 <SD_ReceiveByte>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 80012c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	da05      	bge.n	80012da <SD_SendCommand+0x78>
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	3b01      	subs	r3, #1
 80012d2:	73fb      	strb	r3, [r7, #15]
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f1      	bne.n	80012be <SD_SendCommand+0x5c>

    return response;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void) {
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
    return sdhc;
 80012e8:	4b03      	ldr	r3, [pc, #12]	@ (80012f8 <sd_is_sdhc+0x14>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20053df4 	.word	0x20053df4

080012fc <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8001302:	2201      	movs	r2, #1
 8001304:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001308:	4878      	ldr	r0, [pc, #480]	@ (80014ec <SD_SPI_Init+0x1f0>)
 800130a:	f001 fb91 	bl	8002a30 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 800130e:	2300      	movs	r3, #0
 8001310:	73fb      	strb	r3, [r7, #15]
 8001312:	e005      	b.n	8001320 <SD_SPI_Init+0x24>
 8001314:	20ff      	movs	r0, #255	@ 0xff
 8001316:	f7ff ff11 	bl	800113c <SD_TransmitByte>
 800131a:	7bfb      	ldrb	r3, [r7, #15]
 800131c:	3301      	adds	r3, #1
 800131e:	73fb      	strb	r3, [r7, #15]
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b09      	cmp	r3, #9
 8001324:	d9f6      	bls.n	8001314 <SD_SPI_Init+0x18>

    SD_CS_LOW();
 8001326:	2200      	movs	r2, #0
 8001328:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800132c:	486f      	ldr	r0, [pc, #444]	@ (80014ec <SD_SPI_Init+0x1f0>)
 800132e:	f001 fb7f 	bl	8002a30 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8001332:	2295      	movs	r2, #149	@ 0x95
 8001334:	2100      	movs	r1, #0
 8001336:	2000      	movs	r0, #0
 8001338:	f7ff ff93 	bl	8001262 <SD_SendCommand>
 800133c:	4603      	mov	r3, r0
 800133e:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001346:	4869      	ldr	r0, [pc, #420]	@ (80014ec <SD_SPI_Init+0x1f0>)
 8001348:	f001 fb72 	bl	8002a30 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 800134c:	20ff      	movs	r0, #255	@ 0xff
 800134e:	f7ff fef5 	bl	800113c <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d001      	beq.n	800135c <SD_SPI_Init+0x60>
 8001358:	2301      	movs	r3, #1
 800135a:	e0c2      	b.n	80014e2 <SD_SPI_Init+0x1e6>

    SD_CS_LOW();
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001362:	4862      	ldr	r0, [pc, #392]	@ (80014ec <SD_SPI_Init+0x1f0>)
 8001364:	f001 fb64 	bl	8002a30 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 8001368:	2287      	movs	r2, #135	@ 0x87
 800136a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800136e:	2008      	movs	r0, #8
 8001370:	f7ff ff77 	bl	8001262 <SD_SendCommand>
 8001374:	4603      	mov	r3, r0
 8001376:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]
 800137c:	e00c      	b.n	8001398 <SD_SPI_Init+0x9c>
 800137e:	7bfc      	ldrb	r4, [r7, #15]
 8001380:	f7ff feee 	bl	8001160 <SD_ReceiveByte>
 8001384:	4603      	mov	r3, r0
 8001386:	461a      	mov	r2, r3
 8001388:	f104 0310 	add.w	r3, r4, #16
 800138c:	443b      	add	r3, r7
 800138e:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	3301      	adds	r3, #1
 8001396:	73fb      	strb	r3, [r7, #15]
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	2b03      	cmp	r3, #3
 800139c:	d9ef      	bls.n	800137e <SD_SPI_Init+0x82>
    SD_CS_HIGH();
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013a4:	4851      	ldr	r0, [pc, #324]	@ (80014ec <SD_SPI_Init+0x1f0>)
 80013a6:	f001 fb43 	bl	8002a30 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 80013aa:	20ff      	movs	r0, #255	@ 0xff
 80013ac:	f7ff fec6 	bl	800113c <SD_TransmitByte>

    sdhc = 0;
 80013b0:	4b4f      	ldr	r3, [pc, #316]	@ (80014f0 <SD_SPI_Init+0x1f4>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 80013b6:	f000 fdd5 	bl	8001f64 <HAL_GetTick>
 80013ba:	4603      	mov	r3, r0
 80013bc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80013c0:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d15e      	bne.n	8001486 <SD_SPI_Init+0x18a>
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d15b      	bne.n	8001486 <SD_SPI_Init+0x18a>
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	2baa      	cmp	r3, #170	@ 0xaa
 80013d2:	d158      	bne.n	8001486 <SD_SPI_Init+0x18a>
        do {
            SD_CS_LOW();
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013da:	4844      	ldr	r0, [pc, #272]	@ (80014ec <SD_SPI_Init+0x1f0>)
 80013dc:	f001 fb28 	bl	8002a30 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 80013e0:	22ff      	movs	r2, #255	@ 0xff
 80013e2:	2100      	movs	r1, #0
 80013e4:	2037      	movs	r0, #55	@ 0x37
 80013e6:	f7ff ff3c 	bl	8001262 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 80013ea:	22ff      	movs	r2, #255	@ 0xff
 80013ec:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80013f0:	2029      	movs	r0, #41	@ 0x29
 80013f2:	f7ff ff36 	bl	8001262 <SD_SendCommand>
 80013f6:	4603      	mov	r3, r0
 80013f8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001400:	483a      	ldr	r0, [pc, #232]	@ (80014ec <SD_SPI_Init+0x1f0>)
 8001402:	f001 fb15 	bl	8002a30 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 8001406:	20ff      	movs	r0, #255	@ 0xff
 8001408:	f7ff fe98 	bl	800113c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d005      	beq.n	800141e <SD_SPI_Init+0x122>
 8001412:	f000 fda7 	bl	8001f64 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4293      	cmp	r3, r2
 800141c:	d8da      	bhi.n	80013d4 <SD_SPI_Init+0xd8>

        if (response != 0x00) return SD_ERROR;
 800141e:	7bbb      	ldrb	r3, [r7, #14]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SD_SPI_Init+0x12c>
 8001424:	2301      	movs	r3, #1
 8001426:	e05c      	b.n	80014e2 <SD_SPI_Init+0x1e6>

        SD_CS_LOW();
 8001428:	2200      	movs	r2, #0
 800142a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800142e:	482f      	ldr	r0, [pc, #188]	@ (80014ec <SD_SPI_Init+0x1f0>)
 8001430:	f001 fafe 	bl	8002a30 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8001434:	22ff      	movs	r2, #255	@ 0xff
 8001436:	2100      	movs	r1, #0
 8001438:	203a      	movs	r0, #58	@ 0x3a
 800143a:	f7ff ff12 	bl	8001262 <SD_SendCommand>
 800143e:	4603      	mov	r3, r0
 8001440:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8001442:	2300      	movs	r3, #0
 8001444:	73fb      	strb	r3, [r7, #15]
 8001446:	e00c      	b.n	8001462 <SD_SPI_Init+0x166>
 8001448:	7bfc      	ldrb	r4, [r7, #15]
 800144a:	f7ff fe89 	bl	8001160 <SD_ReceiveByte>
 800144e:	4603      	mov	r3, r0
 8001450:	461a      	mov	r2, r3
 8001452:	f104 0310 	add.w	r3, r4, #16
 8001456:	443b      	add	r3, r7
 8001458:	f803 2c10 	strb.w	r2, [r3, #-16]
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	3301      	adds	r3, #1
 8001460:	73fb      	strb	r3, [r7, #15]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	2b03      	cmp	r3, #3
 8001466:	d9ef      	bls.n	8001448 <SD_SPI_Init+0x14c>
        SD_CS_HIGH();
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800146e:	481f      	ldr	r0, [pc, #124]	@ (80014ec <SD_SPI_Init+0x1f0>)
 8001470:	f001 fade 	bl	8002a30 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 8001474:	783b      	ldrb	r3, [r7, #0]
 8001476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800147a:	2b00      	cmp	r3, #0
 800147c:	d02c      	beq.n	80014d8 <SD_SPI_Init+0x1dc>
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <SD_SPI_Init+0x1f4>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8001484:	e028      	b.n	80014d8 <SD_SPI_Init+0x1dc>
    } else {
        do {
            SD_CS_LOW();
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800148c:	4817      	ldr	r0, [pc, #92]	@ (80014ec <SD_SPI_Init+0x1f0>)
 800148e:	f001 facf 	bl	8002a30 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8001492:	22ff      	movs	r2, #255	@ 0xff
 8001494:	2100      	movs	r1, #0
 8001496:	2037      	movs	r0, #55	@ 0x37
 8001498:	f7ff fee3 	bl	8001262 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 800149c:	22ff      	movs	r2, #255	@ 0xff
 800149e:	2100      	movs	r1, #0
 80014a0:	2029      	movs	r0, #41	@ 0x29
 80014a2:	f7ff fede 	bl	8001262 <SD_SendCommand>
 80014a6:	4603      	mov	r3, r0
 80014a8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014b0:	480e      	ldr	r0, [pc, #56]	@ (80014ec <SD_SPI_Init+0x1f0>)
 80014b2:	f001 fabd 	bl	8002a30 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80014b6:	20ff      	movs	r0, #255	@ 0xff
 80014b8:	f7ff fe40 	bl	800113c <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80014bc:	7bbb      	ldrb	r3, [r7, #14]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d005      	beq.n	80014ce <SD_SPI_Init+0x1d2>
 80014c2:	f000 fd4f 	bl	8001f64 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d8db      	bhi.n	8001486 <SD_SPI_Init+0x18a>
        if (response != 0x00) return SD_ERROR;
 80014ce:	7bbb      	ldrb	r3, [r7, #14]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d002      	beq.n	80014da <SD_SPI_Init+0x1de>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e004      	b.n	80014e2 <SD_SPI_Init+0x1e6>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80014d8:	bf00      	nop
    }

    card_initialized = 1;
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <SD_SPI_Init+0x1f8>)
 80014dc:	2201      	movs	r2, #1
 80014de:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd90      	pop	{r4, r7, pc}
 80014ea:	bf00      	nop
 80014ec:	48000c00 	.word	0x48000c00
 80014f0:	20053df4 	.word	0x20053df4
 80014f4:	20053df5 	.word	0x20053df5

080014f8 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d101      	bne.n	800150e <SD_ReadBlocks+0x16>
 800150a:	2301      	movs	r3, #1
 800150c:	e058      	b.n	80015c0 <SD_ReadBlocks+0xc8>

    if (count == 1) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d14f      	bne.n	80015b4 <SD_ReadBlocks+0xbc>
    	if (!sdhc) sector *= 512;
 8001514:	4b2c      	ldr	r3, [pc, #176]	@ (80015c8 <SD_ReadBlocks+0xd0>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <SD_ReadBlocks+0x2a>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	025b      	lsls	r3, r3, #9
 8001520:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001528:	4828      	ldr	r0, [pc, #160]	@ (80015cc <SD_ReadBlocks+0xd4>)
 800152a:	f001 fa81 	bl	8002a30 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 800152e:	22ff      	movs	r2, #255	@ 0xff
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	2011      	movs	r0, #17
 8001534:	f7ff fe95 	bl	8001262 <SD_SendCommand>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d007      	beq.n	800154e <SD_ReadBlocks+0x56>
            SD_CS_HIGH();
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001544:	4821      	ldr	r0, [pc, #132]	@ (80015cc <SD_ReadBlocks+0xd4>)
 8001546:	f001 fa73 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e038      	b.n	80015c0 <SD_ReadBlocks+0xc8>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 800154e:	f000 fd09 	bl	8001f64 <HAL_GetTick>
 8001552:	4603      	mov	r3, r0
 8001554:	33c8      	adds	r3, #200	@ 0xc8
 8001556:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8001558:	f7ff fe02 	bl	8001160 <SD_ReceiveByte>
 800155c:	4603      	mov	r3, r0
 800155e:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001560:	7cfb      	ldrb	r3, [r7, #19]
 8001562:	2bfe      	cmp	r3, #254	@ 0xfe
 8001564:	d006      	beq.n	8001574 <SD_ReadBlocks+0x7c>
        } while (HAL_GetTick() < timeout);
 8001566:	f000 fcfd 	bl	8001f64 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	4293      	cmp	r3, r2
 8001570:	d8f2      	bhi.n	8001558 <SD_ReadBlocks+0x60>
 8001572:	e000      	b.n	8001576 <SD_ReadBlocks+0x7e>
            if (token == 0xFE) break;
 8001574:	bf00      	nop
        if (token != 0xFE) {
 8001576:	7cfb      	ldrb	r3, [r7, #19]
 8001578:	2bfe      	cmp	r3, #254	@ 0xfe
 800157a:	d007      	beq.n	800158c <SD_ReadBlocks+0x94>
            SD_CS_HIGH();
 800157c:	2201      	movs	r2, #1
 800157e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001582:	4812      	ldr	r0, [pc, #72]	@ (80015cc <SD_ReadBlocks+0xd4>)
 8001584:	f001 fa54 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e019      	b.n	80015c0 <SD_ReadBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 800158c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f7ff fe1b 	bl	80011cc <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 8001596:	f7ff fde3 	bl	8001160 <SD_ReceiveByte>
        SD_ReceiveByte();
 800159a:	f7ff fde1 	bl	8001160 <SD_ReceiveByte>
        SD_CS_HIGH();
 800159e:	2201      	movs	r2, #1
 80015a0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015a4:	4809      	ldr	r0, [pc, #36]	@ (80015cc <SD_ReadBlocks+0xd4>)
 80015a6:	f001 fa43 	bl	8002a30 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 80015aa:	20ff      	movs	r0, #255	@ 0xff
 80015ac:	f7ff fdc6 	bl	800113c <SD_TransmitByte>
        return SD_OK;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e005      	b.n	80015c0 <SD_ReadBlocks+0xc8>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	68b9      	ldr	r1, [r7, #8]
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	f000 f809 	bl	80015d0 <SD_ReadMultiBlocks>
 80015be:	4603      	mov	r3, r0
    }
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20053df4 	.word	0x20053df4
 80015cc:	48000c00 	.word	0x48000c00

080015d0 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d101      	bne.n	80015e6 <SD_ReadMultiBlocks+0x16>
 80015e2:	2301      	movs	r3, #1
 80015e4:	e05c      	b.n	80016a0 <SD_ReadMultiBlocks+0xd0>
    if (!sdhc) sector *= 512;
 80015e6:	4b30      	ldr	r3, [pc, #192]	@ (80016a8 <SD_ReadMultiBlocks+0xd8>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d102      	bne.n	80015f4 <SD_ReadMultiBlocks+0x24>
 80015ee:	68bb      	ldr	r3, [r7, #8]
 80015f0:	025b      	lsls	r3, r3, #9
 80015f2:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015fa:	482c      	ldr	r0, [pc, #176]	@ (80016ac <SD_ReadMultiBlocks+0xdc>)
 80015fc:	f001 fa18 	bl	8002a30 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8001600:	22ff      	movs	r2, #255	@ 0xff
 8001602:	68b9      	ldr	r1, [r7, #8]
 8001604:	2012      	movs	r0, #18
 8001606:	f7ff fe2c 	bl	8001262 <SD_SendCommand>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d033      	beq.n	8001678 <SD_ReadMultiBlocks+0xa8>
        SD_CS_HIGH();
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001616:	4825      	ldr	r0, [pc, #148]	@ (80016ac <SD_ReadMultiBlocks+0xdc>)
 8001618:	f001 fa0a 	bl	8002a30 <HAL_GPIO_WritePin>
        return SD_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e03f      	b.n	80016a0 <SD_ReadMultiBlocks+0xd0>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8001620:	f000 fca0 	bl	8001f64 <HAL_GetTick>
 8001624:	4603      	mov	r3, r0
 8001626:	33c8      	adds	r3, #200	@ 0xc8
 8001628:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 800162a:	f7ff fd99 	bl	8001160 <SD_ReceiveByte>
 800162e:	4603      	mov	r3, r0
 8001630:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8001632:	7cfb      	ldrb	r3, [r7, #19]
 8001634:	2bfe      	cmp	r3, #254	@ 0xfe
 8001636:	d006      	beq.n	8001646 <SD_ReadMultiBlocks+0x76>
        } while (HAL_GetTick() < timeout);
 8001638:	f000 fc94 	bl	8001f64 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	4293      	cmp	r3, r2
 8001642:	d8f2      	bhi.n	800162a <SD_ReadMultiBlocks+0x5a>
 8001644:	e000      	b.n	8001648 <SD_ReadMultiBlocks+0x78>
            if (token == 0xFE) break;
 8001646:	bf00      	nop

        if (token != 0xFE) {
 8001648:	7cfb      	ldrb	r3, [r7, #19]
 800164a:	2bfe      	cmp	r3, #254	@ 0xfe
 800164c:	d007      	beq.n	800165e <SD_ReadMultiBlocks+0x8e>
            SD_CS_HIGH();
 800164e:	2201      	movs	r2, #1
 8001650:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001654:	4815      	ldr	r0, [pc, #84]	@ (80016ac <SD_ReadMultiBlocks+0xdc>)
 8001656:	f001 f9eb 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e020      	b.n	80016a0 <SD_ReadMultiBlocks+0xd0>
        }

        SD_ReceiveBuffer(buff, 512);
 800165e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff fdb2 	bl	80011cc <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8001668:	f7ff fd7a 	bl	8001160 <SD_ReceiveByte>
        SD_ReceiveByte();
 800166c:	f7ff fd78 	bl	8001160 <SD_ReceiveByte>

        buff += 512;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001676:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	1e5a      	subs	r2, r3, #1
 800167c:	607a      	str	r2, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1ce      	bne.n	8001620 <SD_ReadMultiBlocks+0x50>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 8001682:	22ff      	movs	r2, #255	@ 0xff
 8001684:	2100      	movs	r1, #0
 8001686:	200c      	movs	r0, #12
 8001688:	f7ff fdeb 	bl	8001262 <SD_SendCommand>
    SD_CS_HIGH();
 800168c:	2201      	movs	r2, #1
 800168e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001692:	4806      	ldr	r0, [pc, #24]	@ (80016ac <SD_ReadMultiBlocks+0xdc>)
 8001694:	f001 f9cc 	bl	8002a30 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 8001698:	20ff      	movs	r0, #255	@ 0xff
 800169a:	f7ff fd4f 	bl	800113c <SD_TransmitByte>

    return SD_OK;
 800169e:	2300      	movs	r3, #0
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20053df4 	.word	0x20053df4
 80016ac:	48000c00 	.word	0x48000c00

080016b0 <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <SD_WriteBlocks+0x16>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e055      	b.n	8001772 <SD_WriteBlocks+0xc2>

    if (count == 1) {
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d14c      	bne.n	8001766 <SD_WriteBlocks+0xb6>
    	if (!sdhc) sector *= 512;
 80016cc:	4b2b      	ldr	r3, [pc, #172]	@ (800177c <SD_WriteBlocks+0xcc>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d102      	bne.n	80016da <SD_WriteBlocks+0x2a>
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	025b      	lsls	r3, r3, #9
 80016d8:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 80016da:	2200      	movs	r2, #0
 80016dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016e0:	4827      	ldr	r0, [pc, #156]	@ (8001780 <SD_WriteBlocks+0xd0>)
 80016e2:	f001 f9a5 	bl	8002a30 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 80016e6:	22ff      	movs	r2, #255	@ 0xff
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	2018      	movs	r0, #24
 80016ec:	f7ff fdb9 	bl	8001262 <SD_SendCommand>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d007      	beq.n	8001706 <SD_WriteBlocks+0x56>
            SD_CS_HIGH();
 80016f6:	2201      	movs	r2, #1
 80016f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80016fc:	4820      	ldr	r0, [pc, #128]	@ (8001780 <SD_WriteBlocks+0xd0>)
 80016fe:	f001 f997 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e035      	b.n	8001772 <SD_WriteBlocks+0xc2>
        }

        SD_TransmitByte(0xFE);
 8001706:	20fe      	movs	r0, #254	@ 0xfe
 8001708:	f7ff fd18 	bl	800113c <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 800170c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001710:	68f8      	ldr	r0, [r7, #12]
 8001712:	f7ff fd3d 	bl	8001190 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 8001716:	20ff      	movs	r0, #255	@ 0xff
 8001718:	f7ff fd10 	bl	800113c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 800171c:	20ff      	movs	r0, #255	@ 0xff
 800171e:	f7ff fd0d 	bl	800113c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8001722:	f7ff fd1d 	bl	8001160 <SD_ReceiveByte>
 8001726:	4603      	mov	r3, r0
 8001728:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 800172a:	7dfb      	ldrb	r3, [r7, #23]
 800172c:	f003 031f 	and.w	r3, r3, #31
 8001730:	2b05      	cmp	r3, #5
 8001732:	d007      	beq.n	8001744 <SD_WriteBlocks+0x94>
            SD_CS_HIGH();
 8001734:	2201      	movs	r2, #1
 8001736:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800173a:	4811      	ldr	r0, [pc, #68]	@ (8001780 <SD_WriteBlocks+0xd0>)
 800173c:	f001 f978 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e016      	b.n	8001772 <SD_WriteBlocks+0xc2>
        }

        while (SD_ReceiveByte() == 0);
 8001744:	bf00      	nop
 8001746:	f7ff fd0b 	bl	8001160 <SD_ReceiveByte>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0fa      	beq.n	8001746 <SD_WriteBlocks+0x96>
        SD_CS_HIGH();
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001756:	480a      	ldr	r0, [pc, #40]	@ (8001780 <SD_WriteBlocks+0xd0>)
 8001758:	f001 f96a 	bl	8002a30 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 800175c:	20ff      	movs	r0, #255	@ 0xff
 800175e:	f7ff fced 	bl	800113c <SD_TransmitByte>

        return SD_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e005      	b.n	8001772 <SD_WriteBlocks+0xc2>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f000 f80a 	bl	8001784 <SD_WriteMultiBlocks>
 8001770:	4603      	mov	r3, r0
    }
}
 8001772:	4618      	mov	r0, r3
 8001774:	3718      	adds	r7, #24
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20053df4 	.word	0x20053df4
 8001780:	48000c00 	.word	0x48000c00

08001784 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <SD_WriteMultiBlocks+0x16>
 8001796:	2301      	movs	r3, #1
 8001798:	e05d      	b.n	8001856 <SD_WriteMultiBlocks+0xd2>
    if (!sdhc) sector *= 512;
 800179a:	4b31      	ldr	r3, [pc, #196]	@ (8001860 <SD_WriteMultiBlocks+0xdc>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d102      	bne.n	80017a8 <SD_WriteMultiBlocks+0x24>
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	025b      	lsls	r3, r3, #9
 80017a6:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 80017a8:	2200      	movs	r2, #0
 80017aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017ae:	482d      	ldr	r0, [pc, #180]	@ (8001864 <SD_WriteMultiBlocks+0xe0>)
 80017b0:	f001 f93e 	bl	8002a30 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 80017b4:	22ff      	movs	r2, #255	@ 0xff
 80017b6:	68b9      	ldr	r1, [r7, #8]
 80017b8:	2019      	movs	r0, #25
 80017ba:	f7ff fd52 	bl	8001262 <SD_SendCommand>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d030      	beq.n	8001826 <SD_WriteMultiBlocks+0xa2>
        SD_CS_HIGH();
 80017c4:	2201      	movs	r2, #1
 80017c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017ca:	4826      	ldr	r0, [pc, #152]	@ (8001864 <SD_WriteMultiBlocks+0xe0>)
 80017cc:	f001 f930 	bl	8002a30 <HAL_GPIO_WritePin>
        return SD_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e040      	b.n	8001856 <SD_WriteMultiBlocks+0xd2>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 80017d4:	20fc      	movs	r0, #252	@ 0xfc
 80017d6:	f7ff fcb1 	bl	800113c <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 80017da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017de:	68f8      	ldr	r0, [r7, #12]
 80017e0:	f7ff fcd6 	bl	8001190 <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 80017e4:	20ff      	movs	r0, #255	@ 0xff
 80017e6:	f7ff fca9 	bl	800113c <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 80017ea:	20ff      	movs	r0, #255	@ 0xff
 80017ec:	f7ff fca6 	bl	800113c <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 80017f0:	f7ff fcb6 	bl	8001160 <SD_ReceiveByte>
 80017f4:	4603      	mov	r3, r0
 80017f6:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 80017f8:	7dfb      	ldrb	r3, [r7, #23]
 80017fa:	f003 031f 	and.w	r3, r3, #31
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d007      	beq.n	8001812 <SD_WriteMultiBlocks+0x8e>
            SD_CS_HIGH();
 8001802:	2201      	movs	r2, #1
 8001804:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001808:	4816      	ldr	r0, [pc, #88]	@ (8001864 <SD_WriteMultiBlocks+0xe0>)
 800180a:	f001 f911 	bl	8002a30 <HAL_GPIO_WritePin>
            return SD_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e021      	b.n	8001856 <SD_WriteMultiBlocks+0xd2>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8001812:	bf00      	nop
 8001814:	f7ff fca4 	bl	8001160 <SD_ReceiveByte>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0fa      	beq.n	8001814 <SD_WriteMultiBlocks+0x90>
        buff += 512;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001824:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	1e5a      	subs	r2, r3, #1
 800182a:	607a      	str	r2, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1d1      	bne.n	80017d4 <SD_WriteMultiBlocks+0x50>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 8001830:	20fd      	movs	r0, #253	@ 0xfd
 8001832:	f7ff fc83 	bl	800113c <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8001836:	bf00      	nop
 8001838:	f7ff fc92 	bl	8001160 <SD_ReceiveByte>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0fa      	beq.n	8001838 <SD_WriteMultiBlocks+0xb4>

    SD_CS_HIGH();
 8001842:	2201      	movs	r2, #1
 8001844:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001848:	4806      	ldr	r0, [pc, #24]	@ (8001864 <SD_WriteMultiBlocks+0xe0>)
 800184a:	f001 f8f1 	bl	8002a30 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 800184e:	20ff      	movs	r0, #255	@ 0xff
 8001850:	f7ff fc74 	bl	800113c <SD_TransmitByte>

    return SD_OK;
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20053df4 	.word	0x20053df4
 8001864:	48000c00 	.word	0x48000c00

08001868 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	4b0f      	ldr	r3, [pc, #60]	@ (80018ac <HAL_MspInit+0x44>)
 8001870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001872:	4a0e      	ldr	r2, [pc, #56]	@ (80018ac <HAL_MspInit+0x44>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6613      	str	r3, [r2, #96]	@ 0x60
 800187a:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <HAL_MspInit+0x44>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <HAL_MspInit+0x44>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188a:	4a08      	ldr	r2, [pc, #32]	@ (80018ac <HAL_MspInit+0x44>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001890:	6593      	str	r3, [r2, #88]	@ 0x58
 8001892:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <HAL_MspInit+0x44>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	40021000 	.word	0x40021000

080018b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b0ae      	sub	sp, #184	@ 0xb8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018c8:	f107 0310 	add.w	r3, r7, #16
 80018cc:	2294      	movs	r2, #148	@ 0x94
 80018ce:	2100      	movs	r1, #0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f009 f82f 	bl	800a934 <memset>
  if(huart->Instance==LPUART1)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a22      	ldr	r2, [pc, #136]	@ (8001964 <HAL_UART_MspInit+0xb4>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d13d      	bne.n	800195c <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80018e0:	2320      	movs	r3, #32
 80018e2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80018e4:	2300      	movs	r3, #0
 80018e6:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 f863 	bl	80039b8 <HAL_RCCEx_PeriphCLKConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018f8:	f7ff f9f6 	bl	8000ce8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 80018fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001900:	4a19      	ldr	r2, [pc, #100]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001908:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 800190a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001914:	4b14      	ldr	r3, [pc, #80]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 8001916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001918:	4a13      	ldr	r2, [pc, #76]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 800191a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800191e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <HAL_UART_MspInit+0xb8>)
 8001922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 800192c:	f001 f95c 	bl	8002be8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8001930:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001934:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001938:	2302      	movs	r3, #2
 800193a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800194a:	2308      	movs	r3, #8
 800194c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001950:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001954:	4619      	mov	r1, r3
 8001956:	4805      	ldr	r0, [pc, #20]	@ (800196c <HAL_UART_MspInit+0xbc>)
 8001958:	f000 fed8 	bl	800270c <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800195c:	bf00      	nop
 800195e:	37b8      	adds	r7, #184	@ 0xb8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40008000 	.word	0x40008000
 8001968:	40021000 	.word	0x40021000
 800196c:	48001800 	.word	0x48001800

08001970 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08a      	sub	sp, #40	@ 0x28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a41      	ldr	r2, [pc, #260]	@ (8001a94 <HAL_SPI_MspInit+0x124>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d17c      	bne.n	8001a8c <HAL_SPI_MspInit+0x11c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001992:	4b41      	ldr	r3, [pc, #260]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 8001994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001996:	4a40      	ldr	r2, [pc, #256]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 8001998:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800199c:	6613      	str	r3, [r2, #96]	@ 0x60
 800199e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 80019a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 80019ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ae:	4a3a      	ldr	r2, [pc, #232]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019b6:	4b38      	ldr	r3, [pc, #224]	@ (8001a98 <HAL_SPI_MspInit+0x128>)
 80019b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80019c2:	23e0      	movs	r3, #224	@ 0xe0
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ce:	2303      	movs	r3, #3
 80019d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019d2:	2305      	movs	r3, #5
 80019d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e0:	f000 fe94 	bl	800270c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80019e4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 80019e6:	4a2e      	ldr	r2, [pc, #184]	@ (8001aa0 <HAL_SPI_MspInit+0x130>)
 80019e8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 80019ea:	4b2c      	ldr	r3, [pc, #176]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 80019ec:	220a      	movs	r2, #10
 80019ee:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019f0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019f6:	4b29      	ldr	r3, [pc, #164]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019fc:	4b27      	ldr	r3, [pc, #156]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 80019fe:	2280      	movs	r2, #128	@ 0x80
 8001a00:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a02:	4b26      	ldr	r3, [pc, #152]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a08:	4b24      	ldr	r3, [pc, #144]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a14:	4b21      	ldr	r3, [pc, #132]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a16:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a1a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001a1c:	481f      	ldr	r0, [pc, #124]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a1e:	f000 fbbf 	bl	80021a0 <HAL_DMA_Init>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001a28:	f7ff f95e 	bl	8000ce8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a30:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a32:	4a1a      	ldr	r2, [pc, #104]	@ (8001a9c <HAL_SPI_MspInit+0x12c>)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001a38:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa8 <HAL_SPI_MspInit+0x138>)
 8001a3c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001a3e:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a40:	220b      	movs	r2, #11
 8001a42:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a44:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a46:	2210      	movs	r2, #16
 8001a48:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a4a:	4b16      	ldr	r3, [pc, #88]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a50:	4b14      	ldr	r3, [pc, #80]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a52:	2280      	movs	r2, #128	@ 0x80
 8001a54:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a56:	4b13      	ldr	r3, [pc, #76]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a62:	4b10      	ldr	r3, [pc, #64]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001a68:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a6a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a6e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a70:	480c      	ldr	r0, [pc, #48]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a72:	f000 fb95 	bl	80021a0 <HAL_DMA_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 8001a7c:	f7ff f934 	bl	8000ce8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a84:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a86:	4a07      	ldr	r2, [pc, #28]	@ (8001aa4 <HAL_SPI_MspInit+0x134>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a8c:	bf00      	nop
 8001a8e:	3728      	adds	r7, #40	@ 0x28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40013000 	.word	0x40013000
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	2004017c 	.word	0x2004017c
 8001aa0:	4002001c 	.word	0x4002001c
 8001aa4:	200401dc 	.word	0x200401dc
 8001aa8:	40020030 	.word	0x40020030

08001aac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	@ 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a36      	ldr	r2, [pc, #216]	@ (8001ba4 <HAL_TIM_Base_MspInit+0xf8>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d155      	bne.n	8001b7a <HAL_TIM_Base_MspInit+0xce>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ace:	4b36      	ldr	r3, [pc, #216]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad2:	4a35      	ldr	r2, [pc, #212]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001ad4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ad8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ada:	4b33      	ldr	r3, [pc, #204]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ade:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ae2:	613b      	str	r3, [r7, #16]
 8001ae4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ae6:	4b30      	ldr	r3, [pc, #192]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	4a2f      	ldr	r2, [pc, #188]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001aec:	f043 0310 	orr.w	r3, r3, #16
 8001af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af2:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	f003 0310 	and.w	r3, r3, #16
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001afe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001b10:	2301      	movs	r3, #1
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4824      	ldr	r0, [pc, #144]	@ (8001bac <HAL_TIM_Base_MspInit+0x100>)
 8001b1c:	f000 fdf6 	bl	800270c <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 8001b20:	4b23      	ldr	r3, [pc, #140]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b22:	4a24      	ldr	r2, [pc, #144]	@ (8001bb4 <HAL_TIM_Base_MspInit+0x108>)
 8001b24:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 8001b26:	4b22      	ldr	r3, [pc, #136]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b28:	222e      	movs	r2, #46	@ 0x2e
 8001b2a:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b2c:	4b20      	ldr	r3, [pc, #128]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b2e:	2210      	movs	r2, #16
 8001b30:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b32:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8001b38:	4b1d      	ldr	r3, [pc, #116]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b3a:	2280      	movs	r2, #128	@ 0x80
 8001b3c:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b44:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b46:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4c:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8001b4e:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b50:	2220      	movs	r2, #32
 8001b52:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_HIGH;
 8001b54:	4b16      	ldr	r3, [pc, #88]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b5a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001b5c:	4814      	ldr	r0, [pc, #80]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b5e:	f000 fb1f 	bl	80021a0 <HAL_DMA_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_TIM_Base_MspInit+0xc0>
    {
      Error_Handler();
 8001b68:	f7ff f8be 	bl	8000ce8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a10      	ldr	r2, [pc, #64]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b70:	621a      	str	r2, [r3, #32]
 8001b72:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb0 <HAL_TIM_Base_MspInit+0x104>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b78:	e010      	b.n	8001b9c <HAL_TIM_Base_MspInit+0xf0>
  else if(htim_base->Instance==TIM2)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b82:	d10b      	bne.n	8001b9c <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b88:	4a07      	ldr	r2, [pc, #28]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b90:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <HAL_TIM_Base_MspInit+0xfc>)
 8001b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
}
 8001b9c:	bf00      	nop
 8001b9e:	3728      	adds	r7, #40	@ 0x28
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40012c00 	.word	0x40012c00
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	48001000 	.word	0x48001000
 8001bb0:	200402d4 	.word	0x200402d4
 8001bb4:	40020008 	.word	0x40020008

08001bb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a23      	ldr	r2, [pc, #140]	@ (8001c64 <HAL_TIM_MspPostInit+0xac>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d11d      	bne.n	8001c16 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bda:	4b23      	ldr	r3, [pc, #140]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bde:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001be0:	f043 0310 	orr.w	r3, r3, #16
 8001be4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001be6:	4b20      	ldr	r3, [pc, #128]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	f003 0310 	and.w	r3, r3, #16
 8001bee:	613b      	str	r3, [r7, #16]
 8001bf0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bf2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c04:	2301      	movs	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4817      	ldr	r0, [pc, #92]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001c10:	f000 fd7c 	bl	800270c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001c14:	e021      	b.n	8001c5a <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM2)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c1e:	d11c      	bne.n	8001c5a <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c24:	4a10      	ldr	r2, [pc, #64]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	2300      	movs	r3, #0
 8001c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	4619      	mov	r1, r3
 8001c52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c56:	f000 fd59 	bl	800270c <HAL_GPIO_Init>
}
 8001c5a:	bf00      	nop
 8001c5c:	3728      	adds	r7, #40	@ 0x28
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40012c00 	.word	0x40012c00
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	48001000 	.word	0x48001000

08001c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <NMI_Handler+0x4>

08001c78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <MemManage_Handler+0x4>

08001c88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <BusFault_Handler+0x4>

08001c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <UsageFault_Handler+0x4>

08001c98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc6:	f000 f939 	bl	8001f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001cd4:	4802      	ldr	r0, [pc, #8]	@ (8001ce0 <DMA1_Channel1_IRQHandler+0x10>)
 8001cd6:	f000 fbc9 	bl	800246c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200402d4 	.word	0x200402d4

08001ce4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001ce8:	4802      	ldr	r0, [pc, #8]	@ (8001cf4 <DMA1_Channel2_IRQHandler+0x10>)
 8001cea:	f000 fbbf 	bl	800246c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2004017c 	.word	0x2004017c

08001cf8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001cfc:	4802      	ldr	r0, [pc, #8]	@ (8001d08 <DMA1_Channel3_IRQHandler+0x10>)
 8001cfe:	f000 fbb5 	bl	800246c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200401dc 	.word	0x200401dc

08001d0c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	e00a      	b.n	8001d34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d1e:	f3af 8000 	nop.w
 8001d22:	4601      	mov	r1, r0
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	60ba      	str	r2, [r7, #8]
 8001d2a:	b2ca      	uxtb	r2, r1
 8001d2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	3301      	adds	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	dbf0      	blt.n	8001d1e <_read+0x12>
  }

  return len;
 8001d3c:	687b      	ldr	r3, [r7, #4]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
 8001d66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	370c      	adds	r7, #12
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <_isatty>:

int _isatty(int file)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d86:	2301      	movs	r3, #1
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3714      	adds	r7, #20
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
	...

08001db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db8:	4a14      	ldr	r2, [pc, #80]	@ (8001e0c <_sbrk+0x5c>)
 8001dba:	4b15      	ldr	r3, [pc, #84]	@ (8001e10 <_sbrk+0x60>)
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dc4:	4b13      	ldr	r3, [pc, #76]	@ (8001e14 <_sbrk+0x64>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d102      	bne.n	8001dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dcc:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <_sbrk+0x64>)
 8001dce:	4a12      	ldr	r2, [pc, #72]	@ (8001e18 <_sbrk+0x68>)
 8001dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dd2:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <_sbrk+0x64>)
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d207      	bcs.n	8001df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de0:	f008 fdc0 	bl	800a964 <__errno>
 8001de4:	4603      	mov	r3, r0
 8001de6:	220c      	movs	r2, #12
 8001de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dee:	e009      	b.n	8001e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <_sbrk+0x64>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001df6:	4b07      	ldr	r3, [pc, #28]	@ (8001e14 <_sbrk+0x64>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <_sbrk+0x64>)
 8001e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e02:	68fb      	ldr	r3, [r7, #12]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	200a0000 	.word	0x200a0000
 8001e10:	00000400 	.word	0x00000400
 8001e14:	20053ff8 	.word	0x20053ff8
 8001e18:	20054180 	.word	0x20054180

08001e1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e20:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <SystemInit+0x20>)
 8001e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e26:	4a05      	ldr	r2, [pc, #20]	@ (8001e3c <SystemInit+0x20>)
 8001e28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e44:	f7ff ffea 	bl	8001e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e48:	480c      	ldr	r0, [pc, #48]	@ (8001e7c <LoopForever+0x6>)
  ldr r1, =_edata
 8001e4a:	490d      	ldr	r1, [pc, #52]	@ (8001e80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <LoopForever+0xe>)
  movs r3, #0
 8001e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e50:	e002      	b.n	8001e58 <LoopCopyDataInit>

08001e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e56:	3304      	adds	r3, #4

08001e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e5c:	d3f9      	bcc.n	8001e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e60:	4c0a      	ldr	r4, [pc, #40]	@ (8001e8c <LoopForever+0x16>)
  movs r3, #0
 8001e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e64:	e001      	b.n	8001e6a <LoopFillZerobss>

08001e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e68:	3204      	adds	r2, #4

08001e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e6c:	d3fb      	bcc.n	8001e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e6e:	f008 fd7f 	bl	800a970 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e72:	f7fe fbc7 	bl	8000604 <main>

08001e76 <LoopForever>:

LoopForever:
    b LoopForever
 8001e76:	e7fe      	b.n	8001e76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e78:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001e7c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001e80:	20040068 	.word	0x20040068
  ldr r2, =_sidata
 8001e84:	0800bdd8 	.word	0x0800bdd8
  ldr r2, =_sbss
 8001e88:	20040068 	.word	0x20040068
  ldr r4, =_ebss
 8001e8c:	20054180 	.word	0x20054180

08001e90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e90:	e7fe      	b.n	8001e90 <ADC1_IRQHandler>

08001e92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e9c:	2003      	movs	r0, #3
 8001e9e:	f000 f93d 	bl	800211c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f000 f80e 	bl	8001ec4 <HAL_InitTick>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d002      	beq.n	8001eb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	71fb      	strb	r3, [r7, #7]
 8001eb2:	e001      	b.n	8001eb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001eb4:	f7ff fcd8 	bl	8001868 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001ed0:	4b17      	ldr	r3, [pc, #92]	@ (8001f30 <HAL_InitTick+0x6c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d023      	beq.n	8001f20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <HAL_InitTick+0x70>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b14      	ldr	r3, [pc, #80]	@ (8001f30 <HAL_InitTick+0x6c>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f949 	bl	8002186 <HAL_SYSTICK_Config>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d10f      	bne.n	8001f1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b0f      	cmp	r3, #15
 8001efe:	d809      	bhi.n	8001f14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f00:	2200      	movs	r2, #0
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f08:	f000 f913 	bl	8002132 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f38 <HAL_InitTick+0x74>)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6013      	str	r3, [r2, #0]
 8001f12:	e007      	b.n	8001f24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	e004      	b.n	8001f24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
 8001f1e:	e001      	b.n	8001f24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	20040008 	.word	0x20040008
 8001f34:	20040000 	.word	0x20040000
 8001f38:	20040004 	.word	0x20040004

08001f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f40:	4b06      	ldr	r3, [pc, #24]	@ (8001f5c <HAL_IncTick+0x20>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <HAL_IncTick+0x24>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	4a04      	ldr	r2, [pc, #16]	@ (8001f60 <HAL_IncTick+0x24>)
 8001f4e:	6013      	str	r3, [r2, #0]
}
 8001f50:	bf00      	nop
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	20040008 	.word	0x20040008
 8001f60:	20053ffc 	.word	0x20053ffc

08001f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return uwTick;
 8001f68:	4b03      	ldr	r3, [pc, #12]	@ (8001f78 <HAL_GetTick+0x14>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20053ffc 	.word	0x20053ffc

08001f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fae:	4a04      	ldr	r2, [pc, #16]	@ (8001fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	60d3      	str	r3, [r2, #12]
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	e000ed00 	.word	0xe000ed00

08001fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc8:	4b04      	ldr	r3, [pc, #16]	@ (8001fdc <__NVIC_GetPriorityGrouping+0x18>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	f003 0307 	and.w	r3, r3, #7
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000ed00 	.word	0xe000ed00

08001fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	db0b      	blt.n	800200a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	f003 021f 	and.w	r2, r3, #31
 8001ff8:	4907      	ldr	r1, [pc, #28]	@ (8002018 <__NVIC_EnableIRQ+0x38>)
 8001ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffe:	095b      	lsrs	r3, r3, #5
 8002000:	2001      	movs	r0, #1
 8002002:	fa00 f202 	lsl.w	r2, r0, r2
 8002006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000e100 	.word	0xe000e100

0800201c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	6039      	str	r1, [r7, #0]
 8002026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202c:	2b00      	cmp	r3, #0
 800202e:	db0a      	blt.n	8002046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	b2da      	uxtb	r2, r3
 8002034:	490c      	ldr	r1, [pc, #48]	@ (8002068 <__NVIC_SetPriority+0x4c>)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	0112      	lsls	r2, r2, #4
 800203c:	b2d2      	uxtb	r2, r2
 800203e:	440b      	add	r3, r1
 8002040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002044:	e00a      	b.n	800205c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	b2da      	uxtb	r2, r3
 800204a:	4908      	ldr	r1, [pc, #32]	@ (800206c <__NVIC_SetPriority+0x50>)
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	3b04      	subs	r3, #4
 8002054:	0112      	lsls	r2, r2, #4
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	440b      	add	r3, r1
 800205a:	761a      	strb	r2, [r3, #24]
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	e000e100 	.word	0xe000e100
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002070:	b480      	push	{r7}
 8002072:	b089      	sub	sp, #36	@ 0x24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	f003 0307 	and.w	r3, r3, #7
 8002082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f1c3 0307 	rsb	r3, r3, #7
 800208a:	2b04      	cmp	r3, #4
 800208c:	bf28      	it	cs
 800208e:	2304      	movcs	r3, #4
 8002090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	3304      	adds	r3, #4
 8002096:	2b06      	cmp	r3, #6
 8002098:	d902      	bls.n	80020a0 <NVIC_EncodePriority+0x30>
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	3b03      	subs	r3, #3
 800209e:	e000      	b.n	80020a2 <NVIC_EncodePriority+0x32>
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43da      	mvns	r2, r3
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	401a      	ands	r2, r3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	fa01 f303 	lsl.w	r3, r1, r3
 80020c2:	43d9      	mvns	r1, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c8:	4313      	orrs	r3, r2
         );
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3724      	adds	r7, #36	@ 0x24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
	...

080020d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3b01      	subs	r3, #1
 80020e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020e8:	d301      	bcc.n	80020ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020ea:	2301      	movs	r3, #1
 80020ec:	e00f      	b.n	800210e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002118 <SysTick_Config+0x40>)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3b01      	subs	r3, #1
 80020f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020f6:	210f      	movs	r1, #15
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80020fc:	f7ff ff8e 	bl	800201c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002100:	4b05      	ldr	r3, [pc, #20]	@ (8002118 <SysTick_Config+0x40>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002106:	4b04      	ldr	r3, [pc, #16]	@ (8002118 <SysTick_Config+0x40>)
 8002108:	2207      	movs	r2, #7
 800210a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	e000e010 	.word	0xe000e010

0800211c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ff29 	bl	8001f7c <__NVIC_SetPriorityGrouping>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0
 8002138:	4603      	mov	r3, r0
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	607a      	str	r2, [r7, #4]
 800213e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002144:	f7ff ff3e 	bl	8001fc4 <__NVIC_GetPriorityGrouping>
 8002148:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	68b9      	ldr	r1, [r7, #8]
 800214e:	6978      	ldr	r0, [r7, #20]
 8002150:	f7ff ff8e 	bl	8002070 <NVIC_EncodePriority>
 8002154:	4602      	mov	r2, r0
 8002156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800215a:	4611      	mov	r1, r2
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff ff5d 	bl	800201c <__NVIC_SetPriority>
}
 8002162:	bf00      	nop
 8002164:	3718      	adds	r7, #24
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	4603      	mov	r3, r0
 8002172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff31 	bl	8001fe0 <__NVIC_EnableIRQ>
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b082      	sub	sp, #8
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff ffa2 	bl	80020d8 <SysTick_Config>
 8002194:	4603      	mov	r3, r0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e08d      	b.n	80022ce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	461a      	mov	r2, r3
 80021b8:	4b47      	ldr	r3, [pc, #284]	@ (80022d8 <HAL_DMA_Init+0x138>)
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d80f      	bhi.n	80021de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	461a      	mov	r2, r3
 80021c4:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_DMA_Init+0x13c>)
 80021c6:	4413      	add	r3, r2
 80021c8:	4a45      	ldr	r2, [pc, #276]	@ (80022e0 <HAL_DMA_Init+0x140>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	009a      	lsls	r2, r3, #2
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a42      	ldr	r2, [pc, #264]	@ (80022e4 <HAL_DMA_Init+0x144>)
 80021da:	641a      	str	r2, [r3, #64]	@ 0x40
 80021dc:	e00e      	b.n	80021fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	461a      	mov	r2, r3
 80021e4:	4b40      	ldr	r3, [pc, #256]	@ (80022e8 <HAL_DMA_Init+0x148>)
 80021e6:	4413      	add	r3, r2
 80021e8:	4a3d      	ldr	r2, [pc, #244]	@ (80022e0 <HAL_DMA_Init+0x140>)
 80021ea:	fba2 2303 	umull	r2, r3, r2, r3
 80021ee:	091b      	lsrs	r3, r3, #4
 80021f0:	009a      	lsls	r2, r3, #2
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a3c      	ldr	r2, [pc, #240]	@ (80022ec <HAL_DMA_Init+0x14c>)
 80021fa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002216:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002220:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002238:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	4313      	orrs	r3, r2
 8002244:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f9fa 	bl	8002648 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800225c:	d102      	bne.n	8002264 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800226c:	b2d2      	uxtb	r2, r2
 800226e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002278:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d010      	beq.n	80022a4 <HAL_DMA_Init+0x104>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b04      	cmp	r3, #4
 8002288:	d80c      	bhi.n	80022a4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f000 fa1a 	bl	80026c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	e008      	b.n	80022b6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2201      	movs	r2, #1
 80022c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40020407 	.word	0x40020407
 80022dc:	bffdfff8 	.word	0xbffdfff8
 80022e0:	cccccccd 	.word	0xcccccccd
 80022e4:	40020000 	.word	0x40020000
 80022e8:	bffdfbf8 	.word	0xbffdfbf8
 80022ec:	40020400 	.word	0x40020400

080022f0 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_DMA_Start+0x20>
 800230c:	2302      	movs	r3, #2
 800230e:	e02e      	b.n	800236e <HAL_DMA_Start+0x7e>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2201      	movs	r2, #1
 8002314:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b01      	cmp	r3, #1
 8002322:	d11d      	bne.n	8002360 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2202      	movs	r2, #2
 8002328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f022 0201 	bic.w	r2, r2, #1
 8002340:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	68b9      	ldr	r1, [r7, #8]
 8002348:	68f8      	ldr	r0, [r7, #12]
 800234a:	f000 f93e 	bl	80025ca <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f042 0201 	orr.w	r2, r2, #1
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	e005      	b.n	800236c <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    status = HAL_BUSY;
 8002368:	2302      	movs	r3, #2
 800236a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800236c:	7dfb      	ldrb	r3, [r7, #23]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b086      	sub	sp, #24
 800237a:	af00      	add	r7, sp, #0
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_DMA_Start_IT+0x20>
 8002392:	2302      	movs	r3, #2
 8002394:	e066      	b.n	8002464 <HAL_DMA_Start_IT+0xee>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d155      	bne.n	8002456 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2202      	movs	r2, #2
 80023ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 0201 	bic.w	r2, r2, #1
 80023c6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	68b9      	ldr	r1, [r7, #8]
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f8fb 	bl	80025ca <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d008      	beq.n	80023ee <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f042 020e 	orr.w	r2, r2, #14
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	e00f      	b.n	800240e <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0204 	bic.w	r2, r2, #4
 80023fc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 020a 	orr.w	r2, r2, #10
 800240c:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d007      	beq.n	800242c <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002426:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800242a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002430:	2b00      	cmp	r3, #0
 8002432:	d007      	beq.n	8002444 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800243e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002442:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	e005      	b.n	8002462 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800245e:	2302      	movs	r3, #2
 8002460:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002462:	7dfb      	ldrb	r3, [r7, #23]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002488:	f003 031c 	and.w	r3, r3, #28
 800248c:	2204      	movs	r2, #4
 800248e:	409a      	lsls	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4013      	ands	r3, r2
 8002494:	2b00      	cmp	r3, #0
 8002496:	d026      	beq.n	80024e6 <HAL_DMA_IRQHandler+0x7a>
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d021      	beq.n	80024e6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0320 	and.w	r3, r3, #32
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d107      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0204 	bic.w	r2, r2, #4
 80024be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c4:	f003 021c 	and.w	r2, r3, #28
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024cc:	2104      	movs	r1, #4
 80024ce:	fa01 f202 	lsl.w	r2, r1, r2
 80024d2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d071      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80024e4:	e06c      	b.n	80025c0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ea:	f003 031c 	and.w	r3, r3, #28
 80024ee:	2202      	movs	r2, #2
 80024f0:	409a      	lsls	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d02e      	beq.n	8002558 <HAL_DMA_IRQHandler+0xec>
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d029      	beq.n	8002558 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10b      	bne.n	800252a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f022 020a 	bic.w	r2, r2, #10
 8002520:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252e:	f003 021c 	and.w	r2, r3, #28
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002536:	2102      	movs	r1, #2
 8002538:	fa01 f202 	lsl.w	r2, r1, r2
 800253c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	2b00      	cmp	r3, #0
 800254c:	d038      	beq.n	80025c0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002556:	e033      	b.n	80025c0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255c:	f003 031c 	and.w	r3, r3, #28
 8002560:	2208      	movs	r2, #8
 8002562:	409a      	lsls	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4013      	ands	r3, r2
 8002568:	2b00      	cmp	r3, #0
 800256a:	d02a      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x156>
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	2b00      	cmp	r3, #0
 8002574:	d025      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 020e 	bic.w	r2, r2, #14
 8002584:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	f003 021c 	and.w	r2, r3, #28
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	2101      	movs	r1, #1
 8002594:	fa01 f202 	lsl.w	r2, r1, r2
 8002598:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2201      	movs	r2, #1
 800259e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d004      	beq.n	80025c2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025c0:	bf00      	nop
 80025c2:	bf00      	nop
}
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b085      	sub	sp, #20
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	60f8      	str	r0, [r7, #12]
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025e0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d004      	beq.n	80025f4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80025f2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f8:	f003 021c 	and.w	r2, r3, #28
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002600:	2101      	movs	r1, #1
 8002602:	fa01 f202 	lsl.w	r2, r1, r2
 8002606:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b10      	cmp	r3, #16
 8002616:	d108      	bne.n	800262a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68ba      	ldr	r2, [r7, #8]
 8002626:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002628:	e007      	b.n	800263a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	60da      	str	r2, [r3, #12]
}
 800263a:	bf00      	nop
 800263c:	3714      	adds	r7, #20
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	4b17      	ldr	r3, [pc, #92]	@ (80026b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002658:	429a      	cmp	r2, r3
 800265a:	d80a      	bhi.n	8002672 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002660:	089b      	lsrs	r3, r3, #2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002668:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6493      	str	r3, [r2, #72]	@ 0x48
 8002670:	e007      	b.n	8002682 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	089b      	lsrs	r3, r3, #2
 8002678:	009a      	lsls	r2, r3, #2
 800267a:	4b0f      	ldr	r3, [pc, #60]	@ (80026b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800267c:	4413      	add	r3, r2
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	3b08      	subs	r3, #8
 800268a:	4a0c      	ldr	r2, [pc, #48]	@ (80026bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800268c:	fba2 2303 	umull	r2, r3, r2, r3
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002698:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f003 031f 	and.w	r3, r3, #31
 80026a0:	2201      	movs	r2, #1
 80026a2:	409a      	lsls	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80026a8:	bf00      	nop
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40020407 	.word	0x40020407
 80026b8:	4002081c 	.word	0x4002081c
 80026bc:	cccccccd 	.word	0xcccccccd
 80026c0:	40020880 	.word	0x40020880

080026c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80026d8:	4413      	add	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	461a      	mov	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a08      	ldr	r2, [pc, #32]	@ (8002708 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80026e6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2201      	movs	r2, #1
 80026f2:	409a      	lsls	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80026f8:	bf00      	nop
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	1000823f 	.word	0x1000823f
 8002708:	40020940 	.word	0x40020940

0800270c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800270c:	b480      	push	{r7}
 800270e:	b087      	sub	sp, #28
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800271a:	e166      	b.n	80029ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	2101      	movs	r1, #1
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	fa01 f303 	lsl.w	r3, r1, r3
 8002728:	4013      	ands	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 8158 	beq.w	80029e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 0303 	and.w	r3, r3, #3
 800273c:	2b01      	cmp	r3, #1
 800273e:	d005      	beq.n	800274c <HAL_GPIO_Init+0x40>
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	2b02      	cmp	r3, #2
 800274a:	d130      	bne.n	80027ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	2203      	movs	r2, #3
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	693a      	ldr	r2, [r7, #16]
 8002760:	4013      	ands	r3, r2
 8002762:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002782:	2201      	movs	r2, #1
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43db      	mvns	r3, r3
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	4013      	ands	r3, r2
 8002790:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	091b      	lsrs	r3, r3, #4
 8002798:	f003 0201 	and.w	r2, r3, #1
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d017      	beq.n	80027ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	2203      	movs	r2, #3
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43db      	mvns	r3, r3
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4013      	ands	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d123      	bne.n	800283e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	08da      	lsrs	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3208      	adds	r2, #8
 80027fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002802:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	220f      	movs	r2, #15
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	43db      	mvns	r3, r3
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	4013      	ands	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	691a      	ldr	r2, [r3, #16]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f003 0307 	and.w	r3, r3, #7
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	fa02 f303 	lsl.w	r3, r2, r3
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	08da      	lsrs	r2, r3, #3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3208      	adds	r2, #8
 8002838:	6939      	ldr	r1, [r7, #16]
 800283a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	2203      	movs	r2, #3
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4013      	ands	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f003 0203 	and.w	r2, r3, #3
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	693a      	ldr	r2, [r7, #16]
 8002870:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 80b2 	beq.w	80029e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002880:	4b61      	ldr	r3, [pc, #388]	@ (8002a08 <HAL_GPIO_Init+0x2fc>)
 8002882:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002884:	4a60      	ldr	r2, [pc, #384]	@ (8002a08 <HAL_GPIO_Init+0x2fc>)
 8002886:	f043 0301 	orr.w	r3, r3, #1
 800288a:	6613      	str	r3, [r2, #96]	@ 0x60
 800288c:	4b5e      	ldr	r3, [pc, #376]	@ (8002a08 <HAL_GPIO_Init+0x2fc>)
 800288e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002898:	4a5c      	ldr	r2, [pc, #368]	@ (8002a0c <HAL_GPIO_Init+0x300>)
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	089b      	lsrs	r3, r3, #2
 800289e:	3302      	adds	r3, #2
 80028a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	220f      	movs	r2, #15
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	693a      	ldr	r2, [r7, #16]
 80028b8:	4013      	ands	r3, r2
 80028ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028c2:	d02b      	beq.n	800291c <HAL_GPIO_Init+0x210>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a52      	ldr	r2, [pc, #328]	@ (8002a10 <HAL_GPIO_Init+0x304>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d025      	beq.n	8002918 <HAL_GPIO_Init+0x20c>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a51      	ldr	r2, [pc, #324]	@ (8002a14 <HAL_GPIO_Init+0x308>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d01f      	beq.n	8002914 <HAL_GPIO_Init+0x208>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a50      	ldr	r2, [pc, #320]	@ (8002a18 <HAL_GPIO_Init+0x30c>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d019      	beq.n	8002910 <HAL_GPIO_Init+0x204>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a4f      	ldr	r2, [pc, #316]	@ (8002a1c <HAL_GPIO_Init+0x310>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d013      	beq.n	800290c <HAL_GPIO_Init+0x200>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a4e      	ldr	r2, [pc, #312]	@ (8002a20 <HAL_GPIO_Init+0x314>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d00d      	beq.n	8002908 <HAL_GPIO_Init+0x1fc>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a4d      	ldr	r2, [pc, #308]	@ (8002a24 <HAL_GPIO_Init+0x318>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d007      	beq.n	8002904 <HAL_GPIO_Init+0x1f8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a4c      	ldr	r2, [pc, #304]	@ (8002a28 <HAL_GPIO_Init+0x31c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d101      	bne.n	8002900 <HAL_GPIO_Init+0x1f4>
 80028fc:	2307      	movs	r3, #7
 80028fe:	e00e      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002900:	2308      	movs	r3, #8
 8002902:	e00c      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002904:	2306      	movs	r3, #6
 8002906:	e00a      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002908:	2305      	movs	r3, #5
 800290a:	e008      	b.n	800291e <HAL_GPIO_Init+0x212>
 800290c:	2304      	movs	r3, #4
 800290e:	e006      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002910:	2303      	movs	r3, #3
 8002912:	e004      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002914:	2302      	movs	r3, #2
 8002916:	e002      	b.n	800291e <HAL_GPIO_Init+0x212>
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_GPIO_Init+0x212>
 800291c:	2300      	movs	r3, #0
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	f002 0203 	and.w	r2, r2, #3
 8002924:	0092      	lsls	r2, r2, #2
 8002926:	4093      	lsls	r3, r2
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4313      	orrs	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800292e:	4937      	ldr	r1, [pc, #220]	@ (8002a0c <HAL_GPIO_Init+0x300>)
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	3302      	adds	r3, #2
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800293c:	4b3b      	ldr	r3, [pc, #236]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	43db      	mvns	r3, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002960:	4a32      	ldr	r2, [pc, #200]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002966:	4b31      	ldr	r3, [pc, #196]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800298a:	4a28      	ldr	r2, [pc, #160]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002990:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	43db      	mvns	r3, r3
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	4013      	ands	r3, r2
 800299e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029b4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029ba:	4b1c      	ldr	r3, [pc, #112]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	43db      	mvns	r3, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4013      	ands	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029de:	4a13      	ldr	r2, [pc, #76]	@ (8002a2c <HAL_GPIO_Init+0x320>)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	3301      	adds	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	fa22 f303 	lsr.w	r3, r2, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f47f ae91 	bne.w	800271c <HAL_GPIO_Init+0x10>
  }
}
 80029fa:	bf00      	nop
 80029fc:	bf00      	nop
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	40010000 	.word	0x40010000
 8002a10:	48000400 	.word	0x48000400
 8002a14:	48000800 	.word	0x48000800
 8002a18:	48000c00 	.word	0x48000c00
 8002a1c:	48001000 	.word	0x48001000
 8002a20:	48001400 	.word	0x48001400
 8002a24:	48001800 	.word	0x48001800
 8002a28:	48001c00 	.word	0x48001c00
 8002a2c:	40010400 	.word	0x40010400

08002a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	807b      	strh	r3, [r7, #2]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a40:	787b      	ldrb	r3, [r7, #1]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a46:	887a      	ldrh	r2, [r7, #2]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a4c:	e002      	b.n	8002a54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a54:	bf00      	nop
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr

08002a60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a64:	4b0d      	ldr	r3, [pc, #52]	@ (8002a9c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a70:	d102      	bne.n	8002a78 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a76:	e00b      	b.n	8002a90 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002a78:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <HAL_PWREx_GetVoltageRange+0x3c>)
 8002a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a86:	d102      	bne.n	8002a8e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002a88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a8c:	e000      	b.n	8002a90 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002a8e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40007000 	.word	0x40007000

08002aa0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d141      	bne.n	8002b32 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aae:	4b4b      	ldr	r3, [pc, #300]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aba:	d131      	bne.n	8002b20 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002abc:	4b47      	ldr	r3, [pc, #284]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ac2:	4a46      	ldr	r2, [pc, #280]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ac8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002acc:	4b43      	ldr	r3, [pc, #268]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ad4:	4a41      	ldr	r2, [pc, #260]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ada:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002adc:	4b40      	ldr	r3, [pc, #256]	@ (8002be0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2232      	movs	r2, #50	@ 0x32
 8002ae2:	fb02 f303 	mul.w	r3, r2, r3
 8002ae6:	4a3f      	ldr	r2, [pc, #252]	@ (8002be4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aec:	0c9b      	lsrs	r3, r3, #18
 8002aee:	3301      	adds	r3, #1
 8002af0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af2:	e002      	b.n	8002afa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	3b01      	subs	r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002afa:	4b38      	ldr	r3, [pc, #224]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b06:	d102      	bne.n	8002b0e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f2      	bne.n	8002af4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b0e:	4b33      	ldr	r3, [pc, #204]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b1a:	d158      	bne.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e057      	b.n	8002bd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b20:	4b2e      	ldr	r3, [pc, #184]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b26:	4a2d      	ldr	r2, [pc, #180]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b30:	e04d      	b.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b38:	d141      	bne.n	8002bbe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b3a:	4b28      	ldr	r3, [pc, #160]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b46:	d131      	bne.n	8002bac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b48:	4b24      	ldr	r3, [pc, #144]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b4e:	4a23      	ldr	r2, [pc, #140]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b58:	4b20      	ldr	r3, [pc, #128]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b60:	4a1e      	ldr	r2, [pc, #120]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002b68:	4b1d      	ldr	r3, [pc, #116]	@ (8002be0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2232      	movs	r2, #50	@ 0x32
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	4a1c      	ldr	r2, [pc, #112]	@ (8002be4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b74:	fba2 2303 	umull	r2, r3, r2, r3
 8002b78:	0c9b      	lsrs	r3, r3, #18
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b7e:	e002      	b.n	8002b86 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b86:	4b15      	ldr	r3, [pc, #84]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b92:	d102      	bne.n	8002b9a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1f2      	bne.n	8002b80 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b9a:	4b10      	ldr	r3, [pc, #64]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba6:	d112      	bne.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e011      	b.n	8002bd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bac:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002bbc:	e007      	b.n	8002bce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bbe:	4b07      	ldr	r3, [pc, #28]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bc6:	4a05      	ldr	r2, [pc, #20]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bcc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3714      	adds	r7, #20
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	40007000 	.word	0x40007000
 8002be0:	20040000 	.word	0x20040000
 8002be4:	431bde83 	.word	0x431bde83

08002be8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002bf2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bf6:	6053      	str	r3, [r2, #4]
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40007000 	.word	0x40007000

08002c08 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d102      	bne.n	8002c1c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	f000 bc08 	b.w	800342c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c1c:	4b96      	ldr	r3, [pc, #600]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f003 030c 	and.w	r3, r3, #12
 8002c24:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c26:	4b94      	ldr	r3, [pc, #592]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0310 	and.w	r3, r3, #16
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80e4 	beq.w	8002e06 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d007      	beq.n	8002c54 <HAL_RCC_OscConfig+0x4c>
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	2b0c      	cmp	r3, #12
 8002c48:	f040 808b 	bne.w	8002d62 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	f040 8087 	bne.w	8002d62 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c54:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d005      	beq.n	8002c6c <HAL_RCC_OscConfig+0x64>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e3df      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a1a      	ldr	r2, [r3, #32]
 8002c70:	4b81      	ldr	r3, [pc, #516]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d004      	beq.n	8002c86 <HAL_RCC_OscConfig+0x7e>
 8002c7c:	4b7e      	ldr	r3, [pc, #504]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c84:	e005      	b.n	8002c92 <HAL_RCC_OscConfig+0x8a>
 8002c86:	4b7c      	ldr	r3, [pc, #496]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002c88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d223      	bcs.n	8002cde <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a1b      	ldr	r3, [r3, #32]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fdcc 	bl	8003838 <RCC_SetFlashLatencyFromMSIRange>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e3c0      	b.n	800342c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002caa:	4b73      	ldr	r3, [pc, #460]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a72      	ldr	r2, [pc, #456]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cb0:	f043 0308 	orr.w	r3, r3, #8
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	4b70      	ldr	r3, [pc, #448]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	496d      	ldr	r1, [pc, #436]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cc8:	4b6b      	ldr	r3, [pc, #428]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69db      	ldr	r3, [r3, #28]
 8002cd4:	021b      	lsls	r3, r3, #8
 8002cd6:	4968      	ldr	r1, [pc, #416]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	604b      	str	r3, [r1, #4]
 8002cdc:	e025      	b.n	8002d2a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cde:	4b66      	ldr	r3, [pc, #408]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a65      	ldr	r2, [pc, #404]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002ce4:	f043 0308 	orr.w	r3, r3, #8
 8002ce8:	6013      	str	r3, [r2, #0]
 8002cea:	4b63      	ldr	r3, [pc, #396]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	4960      	ldr	r1, [pc, #384]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cfc:	4b5e      	ldr	r3, [pc, #376]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69db      	ldr	r3, [r3, #28]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	495b      	ldr	r1, [pc, #364]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 fd8c 	bl	8003838 <RCC_SetFlashLatencyFromMSIRange>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e380      	b.n	800342c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d2a:	f000 fcc1 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	4b51      	ldr	r3, [pc, #324]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	4950      	ldr	r1, [pc, #320]	@ (8002e7c <HAL_RCC_OscConfig+0x274>)
 8002d3c:	5ccb      	ldrb	r3, [r1, r3]
 8002d3e:	f003 031f 	and.w	r3, r3, #31
 8002d42:	fa22 f303 	lsr.w	r3, r2, r3
 8002d46:	4a4e      	ldr	r2, [pc, #312]	@ (8002e80 <HAL_RCC_OscConfig+0x278>)
 8002d48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d4a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e84 <HAL_RCC_OscConfig+0x27c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7ff f8b8 	bl	8001ec4 <HAL_InitTick>
 8002d54:	4603      	mov	r3, r0
 8002d56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d052      	beq.n	8002e04 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
 8002d60:	e364      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d032      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d6a:	4b43      	ldr	r3, [pc, #268]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a42      	ldr	r2, [pc, #264]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d76:	f7ff f8f5 	bl	8001f64 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d7c:	e008      	b.n	8002d90 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d7e:	f7ff f8f1 	bl	8001f64 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e34d      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d90:	4b39      	ldr	r3, [pc, #228]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0f0      	beq.n	8002d7e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d9c:	4b36      	ldr	r3, [pc, #216]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a35      	ldr	r2, [pc, #212]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002da2:	f043 0308 	orr.w	r3, r3, #8
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	4b33      	ldr	r3, [pc, #204]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	4930      	ldr	r1, [pc, #192]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dba:	4b2f      	ldr	r3, [pc, #188]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69db      	ldr	r3, [r3, #28]
 8002dc6:	021b      	lsls	r3, r3, #8
 8002dc8:	492b      	ldr	r1, [pc, #172]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	604b      	str	r3, [r1, #4]
 8002dce:	e01a      	b.n	8002e06 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dd0:	4b29      	ldr	r3, [pc, #164]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a28      	ldr	r2, [pc, #160]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ddc:	f7ff f8c2 	bl	8001f64 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002de2:	e008      	b.n	8002df6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002de4:	f7ff f8be 	bl	8001f64 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e31a      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002df6:	4b20      	ldr	r3, [pc, #128]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1f0      	bne.n	8002de4 <HAL_RCC_OscConfig+0x1dc>
 8002e02:	e000      	b.n	8002e06 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d073      	beq.n	8002efa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d005      	beq.n	8002e24 <HAL_RCC_OscConfig+0x21c>
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b0c      	cmp	r3, #12
 8002e1c:	d10e      	bne.n	8002e3c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	2b03      	cmp	r3, #3
 8002e22:	d10b      	bne.n	8002e3c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e24:	4b14      	ldr	r3, [pc, #80]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d063      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x2f0>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d15f      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e2f7      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e44:	d106      	bne.n	8002e54 <HAL_RCC_OscConfig+0x24c>
 8002e46:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a0b      	ldr	r2, [pc, #44]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e025      	b.n	8002ea0 <HAL_RCC_OscConfig+0x298>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e5c:	d114      	bne.n	8002e88 <HAL_RCC_OscConfig+0x280>
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a05      	ldr	r2, [pc, #20]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	4b03      	ldr	r3, [pc, #12]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a02      	ldr	r2, [pc, #8]	@ (8002e78 <HAL_RCC_OscConfig+0x270>)
 8002e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e74:	6013      	str	r3, [r2, #0]
 8002e76:	e013      	b.n	8002ea0 <HAL_RCC_OscConfig+0x298>
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	0800b8e4 	.word	0x0800b8e4
 8002e80:	20040000 	.word	0x20040000
 8002e84:	20040004 	.word	0x20040004
 8002e88:	4ba0      	ldr	r3, [pc, #640]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a9f      	ldr	r2, [pc, #636]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	4b9d      	ldr	r3, [pc, #628]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a9c      	ldr	r2, [pc, #624]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea8:	f7ff f85c 	bl	8001f64 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb0:	f7ff f858 	bl	8001f64 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b64      	cmp	r3, #100	@ 0x64
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e2b4      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ec2:	4b92      	ldr	r3, [pc, #584]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x2a8>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed0:	f7ff f848 	bl	8001f64 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed8:	f7ff f844 	bl	8001f64 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b64      	cmp	r3, #100	@ 0x64
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e2a0      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eea:	4b88      	ldr	r3, [pc, #544]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x2d0>
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d060      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d005      	beq.n	8002f18 <HAL_RCC_OscConfig+0x310>
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	2b0c      	cmp	r3, #12
 8002f10:	d119      	bne.n	8002f46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d116      	bne.n	8002f46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f18:	4b7c      	ldr	r3, [pc, #496]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d005      	beq.n	8002f30 <HAL_RCC_OscConfig+0x328>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e27d      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f30:	4b76      	ldr	r3, [pc, #472]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	061b      	lsls	r3, r3, #24
 8002f3e:	4973      	ldr	r1, [pc, #460]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f44:	e040      	b.n	8002fc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d023      	beq.n	8002f96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a6e      	ldr	r2, [pc, #440]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7ff f803 	bl	8001f64 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f62:	f7fe ffff 	bl	8001f64 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e25b      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f74:	4b65      	ldr	r3, [pc, #404]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f80:	4b62      	ldr	r3, [pc, #392]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	061b      	lsls	r3, r3, #24
 8002f8e:	495f      	ldr	r1, [pc, #380]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	604b      	str	r3, [r1, #4]
 8002f94:	e018      	b.n	8002fc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f96:	4b5d      	ldr	r3, [pc, #372]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a5c      	ldr	r2, [pc, #368]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa2:	f7fe ffdf 	bl	8001f64 <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fa8:	e008      	b.n	8002fbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002faa:	f7fe ffdb 	bl	8001f64 <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d901      	bls.n	8002fbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	e237      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fbc:	4b53      	ldr	r3, [pc, #332]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f0      	bne.n	8002faa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d03c      	beq.n	800304e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01c      	beq.n	8003016 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fe2:	4a4a      	ldr	r2, [pc, #296]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fec:	f7fe ffba 	bl	8001f64 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff4:	f7fe ffb6 	bl	8001f64 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e212      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003006:	4b41      	ldr	r3, [pc, #260]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003008:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0ef      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x3ec>
 8003014:	e01b      	b.n	800304e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003016:	4b3d      	ldr	r3, [pc, #244]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003018:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800301c:	4a3b      	ldr	r2, [pc, #236]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 800301e:	f023 0301 	bic.w	r3, r3, #1
 8003022:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003026:	f7fe ff9d 	bl	8001f64 <HAL_GetTick>
 800302a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800302c:	e008      	b.n	8003040 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800302e:	f7fe ff99 	bl	8001f64 <HAL_GetTick>
 8003032:	4602      	mov	r2, r0
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	1ad3      	subs	r3, r2, r3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e1f5      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003040:	4b32      	ldr	r3, [pc, #200]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1ef      	bne.n	800302e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0304 	and.w	r3, r3, #4
 8003056:	2b00      	cmp	r3, #0
 8003058:	f000 80a6 	beq.w	80031a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800305c:	2300      	movs	r3, #0
 800305e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003060:	4b2a      	ldr	r3, [pc, #168]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10d      	bne.n	8003088 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306c:	4b27      	ldr	r3, [pc, #156]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 800306e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003070:	4a26      	ldr	r2, [pc, #152]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003076:	6593      	str	r3, [r2, #88]	@ 0x58
 8003078:	4b24      	ldr	r3, [pc, #144]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 800307a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003084:	2301      	movs	r3, #1
 8003086:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003088:	4b21      	ldr	r3, [pc, #132]	@ (8003110 <HAL_RCC_OscConfig+0x508>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003090:	2b00      	cmp	r3, #0
 8003092:	d118      	bne.n	80030c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003094:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <HAL_RCC_OscConfig+0x508>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <HAL_RCC_OscConfig+0x508>)
 800309a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800309e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a0:	f7fe ff60 	bl	8001f64 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030a8:	f7fe ff5c 	bl	8001f64 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e1b8      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ba:	4b15      	ldr	r3, [pc, #84]	@ (8003110 <HAL_RCC_OscConfig+0x508>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d108      	bne.n	80030e0 <HAL_RCC_OscConfig+0x4d8>
 80030ce:	4b0f      	ldr	r3, [pc, #60]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 80030d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d4:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030de:	e029      	b.n	8003134 <HAL_RCC_OscConfig+0x52c>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b05      	cmp	r3, #5
 80030e6:	d115      	bne.n	8003114 <HAL_RCC_OscConfig+0x50c>
 80030e8:	4b08      	ldr	r3, [pc, #32]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 80030ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ee:	4a07      	ldr	r2, [pc, #28]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 80030f0:	f043 0304 	orr.w	r3, r3, #4
 80030f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030f8:	4b04      	ldr	r3, [pc, #16]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 80030fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030fe:	4a03      	ldr	r2, [pc, #12]	@ (800310c <HAL_RCC_OscConfig+0x504>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003108:	e014      	b.n	8003134 <HAL_RCC_OscConfig+0x52c>
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
 8003110:	40007000 	.word	0x40007000
 8003114:	4b9d      	ldr	r3, [pc, #628]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311a:	4a9c      	ldr	r2, [pc, #624]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800311c:	f023 0301 	bic.w	r3, r3, #1
 8003120:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003124:	4b99      	ldr	r3, [pc, #612]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800312a:	4a98      	ldr	r2, [pc, #608]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800312c:	f023 0304 	bic.w	r3, r3, #4
 8003130:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d016      	beq.n	800316a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313c:	f7fe ff12 	bl	8001f64 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003142:	e00a      	b.n	800315a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003144:	f7fe ff0e 	bl	8001f64 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003152:	4293      	cmp	r3, r2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e168      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315a:	4b8c      	ldr	r3, [pc, #560]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0ed      	beq.n	8003144 <HAL_RCC_OscConfig+0x53c>
 8003168:	e015      	b.n	8003196 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800316a:	f7fe fefb 	bl	8001f64 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003170:	e00a      	b.n	8003188 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003172:	f7fe fef7 	bl	8001f64 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003180:	4293      	cmp	r3, r2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e151      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003188:	4b80      	ldr	r3, [pc, #512]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800318a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1ed      	bne.n	8003172 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003196:	7ffb      	ldrb	r3, [r7, #31]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d105      	bne.n	80031a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800319c:	4b7b      	ldr	r3, [pc, #492]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800319e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a0:	4a7a      	ldr	r2, [pc, #488]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0320 	and.w	r3, r3, #32
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d03c      	beq.n	800322e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d01c      	beq.n	80031f6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80031bc:	4b73      	ldr	r3, [pc, #460]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031c2:	4a72      	ldr	r2, [pc, #456]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031cc:	f7fe feca 	bl	8001f64 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031d4:	f7fe fec6 	bl	8001f64 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e122      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031e6:	4b69      	ldr	r3, [pc, #420]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0ef      	beq.n	80031d4 <HAL_RCC_OscConfig+0x5cc>
 80031f4:	e01b      	b.n	800322e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031f6:	4b65      	ldr	r3, [pc, #404]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031fc:	4a63      	ldr	r2, [pc, #396]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80031fe:	f023 0301 	bic.w	r3, r3, #1
 8003202:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003206:	f7fe fead 	bl	8001f64 <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800320e:	f7fe fea9 	bl	8001f64 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e105      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003220:	4b5a      	ldr	r3, [pc, #360]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003222:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1ef      	bne.n	800320e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003232:	2b00      	cmp	r3, #0
 8003234:	f000 80f9 	beq.w	800342a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800323c:	2b02      	cmp	r3, #2
 800323e:	f040 80cf 	bne.w	80033e0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003242:	4b52      	ldr	r3, [pc, #328]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	f003 0203 	and.w	r2, r3, #3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003252:	429a      	cmp	r2, r3
 8003254:	d12c      	bne.n	80032b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003260:	3b01      	subs	r3, #1
 8003262:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003264:	429a      	cmp	r2, r3
 8003266:	d123      	bne.n	80032b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003272:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d11b      	bne.n	80032b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003282:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003284:	429a      	cmp	r2, r3
 8003286:	d113      	bne.n	80032b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	3b01      	subs	r3, #1
 8003296:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003298:	429a      	cmp	r2, r3
 800329a:	d109      	bne.n	80032b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	085b      	lsrs	r3, r3, #1
 80032a8:	3b01      	subs	r3, #1
 80032aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d071      	beq.n	8003394 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	2b0c      	cmp	r3, #12
 80032b4:	d068      	beq.n	8003388 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032b6:	4b35      	ldr	r3, [pc, #212]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d105      	bne.n	80032ce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80032c2:	4b32      	ldr	r3, [pc, #200]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e0ac      	b.n	800342c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032d2:	4b2e      	ldr	r3, [pc, #184]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a2d      	ldr	r2, [pc, #180]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80032d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032de:	f7fe fe41 	bl	8001f64 <HAL_GetTick>
 80032e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e6:	f7fe fe3d 	bl	8001f64 <HAL_GetTick>
 80032ea:	4602      	mov	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e099      	b.n	800342c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032f8:	4b24      	ldr	r3, [pc, #144]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1f0      	bne.n	80032e6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003304:	4b21      	ldr	r3, [pc, #132]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003306:	68da      	ldr	r2, [r3, #12]
 8003308:	4b21      	ldr	r3, [pc, #132]	@ (8003390 <HAL_RCC_OscConfig+0x788>)
 800330a:	4013      	ands	r3, r2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003314:	3a01      	subs	r2, #1
 8003316:	0112      	lsls	r2, r2, #4
 8003318:	4311      	orrs	r1, r2
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800331e:	0212      	lsls	r2, r2, #8
 8003320:	4311      	orrs	r1, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003326:	0852      	lsrs	r2, r2, #1
 8003328:	3a01      	subs	r2, #1
 800332a:	0552      	lsls	r2, r2, #21
 800332c:	4311      	orrs	r1, r2
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003332:	0852      	lsrs	r2, r2, #1
 8003334:	3a01      	subs	r2, #1
 8003336:	0652      	lsls	r2, r2, #25
 8003338:	4311      	orrs	r1, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800333e:	06d2      	lsls	r2, r2, #27
 8003340:	430a      	orrs	r2, r1
 8003342:	4912      	ldr	r1, [pc, #72]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003344:	4313      	orrs	r3, r2
 8003346:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003348:	4b10      	ldr	r3, [pc, #64]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a0f      	ldr	r2, [pc, #60]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800334e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003352:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003354:	4b0d      	ldr	r3, [pc, #52]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	4a0c      	ldr	r2, [pc, #48]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800335a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800335e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003360:	f7fe fe00 	bl	8001f64 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003368:	f7fe fdfc 	bl	8001f64 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e058      	b.n	800342c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800337a:	4b04      	ldr	r3, [pc, #16]	@ (800338c <HAL_RCC_OscConfig+0x784>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d0f0      	beq.n	8003368 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003386:	e050      	b.n	800342a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e04f      	b.n	800342c <HAL_RCC_OscConfig+0x824>
 800338c:	40021000 	.word	0x40021000
 8003390:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003394:	4b27      	ldr	r3, [pc, #156]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d144      	bne.n	800342a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033a0:	4b24      	ldr	r3, [pc, #144]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a23      	ldr	r2, [pc, #140]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033ac:	4b21      	ldr	r3, [pc, #132]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	4a20      	ldr	r2, [pc, #128]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033b8:	f7fe fdd4 	bl	8001f64 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c0:	f7fe fdd0 	bl	8001f64 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e02c      	b.n	800342c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d2:	4b18      	ldr	r3, [pc, #96]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x7b8>
 80033de:	e024      	b.n	800342a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	2b0c      	cmp	r3, #12
 80033e4:	d01f      	beq.n	8003426 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e6:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a12      	ldr	r2, [pc, #72]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 80033ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f2:	f7fe fdb7 	bl	8001f64 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fa:	f7fe fdb3 	bl	8001f64 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e00f      	b.n	800342c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800340c:	4b09      	ldr	r3, [pc, #36]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1f0      	bne.n	80033fa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003418:	4b06      	ldr	r3, [pc, #24]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 800341a:	68da      	ldr	r2, [r3, #12]
 800341c:	4905      	ldr	r1, [pc, #20]	@ (8003434 <HAL_RCC_OscConfig+0x82c>)
 800341e:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <HAL_RCC_OscConfig+0x830>)
 8003420:	4013      	ands	r3, r2
 8003422:	60cb      	str	r3, [r1, #12]
 8003424:	e001      	b.n	800342a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3720      	adds	r7, #32
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}
 8003434:	40021000 	.word	0x40021000
 8003438:	feeefffc 	.word	0xfeeefffc

0800343c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b086      	sub	sp, #24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d101      	bne.n	8003454 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e11d      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003454:	4b90      	ldr	r3, [pc, #576]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 030f 	and.w	r3, r3, #15
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d910      	bls.n	8003484 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003462:	4b8d      	ldr	r3, [pc, #564]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f023 020f 	bic.w	r2, r3, #15
 800346a:	498b      	ldr	r1, [pc, #556]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	4313      	orrs	r3, r2
 8003470:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003472:	4b89      	ldr	r3, [pc, #548]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	429a      	cmp	r2, r3
 800347e:	d001      	beq.n	8003484 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e105      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d010      	beq.n	80034b2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	4b81      	ldr	r3, [pc, #516]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800349c:	429a      	cmp	r2, r3
 800349e:	d908      	bls.n	80034b2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034a0:	4b7e      	ldr	r3, [pc, #504]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	497b      	ldr	r1, [pc, #492]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d079      	beq.n	80035b2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	2b03      	cmp	r3, #3
 80034c4:	d11e      	bne.n	8003504 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c6:	4b75      	ldr	r3, [pc, #468]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d101      	bne.n	80034d6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0dc      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80034d6:	f000 fa09 	bl	80038ec <RCC_GetSysClockFreqFromPLLSource>
 80034da:	4603      	mov	r3, r0
 80034dc:	4a70      	ldr	r2, [pc, #448]	@ (80036a0 <HAL_RCC_ClockConfig+0x264>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d946      	bls.n	8003570 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80034e2:	4b6e      	ldr	r3, [pc, #440]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d140      	bne.n	8003570 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034ee:	4b6b      	ldr	r3, [pc, #428]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034f6:	4a69      	ldr	r2, [pc, #420]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80034f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034fe:	2380      	movs	r3, #128	@ 0x80
 8003500:	617b      	str	r3, [r7, #20]
 8003502:	e035      	b.n	8003570 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	2b02      	cmp	r3, #2
 800350a:	d107      	bne.n	800351c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800350c:	4b63      	ldr	r3, [pc, #396]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d115      	bne.n	8003544 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e0b9      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d107      	bne.n	8003534 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003524:	4b5d      	ldr	r3, [pc, #372]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0302 	and.w	r3, r3, #2
 800352c:	2b00      	cmp	r3, #0
 800352e:	d109      	bne.n	8003544 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e0ad      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003534:	4b59      	ldr	r3, [pc, #356]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e0a5      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003544:	f000 f8b4 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003548:	4603      	mov	r3, r0
 800354a:	4a55      	ldr	r2, [pc, #340]	@ (80036a0 <HAL_RCC_ClockConfig+0x264>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d90f      	bls.n	8003570 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003550:	4b52      	ldr	r3, [pc, #328]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d109      	bne.n	8003570 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800355c:	4b4f      	ldr	r3, [pc, #316]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003564:	4a4d      	ldr	r2, [pc, #308]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800356a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800356c:	2380      	movs	r3, #128	@ 0x80
 800356e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003570:	4b4a      	ldr	r3, [pc, #296]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f023 0203 	bic.w	r2, r3, #3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	4947      	ldr	r1, [pc, #284]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800357e:	4313      	orrs	r3, r2
 8003580:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003582:	f7fe fcef 	bl	8001f64 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003588:	e00a      	b.n	80035a0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358a:	f7fe fceb 	bl	8001f64 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003598:	4293      	cmp	r3, r2
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e077      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a0:	4b3e      	ldr	r3, [pc, #248]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f003 020c 	and.w	r2, r3, #12
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d1eb      	bne.n	800358a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2b80      	cmp	r3, #128	@ 0x80
 80035b6:	d105      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80035b8:	4b38      	ldr	r3, [pc, #224]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	4a37      	ldr	r2, [pc, #220]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035c2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d010      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	4b31      	ldr	r3, [pc, #196]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035dc:	429a      	cmp	r2, r3
 80035de:	d208      	bcs.n	80035f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035e0:	4b2e      	ldr	r3, [pc, #184]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	492b      	ldr	r1, [pc, #172]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035f2:	4b29      	ldr	r3, [pc, #164]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 030f 	and.w	r3, r3, #15
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d210      	bcs.n	8003622 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003600:	4b25      	ldr	r3, [pc, #148]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f023 020f 	bic.w	r2, r3, #15
 8003608:	4923      	ldr	r1, [pc, #140]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	4313      	orrs	r3, r2
 800360e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003610:	4b21      	ldr	r3, [pc, #132]	@ (8003698 <HAL_RCC_ClockConfig+0x25c>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 030f 	and.w	r3, r3, #15
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d001      	beq.n	8003622 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e036      	b.n	8003690 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b00      	cmp	r3, #0
 800362c:	d008      	beq.n	8003640 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800362e:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	4918      	ldr	r1, [pc, #96]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800363c:	4313      	orrs	r3, r2
 800363e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0308 	and.w	r3, r3, #8
 8003648:	2b00      	cmp	r3, #0
 800364a:	d009      	beq.n	8003660 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800364c:	4b13      	ldr	r3, [pc, #76]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	4910      	ldr	r1, [pc, #64]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 800365c:	4313      	orrs	r3, r2
 800365e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003660:	f000 f826 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8003664:	4602      	mov	r2, r0
 8003666:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <HAL_RCC_ClockConfig+0x260>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	091b      	lsrs	r3, r3, #4
 800366c:	f003 030f 	and.w	r3, r3, #15
 8003670:	490c      	ldr	r1, [pc, #48]	@ (80036a4 <HAL_RCC_ClockConfig+0x268>)
 8003672:	5ccb      	ldrb	r3, [r1, r3]
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
 800367c:	4a0a      	ldr	r2, [pc, #40]	@ (80036a8 <HAL_RCC_ClockConfig+0x26c>)
 800367e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003680:	4b0a      	ldr	r3, [pc, #40]	@ (80036ac <HAL_RCC_ClockConfig+0x270>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4618      	mov	r0, r3
 8003686:	f7fe fc1d 	bl	8001ec4 <HAL_InitTick>
 800368a:	4603      	mov	r3, r0
 800368c:	73fb      	strb	r3, [r7, #15]

  return status;
 800368e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3718      	adds	r7, #24
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	40022000 	.word	0x40022000
 800369c:	40021000 	.word	0x40021000
 80036a0:	04c4b400 	.word	0x04c4b400
 80036a4:	0800b8e4 	.word	0x0800b8e4
 80036a8:	20040000 	.word	0x20040000
 80036ac:	20040004 	.word	0x20040004

080036b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b089      	sub	sp, #36	@ 0x24
 80036b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	2300      	movs	r3, #0
 80036bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036be:	4b3e      	ldr	r3, [pc, #248]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f003 030c 	and.w	r3, r3, #12
 80036c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036c8:	4b3b      	ldr	r3, [pc, #236]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_RCC_GetSysClockFreq+0x34>
 80036d8:	693b      	ldr	r3, [r7, #16]
 80036da:	2b0c      	cmp	r3, #12
 80036dc:	d121      	bne.n	8003722 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d11e      	bne.n	8003722 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80036e4:	4b34      	ldr	r3, [pc, #208]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d107      	bne.n	8003700 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036f0:	4b31      	ldr	r3, [pc, #196]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80036f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f6:	0a1b      	lsrs	r3, r3, #8
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	61fb      	str	r3, [r7, #28]
 80036fe:	e005      	b.n	800370c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003700:	4b2d      	ldr	r3, [pc, #180]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800370c:	4a2b      	ldr	r2, [pc, #172]	@ (80037bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003714:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d10d      	bne.n	8003738 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003720:	e00a      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d102      	bne.n	800372e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003728:	4b25      	ldr	r3, [pc, #148]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800372a:	61bb      	str	r3, [r7, #24]
 800372c:	e004      	b.n	8003738 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	2b08      	cmp	r3, #8
 8003732:	d101      	bne.n	8003738 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003734:	4b23      	ldr	r3, [pc, #140]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003736:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	2b0c      	cmp	r3, #12
 800373c:	d134      	bne.n	80037a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800373e:	4b1e      	ldr	r3, [pc, #120]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	f003 0303 	and.w	r3, r3, #3
 8003746:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d003      	beq.n	8003756 <HAL_RCC_GetSysClockFreq+0xa6>
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	2b03      	cmp	r3, #3
 8003752:	d003      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0xac>
 8003754:	e005      	b.n	8003762 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003756:	4b1a      	ldr	r3, [pc, #104]	@ (80037c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003758:	617b      	str	r3, [r7, #20]
      break;
 800375a:	e005      	b.n	8003768 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800375c:	4b19      	ldr	r3, [pc, #100]	@ (80037c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800375e:	617b      	str	r3, [r7, #20]
      break;
 8003760:	e002      	b.n	8003768 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	617b      	str	r3, [r7, #20]
      break;
 8003766:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003768:	4b13      	ldr	r3, [pc, #76]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	091b      	lsrs	r3, r3, #4
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	3301      	adds	r3, #1
 8003774:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003776:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	0a1b      	lsrs	r3, r3, #8
 800377c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	fb03 f202 	mul.w	r2, r3, r2
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	fbb2 f3f3 	udiv	r3, r2, r3
 800378c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800378e:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	0e5b      	lsrs	r3, r3, #25
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	3301      	adds	r3, #1
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037a8:	69bb      	ldr	r3, [r7, #24]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3724      	adds	r7, #36	@ 0x24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
 80037b6:	bf00      	nop
 80037b8:	40021000 	.word	0x40021000
 80037bc:	0800b8fc 	.word	0x0800b8fc
 80037c0:	00f42400 	.word	0x00f42400
 80037c4:	007a1200 	.word	0x007a1200

080037c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037c8:	b480      	push	{r7}
 80037ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037cc:	4b03      	ldr	r3, [pc, #12]	@ (80037dc <HAL_RCC_GetHCLKFreq+0x14>)
 80037ce:	681b      	ldr	r3, [r3, #0]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	20040000 	.word	0x20040000

080037e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80037e4:	f7ff fff0 	bl	80037c8 <HAL_RCC_GetHCLKFreq>
 80037e8:	4602      	mov	r2, r0
 80037ea:	4b06      	ldr	r3, [pc, #24]	@ (8003804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	0a1b      	lsrs	r3, r3, #8
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	4904      	ldr	r1, [pc, #16]	@ (8003808 <HAL_RCC_GetPCLK1Freq+0x28>)
 80037f6:	5ccb      	ldrb	r3, [r1, r3]
 80037f8:	f003 031f 	and.w	r3, r3, #31
 80037fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003800:	4618      	mov	r0, r3
 8003802:	bd80      	pop	{r7, pc}
 8003804:	40021000 	.word	0x40021000
 8003808:	0800b8f4 	.word	0x0800b8f4

0800380c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003810:	f7ff ffda 	bl	80037c8 <HAL_RCC_GetHCLKFreq>
 8003814:	4602      	mov	r2, r0
 8003816:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	0adb      	lsrs	r3, r3, #11
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	4904      	ldr	r1, [pc, #16]	@ (8003834 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003822:	5ccb      	ldrb	r3, [r1, r3]
 8003824:	f003 031f 	and.w	r3, r3, #31
 8003828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800382c:	4618      	mov	r0, r3
 800382e:	bd80      	pop	{r7, pc}
 8003830:	40021000 	.word	0x40021000
 8003834:	0800b8f4 	.word	0x0800b8f4

08003838 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003840:	2300      	movs	r3, #0
 8003842:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003844:	4b27      	ldr	r3, [pc, #156]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d003      	beq.n	8003858 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003850:	f7ff f906 	bl	8002a60 <HAL_PWREx_GetVoltageRange>
 8003854:	6178      	str	r0, [r7, #20]
 8003856:	e014      	b.n	8003882 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003858:	4b22      	ldr	r3, [pc, #136]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800385a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385c:	4a21      	ldr	r2, [pc, #132]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800385e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003862:	6593      	str	r3, [r2, #88]	@ 0x58
 8003864:	4b1f      	ldr	r3, [pc, #124]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003870:	f7ff f8f6 	bl	8002a60 <HAL_PWREx_GetVoltageRange>
 8003874:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003876:	4b1b      	ldr	r3, [pc, #108]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387a:	4a1a      	ldr	r2, [pc, #104]	@ (80038e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800387c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003880:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003888:	d10b      	bne.n	80038a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b80      	cmp	r3, #128	@ 0x80
 800388e:	d913      	bls.n	80038b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2ba0      	cmp	r3, #160	@ 0xa0
 8003894:	d902      	bls.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003896:	2302      	movs	r3, #2
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	e00d      	b.n	80038b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800389c:	2301      	movs	r3, #1
 800389e:	613b      	str	r3, [r7, #16]
 80038a0:	e00a      	b.n	80038b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80038a6:	d902      	bls.n	80038ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80038a8:	2302      	movs	r3, #2
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	e004      	b.n	80038b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b70      	cmp	r3, #112	@ 0x70
 80038b2:	d101      	bne.n	80038b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038b4:	2301      	movs	r3, #1
 80038b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038b8:	4b0b      	ldr	r3, [pc, #44]	@ (80038e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f023 020f 	bic.w	r2, r3, #15
 80038c0:	4909      	ldr	r1, [pc, #36]	@ (80038e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038c8:	4b07      	ldr	r3, [pc, #28]	@ (80038e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d001      	beq.n	80038da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e000      	b.n	80038dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40021000 	.word	0x40021000
 80038e8:	40022000 	.word	0x40022000

080038ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b087      	sub	sp, #28
 80038f0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038f2:	4b2d      	ldr	r3, [pc, #180]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2b03      	cmp	r3, #3
 8003900:	d00b      	beq.n	800391a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2b03      	cmp	r3, #3
 8003906:	d825      	bhi.n	8003954 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d008      	beq.n	8003920 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2b02      	cmp	r3, #2
 8003912:	d11f      	bne.n	8003954 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003914:	4b25      	ldr	r3, [pc, #148]	@ (80039ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003916:	613b      	str	r3, [r7, #16]
    break;
 8003918:	e01f      	b.n	800395a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800391a:	4b25      	ldr	r3, [pc, #148]	@ (80039b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800391c:	613b      	str	r3, [r7, #16]
    break;
 800391e:	e01c      	b.n	800395a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003920:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0308 	and.w	r3, r3, #8
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800392c:	4b1e      	ldr	r3, [pc, #120]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800392e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003932:	0a1b      	lsrs	r3, r3, #8
 8003934:	f003 030f 	and.w	r3, r3, #15
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	e005      	b.n	8003948 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800393c:	4b1a      	ldr	r3, [pc, #104]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	f003 030f 	and.w	r3, r3, #15
 8003946:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003948:	4a1a      	ldr	r2, [pc, #104]	@ (80039b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003950:	613b      	str	r3, [r7, #16]
    break;
 8003952:	e002      	b.n	800395a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003954:	2300      	movs	r3, #0
 8003956:	613b      	str	r3, [r7, #16]
    break;
 8003958:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800395a:	4b13      	ldr	r3, [pc, #76]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	f003 030f 	and.w	r3, r3, #15
 8003964:	3301      	adds	r3, #1
 8003966:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003968:	4b0f      	ldr	r3, [pc, #60]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	0a1b      	lsrs	r3, r3, #8
 800396e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	fb03 f202 	mul.w	r2, r3, r2
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	fbb2 f3f3 	udiv	r3, r2, r3
 800397e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003980:	4b09      	ldr	r3, [pc, #36]	@ (80039a8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	0e5b      	lsrs	r3, r3, #25
 8003986:	f003 0303 	and.w	r3, r3, #3
 800398a:	3301      	adds	r3, #1
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	fbb2 f3f3 	udiv	r3, r2, r3
 8003998:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800399a:	683b      	ldr	r3, [r7, #0]
}
 800399c:	4618      	mov	r0, r3
 800399e:	371c      	adds	r7, #28
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr
 80039a8:	40021000 	.word	0x40021000
 80039ac:	00f42400 	.word	0x00f42400
 80039b0:	007a1200 	.word	0x007a1200
 80039b4:	0800b8fc 	.word	0x0800b8fc

080039b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039c0:	2300      	movs	r3, #0
 80039c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80039c4:	2300      	movs	r3, #0
 80039c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d040      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039d8:	2b80      	cmp	r3, #128	@ 0x80
 80039da:	d02a      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039dc:	2b80      	cmp	r3, #128	@ 0x80
 80039de:	d825      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039e0:	2b60      	cmp	r3, #96	@ 0x60
 80039e2:	d026      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80039e4:	2b60      	cmp	r3, #96	@ 0x60
 80039e6:	d821      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039e8:	2b40      	cmp	r3, #64	@ 0x40
 80039ea:	d006      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x42>
 80039ec:	2b40      	cmp	r3, #64	@ 0x40
 80039ee:	d81d      	bhi.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x74>
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d009      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80039f4:	2b20      	cmp	r3, #32
 80039f6:	d010      	beq.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80039f8:	e018      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039fa:	4b89      	ldr	r3, [pc, #548]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	4a88      	ldr	r2, [pc, #544]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a04:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a06:	e015      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	3304      	adds	r3, #4
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f000 fb02 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003a14:	4603      	mov	r3, r0
 8003a16:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a18:	e00c      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3320      	adds	r3, #32
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f000 fbed 	bl	8004200 <RCCEx_PLLSAI2_Config>
 8003a26:	4603      	mov	r3, r0
 8003a28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a2a:	e003      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	74fb      	strb	r3, [r7, #19]
      break;
 8003a30:	e000      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003a32:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a34:	7cfb      	ldrb	r3, [r7, #19]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10b      	bne.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a3a:	4b79      	ldr	r3, [pc, #484]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a40:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003a48:	4975      	ldr	r1, [pc, #468]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003a50:	e001      	b.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a52:	7cfb      	ldrb	r3, [r7, #19]
 8003a54:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d047      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6a:	d030      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a70:	d82a      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a76:	d02a      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003a78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a7c:	d824      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a82:	d008      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a88:	d81e      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003a8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a92:	d010      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a94:	e018      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a96:	4b62      	ldr	r3, [pc, #392]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	4a61      	ldr	r2, [pc, #388]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003aa2:	e015      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3304      	adds	r3, #4
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f000 fab4 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ab4:	e00c      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	3320      	adds	r3, #32
 8003aba:	2100      	movs	r1, #0
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 fb9f 	bl	8004200 <RCCEx_PLLSAI2_Config>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ac6:	e003      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	74fb      	strb	r3, [r7, #19]
      break;
 8003acc:	e000      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003ace:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d10b      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ad6:	4b52      	ldr	r3, [pc, #328]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ad8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003adc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae4:	494e      	ldr	r1, [pc, #312]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003aec:	e001      	b.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aee:	7cfb      	ldrb	r3, [r7, #19]
 8003af0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 809f 	beq.w	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b00:	2300      	movs	r3, #0
 8003b02:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b04:	4b46      	ldr	r3, [pc, #280]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003b10:	2301      	movs	r3, #1
 8003b12:	e000      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003b14:	2300      	movs	r3, #0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00d      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b1a:	4b41      	ldr	r3, [pc, #260]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1e:	4a40      	ldr	r2, [pc, #256]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b26:	4b3e      	ldr	r3, [pc, #248]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b32:	2301      	movs	r3, #1
 8003b34:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b36:	4b3b      	ldr	r3, [pc, #236]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b42:	f7fe fa0f 	bl	8001f64 <HAL_GetTick>
 8003b46:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b48:	e009      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4a:	f7fe fa0b 	bl	8001f64 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	2b02      	cmp	r3, #2
 8003b56:	d902      	bls.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	74fb      	strb	r3, [r7, #19]
        break;
 8003b5c:	e005      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b5e:	4b31      	ldr	r3, [pc, #196]	@ (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0ef      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d15b      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b70:	4b2b      	ldr	r3, [pc, #172]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b7a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d01f      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d019      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b8e:	4b24      	ldr	r3, [pc, #144]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b98:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b9a:	4b21      	ldr	r3, [pc, #132]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba0:	4a1f      	ldr	r2, [pc, #124]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003baa:	4b1d      	ldr	r3, [pc, #116]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bba:	4a19      	ldr	r2, [pc, #100]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d016      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fe f9ca 	bl	8001f64 <HAL_GetTick>
 8003bd0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd2:	e00b      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd4:	f7fe f9c6 	bl	8001f64 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d902      	bls.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	74fb      	strb	r3, [r7, #19]
            break;
 8003bea:	e006      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bec:	4b0c      	ldr	r3, [pc, #48]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d0ec      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003bfa:	7cfb      	ldrb	r3, [r7, #19]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10c      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c00:	4b07      	ldr	r3, [pc, #28]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c06:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c10:	4903      	ldr	r1, [pc, #12]	@ (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c18:	e008      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c1a:	7cfb      	ldrb	r3, [r7, #19]
 8003c1c:	74bb      	strb	r3, [r7, #18]
 8003c1e:	e005      	b.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003c20:	40021000 	.word	0x40021000
 8003c24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c28:	7cfb      	ldrb	r3, [r7, #19]
 8003c2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c2c:	7c7b      	ldrb	r3, [r7, #17]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d105      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c32:	4ba0      	ldr	r3, [pc, #640]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c36:	4a9f      	ldr	r2, [pc, #636]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c3c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00a      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c4a:	4b9a      	ldr	r3, [pc, #616]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c50:	f023 0203 	bic.w	r2, r3, #3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c58:	4996      	ldr	r1, [pc, #600]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00a      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c6c:	4b91      	ldr	r3, [pc, #580]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c72:	f023 020c 	bic.w	r2, r3, #12
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7a:	498e      	ldr	r1, [pc, #568]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00a      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c8e:	4b89      	ldr	r3, [pc, #548]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c94:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9c:	4985      	ldr	r1, [pc, #532]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 0308 	and.w	r3, r3, #8
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00a      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cb0:	4b80      	ldr	r3, [pc, #512]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cb6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cbe:	497d      	ldr	r1, [pc, #500]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0310 	and.w	r3, r3, #16
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00a      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cd2:	4b78      	ldr	r3, [pc, #480]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce0:	4974      	ldr	r1, [pc, #464]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0320 	and.w	r3, r3, #32
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00a      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cf4:	4b6f      	ldr	r3, [pc, #444]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d02:	496c      	ldr	r1, [pc, #432]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d04:	4313      	orrs	r3, r2
 8003d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d00a      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d16:	4b67      	ldr	r3, [pc, #412]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d24:	4963      	ldr	r1, [pc, #396]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d00a      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d38:	4b5e      	ldr	r3, [pc, #376]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d46:	495b      	ldr	r1, [pc, #364]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d5a:	4b56      	ldr	r3, [pc, #344]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d60:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d68:	4952      	ldr	r1, [pc, #328]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d00a      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d7c:	4b4d      	ldr	r3, [pc, #308]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d82:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d8a:	494a      	ldr	r1, [pc, #296]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d00a      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d9e:	4b45      	ldr	r3, [pc, #276]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dac:	4941      	ldr	r1, [pc, #260]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d00a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003dc0:	4b3c      	ldr	r3, [pc, #240]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dc6:	f023 0203 	bic.w	r2, r3, #3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dce:	4939      	ldr	r1, [pc, #228]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d028      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003de2:	4b34      	ldr	r3, [pc, #208]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003df0:	4930      	ldr	r1, [pc, #192]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dfc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e00:	d106      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e02:	4b2c      	ldr	r3, [pc, #176]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	4a2b      	ldr	r2, [pc, #172]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e0c:	60d3      	str	r3, [r2, #12]
 8003e0e:	e011      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e18:	d10c      	bne.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	2101      	movs	r1, #1
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 f8f9 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003e26:	4603      	mov	r3, r0
 8003e28:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e2a:	7cfb      	ldrb	r3, [r7, #19]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003e30:	7cfb      	ldrb	r3, [r7, #19]
 8003e32:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d04d      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e48:	d108      	bne.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e50:	4a18      	ldr	r2, [pc, #96]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e56:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003e5a:	e012      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003e5c:	4b15      	ldr	r3, [pc, #84]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e62:	4a14      	ldr	r2, [pc, #80]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e68:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003e6c:	4b11      	ldr	r3, [pc, #68]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e7a:	490e      	ldr	r1, [pc, #56]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e8a:	d106      	bne.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e8c:	4b09      	ldr	r3, [pc, #36]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	4a08      	ldr	r2, [pc, #32]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e96:	60d3      	str	r3, [r2, #12]
 8003e98:	e020      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ea2:	d109      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ea4:	4b03      	ldr	r3, [pc, #12]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	4a02      	ldr	r2, [pc, #8]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003eaa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eae:	60d3      	str	r3, [r2, #12]
 8003eb0:	e014      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ebc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ec0:	d10c      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 f8a5 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ed2:	7cfb      	ldrb	r3, [r7, #19]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003ed8:	7cfb      	ldrb	r3, [r7, #19]
 8003eda:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d028      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ee8:	4b4a      	ldr	r3, [pc, #296]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ef6:	4947      	ldr	r1, [pc, #284]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f06:	d106      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f08:	4b42      	ldr	r3, [pc, #264]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4a41      	ldr	r2, [pc, #260]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f12:	60d3      	str	r3, [r2, #12]
 8003f14:	e011      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f1e:	d10c      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3304      	adds	r3, #4
 8003f24:	2101      	movs	r1, #1
 8003f26:	4618      	mov	r0, r3
 8003f28:	f000 f876 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f30:	7cfb      	ldrb	r3, [r7, #19]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003f36:	7cfb      	ldrb	r3, [r7, #19]
 8003f38:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d01e      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f46:	4b33      	ldr	r3, [pc, #204]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f4c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f56:	492f      	ldr	r1, [pc, #188]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	3304      	adds	r3, #4
 8003f6e:	2102      	movs	r1, #2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f000 f851 	bl	8004018 <RCCEx_PLLSAI1_Config>
 8003f76:	4603      	mov	r3, r0
 8003f78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f7a:	7cfb      	ldrb	r3, [r7, #19]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003f80:	7cfb      	ldrb	r3, [r7, #19]
 8003f82:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00b      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f90:	4b20      	ldr	r3, [pc, #128]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f96:	f023 0204 	bic.w	r2, r3, #4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003fa0:	491c      	ldr	r1, [pc, #112]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00b      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003fb4:	4b17      	ldr	r3, [pc, #92]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fba:	f023 0218 	bic.w	r2, r3, #24
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc4:	4913      	ldr	r1, [pc, #76]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d017      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fe8:	490a      	ldr	r1, [pc, #40]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ff6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ffa:	d105      	bne.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ffc:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	4a04      	ldr	r2, [pc, #16]	@ (8004014 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004002:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004006:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004008:	7cbb      	ldrb	r3, [r7, #18]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	40021000 	.word	0x40021000

08004018 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004026:	4b72      	ldr	r3, [pc, #456]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00e      	beq.n	8004050 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004032:	4b6f      	ldr	r3, [pc, #444]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	f003 0203 	and.w	r2, r3, #3
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d103      	bne.n	800404a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
       ||
 8004046:	2b00      	cmp	r3, #0
 8004048:	d142      	bne.n	80040d0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	73fb      	strb	r3, [r7, #15]
 800404e:	e03f      	b.n	80040d0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2b03      	cmp	r3, #3
 8004056:	d018      	beq.n	800408a <RCCEx_PLLSAI1_Config+0x72>
 8004058:	2b03      	cmp	r3, #3
 800405a:	d825      	bhi.n	80040a8 <RCCEx_PLLSAI1_Config+0x90>
 800405c:	2b01      	cmp	r3, #1
 800405e:	d002      	beq.n	8004066 <RCCEx_PLLSAI1_Config+0x4e>
 8004060:	2b02      	cmp	r3, #2
 8004062:	d009      	beq.n	8004078 <RCCEx_PLLSAI1_Config+0x60>
 8004064:	e020      	b.n	80040a8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004066:	4b62      	ldr	r3, [pc, #392]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11d      	bne.n	80040ae <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004076:	e01a      	b.n	80040ae <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004078:	4b5d      	ldr	r3, [pc, #372]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004080:	2b00      	cmp	r3, #0
 8004082:	d116      	bne.n	80040b2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004088:	e013      	b.n	80040b2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800408a:	4b59      	ldr	r3, [pc, #356]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d10f      	bne.n	80040b6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004096:	4b56      	ldr	r3, [pc, #344]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d109      	bne.n	80040b6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040a6:	e006      	b.n	80040b6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	73fb      	strb	r3, [r7, #15]
      break;
 80040ac:	e004      	b.n	80040b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80040ae:	bf00      	nop
 80040b0:	e002      	b.n	80040b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80040b2:	bf00      	nop
 80040b4:	e000      	b.n	80040b8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80040b6:	bf00      	nop
    }

    if(status == HAL_OK)
 80040b8:	7bfb      	ldrb	r3, [r7, #15]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d108      	bne.n	80040d0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80040be:	4b4c      	ldr	r3, [pc, #304]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	f023 0203 	bic.w	r2, r3, #3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4949      	ldr	r1, [pc, #292]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80040d0:	7bfb      	ldrb	r3, [r7, #15]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f040 8086 	bne.w	80041e4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040d8:	4b45      	ldr	r3, [pc, #276]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a44      	ldr	r2, [pc, #272]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e4:	f7fd ff3e 	bl	8001f64 <HAL_GetTick>
 80040e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040ea:	e009      	b.n	8004100 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040ec:	f7fd ff3a 	bl	8001f64 <HAL_GetTick>
 80040f0:	4602      	mov	r2, r0
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d902      	bls.n	8004100 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80040fa:	2303      	movs	r3, #3
 80040fc:	73fb      	strb	r3, [r7, #15]
        break;
 80040fe:	e005      	b.n	800410c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004100:	4b3b      	ldr	r3, [pc, #236]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1ef      	bne.n	80040ec <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d168      	bne.n	80041e4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d113      	bne.n	8004140 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004118:	4b35      	ldr	r3, [pc, #212]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	4b35      	ldr	r3, [pc, #212]	@ (80041f4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800411e:	4013      	ands	r3, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6892      	ldr	r2, [r2, #8]
 8004124:	0211      	lsls	r1, r2, #8
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	68d2      	ldr	r2, [r2, #12]
 800412a:	06d2      	lsls	r2, r2, #27
 800412c:	4311      	orrs	r1, r2
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6852      	ldr	r2, [r2, #4]
 8004132:	3a01      	subs	r2, #1
 8004134:	0112      	lsls	r2, r2, #4
 8004136:	430a      	orrs	r2, r1
 8004138:	492d      	ldr	r1, [pc, #180]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800413a:	4313      	orrs	r3, r2
 800413c:	610b      	str	r3, [r1, #16]
 800413e:	e02d      	b.n	800419c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d115      	bne.n	8004172 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004146:	4b2a      	ldr	r3, [pc, #168]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	4b2b      	ldr	r3, [pc, #172]	@ (80041f8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800414c:	4013      	ands	r3, r2
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6892      	ldr	r2, [r2, #8]
 8004152:	0211      	lsls	r1, r2, #8
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6912      	ldr	r2, [r2, #16]
 8004158:	0852      	lsrs	r2, r2, #1
 800415a:	3a01      	subs	r2, #1
 800415c:	0552      	lsls	r2, r2, #21
 800415e:	4311      	orrs	r1, r2
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6852      	ldr	r2, [r2, #4]
 8004164:	3a01      	subs	r2, #1
 8004166:	0112      	lsls	r2, r2, #4
 8004168:	430a      	orrs	r2, r1
 800416a:	4921      	ldr	r1, [pc, #132]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800416c:	4313      	orrs	r3, r2
 800416e:	610b      	str	r3, [r1, #16]
 8004170:	e014      	b.n	800419c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004172:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	4b21      	ldr	r3, [pc, #132]	@ (80041fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8004178:	4013      	ands	r3, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6892      	ldr	r2, [r2, #8]
 800417e:	0211      	lsls	r1, r2, #8
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6952      	ldr	r2, [r2, #20]
 8004184:	0852      	lsrs	r2, r2, #1
 8004186:	3a01      	subs	r2, #1
 8004188:	0652      	lsls	r2, r2, #25
 800418a:	4311      	orrs	r1, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6852      	ldr	r2, [r2, #4]
 8004190:	3a01      	subs	r2, #1
 8004192:	0112      	lsls	r2, r2, #4
 8004194:	430a      	orrs	r2, r1
 8004196:	4916      	ldr	r1, [pc, #88]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004198:	4313      	orrs	r3, r2
 800419a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800419c:	4b14      	ldr	r3, [pc, #80]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a13      	ldr	r2, [pc, #76]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80041a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a8:	f7fd fedc 	bl	8001f64 <HAL_GetTick>
 80041ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041ae:	e009      	b.n	80041c4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041b0:	f7fd fed8 	bl	8001f64 <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d902      	bls.n	80041c4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	73fb      	strb	r3, [r7, #15]
          break;
 80041c2:	e005      	b.n	80041d0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041c4:	4b0a      	ldr	r3, [pc, #40]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d0ef      	beq.n	80041b0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80041d0:	7bfb      	ldrb	r3, [r7, #15]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d106      	bne.n	80041e4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041d6:	4b06      	ldr	r3, [pc, #24]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041d8:	691a      	ldr	r2, [r3, #16]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	4904      	ldr	r1, [pc, #16]	@ (80041f0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	07ff800f 	.word	0x07ff800f
 80041f8:	ff9f800f 	.word	0xff9f800f
 80041fc:	f9ff800f 	.word	0xf9ff800f

08004200 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800420a:	2300      	movs	r3, #0
 800420c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800420e:	4b72      	ldr	r3, [pc, #456]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00e      	beq.n	8004238 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800421a:	4b6f      	ldr	r3, [pc, #444]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	f003 0203 	and.w	r2, r3, #3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	429a      	cmp	r2, r3
 8004228:	d103      	bne.n	8004232 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
       ||
 800422e:	2b00      	cmp	r3, #0
 8004230:	d142      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	73fb      	strb	r3, [r7, #15]
 8004236:	e03f      	b.n	80042b8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d018      	beq.n	8004272 <RCCEx_PLLSAI2_Config+0x72>
 8004240:	2b03      	cmp	r3, #3
 8004242:	d825      	bhi.n	8004290 <RCCEx_PLLSAI2_Config+0x90>
 8004244:	2b01      	cmp	r3, #1
 8004246:	d002      	beq.n	800424e <RCCEx_PLLSAI2_Config+0x4e>
 8004248:	2b02      	cmp	r3, #2
 800424a:	d009      	beq.n	8004260 <RCCEx_PLLSAI2_Config+0x60>
 800424c:	e020      	b.n	8004290 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800424e:	4b62      	ldr	r3, [pc, #392]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d11d      	bne.n	8004296 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800425e:	e01a      	b.n	8004296 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004260:	4b5d      	ldr	r3, [pc, #372]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004268:	2b00      	cmp	r3, #0
 800426a:	d116      	bne.n	800429a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004270:	e013      	b.n	800429a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004272:	4b59      	ldr	r3, [pc, #356]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10f      	bne.n	800429e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800427e:	4b56      	ldr	r3, [pc, #344]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d109      	bne.n	800429e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800428e:	e006      	b.n	800429e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	73fb      	strb	r3, [r7, #15]
      break;
 8004294:	e004      	b.n	80042a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004296:	bf00      	nop
 8004298:	e002      	b.n	80042a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800429a:	bf00      	nop
 800429c:	e000      	b.n	80042a0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800429e:	bf00      	nop
    }

    if(status == HAL_OK)
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d108      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80042a6:	4b4c      	ldr	r3, [pc, #304]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4949      	ldr	r1, [pc, #292]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80042b8:	7bfb      	ldrb	r3, [r7, #15]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f040 8086 	bne.w	80043cc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042c0:	4b45      	ldr	r3, [pc, #276]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a44      	ldr	r2, [pc, #272]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042cc:	f7fd fe4a 	bl	8001f64 <HAL_GetTick>
 80042d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042d2:	e009      	b.n	80042e8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042d4:	f7fd fe46 	bl	8001f64 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d902      	bls.n	80042e8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	73fb      	strb	r3, [r7, #15]
        break;
 80042e6:	e005      	b.n	80042f4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042e8:	4b3b      	ldr	r3, [pc, #236]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1ef      	bne.n	80042d4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d168      	bne.n	80043cc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d113      	bne.n	8004328 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004300:	4b35      	ldr	r3, [pc, #212]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004302:	695a      	ldr	r2, [r3, #20]
 8004304:	4b35      	ldr	r3, [pc, #212]	@ (80043dc <RCCEx_PLLSAI2_Config+0x1dc>)
 8004306:	4013      	ands	r3, r2
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6892      	ldr	r2, [r2, #8]
 800430c:	0211      	lsls	r1, r2, #8
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	68d2      	ldr	r2, [r2, #12]
 8004312:	06d2      	lsls	r2, r2, #27
 8004314:	4311      	orrs	r1, r2
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6852      	ldr	r2, [r2, #4]
 800431a:	3a01      	subs	r2, #1
 800431c:	0112      	lsls	r2, r2, #4
 800431e:	430a      	orrs	r2, r1
 8004320:	492d      	ldr	r1, [pc, #180]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004322:	4313      	orrs	r3, r2
 8004324:	614b      	str	r3, [r1, #20]
 8004326:	e02d      	b.n	8004384 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d115      	bne.n	800435a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800432e:	4b2a      	ldr	r3, [pc, #168]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004330:	695a      	ldr	r2, [r3, #20]
 8004332:	4b2b      	ldr	r3, [pc, #172]	@ (80043e0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004334:	4013      	ands	r3, r2
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6892      	ldr	r2, [r2, #8]
 800433a:	0211      	lsls	r1, r2, #8
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	6912      	ldr	r2, [r2, #16]
 8004340:	0852      	lsrs	r2, r2, #1
 8004342:	3a01      	subs	r2, #1
 8004344:	0552      	lsls	r2, r2, #21
 8004346:	4311      	orrs	r1, r2
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6852      	ldr	r2, [r2, #4]
 800434c:	3a01      	subs	r2, #1
 800434e:	0112      	lsls	r2, r2, #4
 8004350:	430a      	orrs	r2, r1
 8004352:	4921      	ldr	r1, [pc, #132]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004354:	4313      	orrs	r3, r2
 8004356:	614b      	str	r3, [r1, #20]
 8004358:	e014      	b.n	8004384 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800435a:	4b1f      	ldr	r3, [pc, #124]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800435c:	695a      	ldr	r2, [r3, #20]
 800435e:	4b21      	ldr	r3, [pc, #132]	@ (80043e4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004360:	4013      	ands	r3, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6892      	ldr	r2, [r2, #8]
 8004366:	0211      	lsls	r1, r2, #8
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6952      	ldr	r2, [r2, #20]
 800436c:	0852      	lsrs	r2, r2, #1
 800436e:	3a01      	subs	r2, #1
 8004370:	0652      	lsls	r2, r2, #25
 8004372:	4311      	orrs	r1, r2
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	6852      	ldr	r2, [r2, #4]
 8004378:	3a01      	subs	r2, #1
 800437a:	0112      	lsls	r2, r2, #4
 800437c:	430a      	orrs	r2, r1
 800437e:	4916      	ldr	r1, [pc, #88]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004380:	4313      	orrs	r3, r2
 8004382:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004384:	4b14      	ldr	r3, [pc, #80]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a13      	ldr	r2, [pc, #76]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800438a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800438e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004390:	f7fd fde8 	bl	8001f64 <HAL_GetTick>
 8004394:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004396:	e009      	b.n	80043ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004398:	f7fd fde4 	bl	8001f64 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d902      	bls.n	80043ac <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	73fb      	strb	r3, [r7, #15]
          break;
 80043aa:	e005      	b.n	80043b8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80043ac:	4b0a      	ldr	r3, [pc, #40]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0ef      	beq.n	8004398 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80043b8:	7bfb      	ldrb	r3, [r7, #15]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d106      	bne.n	80043cc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80043c0:	695a      	ldr	r2, [r3, #20]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	4904      	ldr	r1, [pc, #16]	@ (80043d8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	40021000 	.word	0x40021000
 80043dc:	07ff800f 	.word	0x07ff800f
 80043e0:	ff9f800f 	.word	0xff9f800f
 80043e4:	f9ff800f 	.word	0xf9ff800f

080043e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e095      	b.n	8004526 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d108      	bne.n	8004414 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800440a:	d009      	beq.n	8004420 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	61da      	str	r2, [r3, #28]
 8004412:	e005      	b.n	8004420 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7fd fa98 	bl	8001970 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004456:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004460:	d902      	bls.n	8004468 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004462:	2300      	movs	r3, #0
 8004464:	60fb      	str	r3, [r7, #12]
 8004466:	e002      	b.n	800446e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004468:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800446c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004476:	d007      	beq.n	8004488 <HAL_SPI_Init+0xa0>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004480:	d002      	beq.n	8004488 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	691b      	ldr	r3, [r3, #16]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	431a      	orrs	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80044c0:	431a      	orrs	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ca:	ea42 0103 	orr.w	r1, r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	430a      	orrs	r2, r1
 80044dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	0c1b      	lsrs	r3, r3, #16
 80044e4:	f003 0204 	and.w	r2, r3, #4
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ec:	f003 0310 	and.w	r3, r3, #16
 80044f0:	431a      	orrs	r2, r3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004504:	ea42 0103 	orr.w	r1, r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	430a      	orrs	r2, r1
 8004514:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b088      	sub	sp, #32
 8004532:	af00      	add	r7, sp, #0
 8004534:	60f8      	str	r0, [r7, #12]
 8004536:	60b9      	str	r1, [r7, #8]
 8004538:	603b      	str	r3, [r7, #0]
 800453a:	4613      	mov	r3, r2
 800453c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800453e:	f7fd fd11 	bl	8001f64 <HAL_GetTick>
 8004542:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004544:	88fb      	ldrh	r3, [r7, #6]
 8004546:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b01      	cmp	r3, #1
 8004552:	d001      	beq.n	8004558 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004554:	2302      	movs	r3, #2
 8004556:	e15c      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d002      	beq.n	8004564 <HAL_SPI_Transmit+0x36>
 800455e:	88fb      	ldrh	r3, [r7, #6]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d101      	bne.n	8004568 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e154      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_SPI_Transmit+0x48>
 8004572:	2302      	movs	r3, #2
 8004574:	e14d      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2203      	movs	r2, #3
 8004582:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	88fa      	ldrh	r2, [r7, #6]
 8004596:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	88fa      	ldrh	r2, [r7, #6]
 800459c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045c8:	d10f      	bne.n	80045ea <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f4:	2b40      	cmp	r3, #64	@ 0x40
 80045f6:	d007      	beq.n	8004608 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004606:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004610:	d952      	bls.n	80046b8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_SPI_Transmit+0xf2>
 800461a:	8b7b      	ldrh	r3, [r7, #26]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d145      	bne.n	80046ac <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004624:	881a      	ldrh	r2, [r3, #0]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004630:	1c9a      	adds	r2, r3, #2
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800463a:	b29b      	uxth	r3, r3
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004644:	e032      	b.n	80046ac <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b02      	cmp	r3, #2
 8004652:	d112      	bne.n	800467a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004658:	881a      	ldrh	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004664:	1c9a      	adds	r2, r3, #2
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800466e:	b29b      	uxth	r3, r3
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004678:	e018      	b.n	80046ac <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800467a:	f7fd fc73 	bl	8001f64 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	683a      	ldr	r2, [r7, #0]
 8004686:	429a      	cmp	r2, r3
 8004688:	d803      	bhi.n	8004692 <HAL_SPI_Transmit+0x164>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004690:	d102      	bne.n	8004698 <HAL_SPI_Transmit+0x16a>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d109      	bne.n	80046ac <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e0b2      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1c7      	bne.n	8004646 <HAL_SPI_Transmit+0x118>
 80046b6:	e083      	b.n	80047c0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d002      	beq.n	80046c6 <HAL_SPI_Transmit+0x198>
 80046c0:	8b7b      	ldrh	r3, [r7, #26]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d177      	bne.n	80047b6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d912      	bls.n	80046f6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046d4:	881a      	ldrh	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e0:	1c9a      	adds	r2, r3, #2
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	3b02      	subs	r3, #2
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046f4:	e05f      	b.n	80047b6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	7812      	ldrb	r2, [r2, #0]
 8004702:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004708:	1c5a      	adds	r2, r3, #1
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004712:	b29b      	uxth	r3, r3
 8004714:	3b01      	subs	r3, #1
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800471c:	e04b      	b.n	80047b6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b02      	cmp	r3, #2
 800472a:	d12b      	bne.n	8004784 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	d912      	bls.n	800475c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473a:	881a      	ldrh	r2, [r3, #0]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004746:	1c9a      	adds	r2, r3, #2
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004750:	b29b      	uxth	r3, r3
 8004752:	3b02      	subs	r3, #2
 8004754:	b29a      	uxth	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800475a:	e02c      	b.n	80047b6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	330c      	adds	r3, #12
 8004766:	7812      	ldrb	r2, [r2, #0]
 8004768:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476e:	1c5a      	adds	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004778:	b29b      	uxth	r3, r3
 800477a:	3b01      	subs	r3, #1
 800477c:	b29a      	uxth	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004782:	e018      	b.n	80047b6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004784:	f7fd fbee 	bl	8001f64 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d803      	bhi.n	800479c <HAL_SPI_Transmit+0x26e>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800479a:	d102      	bne.n	80047a2 <HAL_SPI_Transmit+0x274>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d109      	bne.n	80047b6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e02d      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1ae      	bne.n	800471e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	6839      	ldr	r1, [r7, #0]
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 ff9d 	bl	8005704 <SPI_EndRxTxTransaction>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d002      	beq.n	80047d6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2220      	movs	r2, #32
 80047d4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10a      	bne.n	80047f4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	617b      	str	r3, [r7, #20]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004808:	2b00      	cmp	r3, #0
 800480a:	d001      	beq.n	8004810 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004810:	2300      	movs	r3, #0
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3720      	adds	r7, #32
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b08a      	sub	sp, #40	@ 0x28
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
 8004826:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004828:	2301      	movs	r3, #1
 800482a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800482c:	f7fd fb9a 	bl	8001f64 <HAL_GetTick>
 8004830:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004838:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004840:	887b      	ldrh	r3, [r7, #2]
 8004842:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004844:	887b      	ldrh	r3, [r7, #2]
 8004846:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004848:	7ffb      	ldrb	r3, [r7, #31]
 800484a:	2b01      	cmp	r3, #1
 800484c:	d00c      	beq.n	8004868 <HAL_SPI_TransmitReceive+0x4e>
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004854:	d106      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d102      	bne.n	8004864 <HAL_SPI_TransmitReceive+0x4a>
 800485e:	7ffb      	ldrb	r3, [r7, #31]
 8004860:	2b04      	cmp	r3, #4
 8004862:	d001      	beq.n	8004868 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004864:	2302      	movs	r3, #2
 8004866:	e1f3      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d005      	beq.n	800487a <HAL_SPI_TransmitReceive+0x60>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d002      	beq.n	800487a <HAL_SPI_TransmitReceive+0x60>
 8004874:	887b      	ldrh	r3, [r7, #2]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e1e8      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <HAL_SPI_TransmitReceive+0x72>
 8004888:	2302      	movs	r3, #2
 800488a:	e1e1      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b04      	cmp	r3, #4
 800489e:	d003      	beq.n	80048a8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2205      	movs	r2, #5
 80048a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	887a      	ldrh	r2, [r7, #2]
 80048b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	887a      	ldrh	r2, [r7, #2]
 80048c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	887a      	ldrh	r2, [r7, #2]
 80048ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	887a      	ldrh	r2, [r7, #2]
 80048d4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048ea:	d802      	bhi.n	80048f2 <HAL_SPI_TransmitReceive+0xd8>
 80048ec:	8abb      	ldrh	r3, [r7, #20]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d908      	bls.n	8004904 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004900:	605a      	str	r2, [r3, #4]
 8004902:	e007      	b.n	8004914 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004912:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800491e:	2b40      	cmp	r3, #64	@ 0x40
 8004920:	d007      	beq.n	8004932 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004930:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800493a:	f240 8083 	bls.w	8004a44 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_SPI_TransmitReceive+0x132>
 8004946:	8afb      	ldrh	r3, [r7, #22]
 8004948:	2b01      	cmp	r3, #1
 800494a:	d16f      	bne.n	8004a2c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004950:	881a      	ldrh	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800495c:	1c9a      	adds	r2, r3, #2
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004966:	b29b      	uxth	r3, r3
 8004968:	3b01      	subs	r3, #1
 800496a:	b29a      	uxth	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004970:	e05c      	b.n	8004a2c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f003 0302 	and.w	r3, r3, #2
 800497c:	2b02      	cmp	r3, #2
 800497e:	d11b      	bne.n	80049b8 <HAL_SPI_TransmitReceive+0x19e>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004984:	b29b      	uxth	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d016      	beq.n	80049b8 <HAL_SPI_TransmitReceive+0x19e>
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	2b01      	cmp	r3, #1
 800498e:	d113      	bne.n	80049b8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	881a      	ldrh	r2, [r3, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a0:	1c9a      	adds	r2, r3, #2
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049b4:	2300      	movs	r3, #0
 80049b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	f003 0301 	and.w	r3, r3, #1
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d11c      	bne.n	8004a00 <HAL_SPI_TransmitReceive+0x1e6>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d016      	beq.n	8004a00 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	b292      	uxth	r2, r2
 80049de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e4:	1c9a      	adds	r2, r3, #2
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049fc:	2301      	movs	r3, #1
 80049fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a00:	f7fd fab0 	bl	8001f64 <HAL_GetTick>
 8004a04:	4602      	mov	r2, r0
 8004a06:	6a3b      	ldr	r3, [r7, #32]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d80d      	bhi.n	8004a2c <HAL_SPI_TransmitReceive+0x212>
 8004a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a16:	d009      	beq.n	8004a2c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e111      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d19d      	bne.n	8004972 <HAL_SPI_TransmitReceive+0x158>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d197      	bne.n	8004972 <HAL_SPI_TransmitReceive+0x158>
 8004a42:	e0e5      	b.n	8004c10 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_SPI_TransmitReceive+0x23a>
 8004a4c:	8afb      	ldrh	r3, [r7, #22]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	f040 80d1 	bne.w	8004bf6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d912      	bls.n	8004a84 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a62:	881a      	ldrh	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6e:	1c9a      	adds	r2, r3, #2
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b02      	subs	r3, #2
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a82:	e0b8      	b.n	8004bf6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	330c      	adds	r3, #12
 8004a8e:	7812      	ldrb	r2, [r2, #0]
 8004a90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aaa:	e0a4      	b.n	8004bf6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d134      	bne.n	8004b24 <HAL_SPI_TransmitReceive+0x30a>
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d02f      	beq.n	8004b24 <HAL_SPI_TransmitReceive+0x30a>
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d12c      	bne.n	8004b24 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d912      	bls.n	8004afa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad8:	881a      	ldrh	r2, [r3, #0]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae4:	1c9a      	adds	r2, r3, #2
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	3b02      	subs	r3, #2
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004af8:	e012      	b.n	8004b20 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	330c      	adds	r3, #12
 8004b04:	7812      	ldrb	r2, [r2, #0]
 8004b06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b20:	2300      	movs	r3, #0
 8004b22:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d148      	bne.n	8004bc4 <HAL_SPI_TransmitReceive+0x3aa>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d042      	beq.n	8004bc4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d923      	bls.n	8004b92 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68da      	ldr	r2, [r3, #12]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b54:	b292      	uxth	r2, r2
 8004b56:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5c:	1c9a      	adds	r2, r3, #2
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	3b02      	subs	r3, #2
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d81f      	bhi.n	8004bc0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685a      	ldr	r2, [r3, #4]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b8e:	605a      	str	r2, [r3, #4]
 8004b90:	e016      	b.n	8004bc0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f103 020c 	add.w	r2, r3, #12
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9e:	7812      	ldrb	r2, [r2, #0]
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004bc4:	f7fd f9ce 	bl	8001f64 <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	6a3b      	ldr	r3, [r7, #32]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d803      	bhi.n	8004bdc <HAL_SPI_TransmitReceive+0x3c2>
 8004bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bda:	d102      	bne.n	8004be2 <HAL_SPI_TransmitReceive+0x3c8>
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e02c      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f47f af55 	bne.w	8004aac <HAL_SPI_TransmitReceive+0x292>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f47f af4e 	bne.w	8004aac <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c10:	6a3a      	ldr	r2, [r7, #32]
 8004c12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 fd75 	bl	8005704 <SPI_EndRxTxTransaction>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d008      	beq.n	8004c32 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e00e      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
  }
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3728      	adds	r7, #40	@ 0x28
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	60f8      	str	r0, [r7, #12]
 8004c60:	60b9      	str	r1, [r7, #8]
 8004c62:	4613      	mov	r3, r2
 8004c64:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d001      	beq.n	8004c76 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004c72:	2302      	movs	r3, #2
 8004c74:	e0d4      	b.n	8004e20 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d002      	beq.n	8004c82 <HAL_SPI_Transmit_DMA+0x2a>
 8004c7c:	88fb      	ldrh	r3, [r7, #6]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d101      	bne.n	8004c86 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e0cc      	b.n	8004e20 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_SPI_Transmit_DMA+0x3c>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e0c5      	b.n	8004e20 <HAL_SPI_Transmit_DMA+0x1c8>
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2203      	movs	r2, #3
 8004ca0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	88fa      	ldrh	r2, [r7, #6]
 8004cb4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	88fa      	ldrh	r2, [r7, #6]
 8004cba:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ce6:	d10f      	bne.n	8004d08 <HAL_SPI_Transmit_DMA+0xb0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cf6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d06:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d0c:	4a46      	ldr	r2, [pc, #280]	@ (8004e28 <HAL_SPI_Transmit_DMA+0x1d0>)
 8004d0e:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d14:	4a45      	ldr	r2, [pc, #276]	@ (8004e2c <HAL_SPI_Transmit_DMA+0x1d4>)
 8004d16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1c:	4a44      	ldr	r2, [pc, #272]	@ (8004e30 <HAL_SPI_Transmit_DMA+0x1d8>)
 8004d1e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d24:	2200      	movs	r2, #0
 8004d26:	639a      	str	r2, [r3, #56]	@ 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d36:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d40:	d82d      	bhi.n	8004d9e <HAL_SPI_Transmit_DMA+0x146>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d46:	699b      	ldr	r3, [r3, #24]
 8004d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d4c:	d127      	bne.n	8004d9e <HAL_SPI_Transmit_DMA+0x146>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10f      	bne.n	8004d7c <HAL_SPI_Transmit_DMA+0x124>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004d6a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d70:	b29b      	uxth	r3, r3
 8004d72:	085b      	lsrs	r3, r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d7a:	e010      	b.n	8004d9e <HAL_SPI_Transmit_DMA+0x146>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d8a:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	085b      	lsrs	r3, r3, #1
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	3301      	adds	r3, #1
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da6:	4619      	mov	r1, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004db4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004db6:	f7fd fade 	bl	8002376 <HAL_DMA_Start_IT>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00b      	beq.n	8004dd8 <HAL_SPI_Transmit_DMA+0x180>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dc4:	f043 0210 	orr.w	r2, r3, #16
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e023      	b.n	8004e20 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de2:	2b40      	cmp	r3, #64	@ 0x40
 8004de4:	d007      	beq.n	8004df6 <HAL_SPI_Transmit_DMA+0x19e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004df4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f042 0220 	orr.w	r2, r2, #32
 8004e0c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f042 0202 	orr.w	r2, r2, #2
 8004e1c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	08005383 	.word	0x08005383
 8004e2c:	080051a5 	.word	0x080051a5
 8004e30:	080053d7 	.word	0x080053d7

08004e34 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
 8004e40:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e48:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004e50:	7dfb      	ldrb	r3, [r7, #23]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d00c      	beq.n	8004e70 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e5c:	d106      	bne.n	8004e6c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <HAL_SPI_TransmitReceive_DMA+0x38>
 8004e66:	7dfb      	ldrb	r3, [r7, #23]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d001      	beq.n	8004e70 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	e158      	b.n	8005122 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d005      	beq.n	8004e82 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d002      	beq.n	8004e82 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004e7c:	887b      	ldrh	r3, [r7, #2]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e14d      	b.n	8005122 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d101      	bne.n	8004e94 <HAL_SPI_TransmitReceive_DMA+0x60>
 8004e90:	2302      	movs	r3, #2
 8004e92:	e146      	b.n	8005122 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d003      	beq.n	8004eb0 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2205      	movs	r2, #5
 8004eac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	887a      	ldrh	r2, [r7, #2]
 8004ec0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	887a      	ldrh	r2, [r7, #2]
 8004ec6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	887a      	ldrh	r2, [r7, #2]
 8004ed2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	887a      	ldrh	r2, [r7, #2]
 8004eda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8004ef8:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f02:	d908      	bls.n	8004f16 <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f12:	605a      	str	r2, [r3, #4]
 8004f14:	e06f      	b.n	8004ff6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685a      	ldr	r2, [r3, #4]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f24:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2a:	699b      	ldr	r3, [r3, #24]
 8004f2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f30:	d126      	bne.n	8004f80 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10f      	bne.n	8004f5e <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f4c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	085b      	lsrs	r3, r3, #1
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f5c:	e010      	b.n	8004f80 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f6c:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	085b      	lsrs	r3, r3, #1
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	3301      	adds	r3, #1
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f8a:	d134      	bne.n	8004ff6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f9a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d111      	bne.n	8004fd0 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fba:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	085b      	lsrs	r3, r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004fce:	e012      	b.n	8004ff6 <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fde:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	3301      	adds	r3, #1
 8004fee:	b29a      	uxth	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	d108      	bne.n	8005014 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005006:	4a49      	ldr	r2, [pc, #292]	@ (800512c <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 8005008:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500e:	4a48      	ldr	r2, [pc, #288]	@ (8005130 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8005010:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005012:	e007      	b.n	8005024 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005018:	4a46      	ldr	r2, [pc, #280]	@ (8005134 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800501a:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005020:	4a45      	ldr	r2, [pc, #276]	@ (8005138 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8005022:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005028:	4a44      	ldr	r2, [pc, #272]	@ (800513c <HAL_SPI_TransmitReceive_DMA+0x308>)
 800502a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005030:	2200      	movs	r2, #0
 8005032:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	330c      	adds	r3, #12
 800503e:	4619      	mov	r1, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005044:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800504c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800504e:	f7fd f992 	bl	8002376 <HAL_DMA_Start_IT>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800505c:	f043 0210 	orr.w	r2, r3, #16
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e058      	b.n	8005122 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	685a      	ldr	r2, [r3, #4]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005084:	2200      	movs	r2, #0
 8005086:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508c:	2200      	movs	r2, #0
 800508e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005094:	2200      	movs	r2, #0
 8005096:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800509c:	2200      	movs	r2, #0
 800509e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a8:	4619      	mov	r1, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	330c      	adds	r3, #12
 80050b0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80050b8:	f7fd f95d 	bl	8002376 <HAL_DMA_Start_IT>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00b      	beq.n	80050da <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050c6:	f043 0210 	orr.w	r2, r3, #16
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80050d6:	2301      	movs	r3, #1
 80050d8:	e023      	b.n	8005122 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d007      	beq.n	80050f8 <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050f6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685a      	ldr	r2, [r3, #4]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0220 	orr.w	r2, r2, #32
 800510e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0202 	orr.w	r2, r2, #2
 800511e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3718      	adds	r7, #24
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	0800539f 	.word	0x0800539f
 8005130:	0800524b 	.word	0x0800524b
 8005134:	080053bb 	.word	0x080053bb
 8005138:	080052f3 	.word	0x080052f3
 800513c:	080053d7 	.word	0x080053d7

08005140 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005198:	bf00      	nop
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051b2:	f7fc fed7 	bl	8001f64 <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	d03b      	beq.n	800523e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0220 	bic.w	r2, r2, #32
 80051d4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0202 	bic.w	r2, r2, #2
 80051e4:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	2164      	movs	r1, #100	@ 0x64
 80051ea:	6978      	ldr	r0, [r7, #20]
 80051ec:	f000 fa8a 	bl	8005704 <SPI_EndRxTxTransaction>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d005      	beq.n	8005202 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051fa:	f043 0220 	orr.w	r2, r3, #32
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10a      	bne.n	8005220 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800520a:	2300      	movs	r3, #0
 800520c:	60fb      	str	r3, [r7, #12]
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	60fb      	str	r3, [r7, #12]
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	60fb      	str	r3, [r7, #12]
 800521e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	2200      	movs	r2, #0
 8005224:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005232:	2b00      	cmp	r3, #0
 8005234:	d003      	beq.n	800523e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005236:	6978      	ldr	r0, [r7, #20]
 8005238:	f7ff ffaa 	bl	8005190 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800523c:	e002      	b.n	8005244 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800523e:	6978      	ldr	r0, [r7, #20]
 8005240:	f7fb ff50 	bl	80010e4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800524a:	b580      	push	{r7, lr}
 800524c:	b084      	sub	sp, #16
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005256:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005258:	f7fc fe84 	bl	8001f64 <HAL_GetTick>
 800525c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0320 	and.w	r3, r3, #32
 8005268:	2b20      	cmp	r3, #32
 800526a:	d03c      	beq.n	80052e6 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f022 0220 	bic.w	r2, r2, #32
 800527a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10d      	bne.n	80052a0 <SPI_DMAReceiveCplt+0x56>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800528c:	d108      	bne.n	80052a0 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f022 0203 	bic.w	r2, r2, #3
 800529c:	605a      	str	r2, [r3, #4]
 800529e:	e007      	b.n	80052b0 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685a      	ldr	r2, [r3, #4]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0201 	bic.w	r2, r2, #1
 80052ae:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	2164      	movs	r1, #100	@ 0x64
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 f9cd 	bl	8005654 <SPI_EndRxTransaction>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d002      	beq.n	80052c6 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2201      	movs	r2, #1
 80052d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f7ff ff56 	bl	8005190 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80052e4:	e002      	b.n	80052ec <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f7ff ff2a 	bl	8005140 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80052f2:	b580      	push	{r7, lr}
 80052f4:	b084      	sub	sp, #16
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fe:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005300:	f7fc fe30 	bl	8001f64 <HAL_GetTick>
 8005304:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0320 	and.w	r3, r3, #32
 8005310:	2b20      	cmp	r3, #32
 8005312:	d030      	beq.n	8005376 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685a      	ldr	r2, [r3, #4]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0220 	bic.w	r2, r2, #32
 8005322:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	2164      	movs	r1, #100	@ 0x64
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 f9eb 	bl	8005704 <SPI_EndRxTxTransaction>
 800532e:	4603      	mov	r3, r0
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005338:	f043 0220 	orr.w	r2, r3, #32
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f022 0203 	bic.w	r2, r2, #3
 800534e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f7ff ff0e 	bl	8005190 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005374:	e002      	b.n	800537c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7fb feca 	bl	8001110 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b084      	sub	sp, #16
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f7ff fedf 	bl	8005154 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005396:	bf00      	nop
 8005398:	3710      	adds	r7, #16
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}

0800539e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b084      	sub	sp, #16
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f7ff fedb 	bl	8005168 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053b2:	bf00      	nop
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c6:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f7ff fed7 	bl	800517c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053ce:	bf00      	nop
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b084      	sub	sp, #16
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0203 	bic.w	r2, r2, #3
 80053f2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f8:	f043 0210 	orr.w	r2, r3, #16
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005408:	68f8      	ldr	r0, [r7, #12]
 800540a:	f7ff fec1 	bl	8005190 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800540e:	bf00      	nop
 8005410:	3710      	adds	r7, #16
 8005412:	46bd      	mov	sp, r7
 8005414:	bd80      	pop	{r7, pc}
	...

08005418 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b088      	sub	sp, #32
 800541c:	af00      	add	r7, sp, #0
 800541e:	60f8      	str	r0, [r7, #12]
 8005420:	60b9      	str	r1, [r7, #8]
 8005422:	603b      	str	r3, [r7, #0]
 8005424:	4613      	mov	r3, r2
 8005426:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005428:	f7fc fd9c 	bl	8001f64 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005430:	1a9b      	subs	r3, r3, r2
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	4413      	add	r3, r2
 8005436:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005438:	f7fc fd94 	bl	8001f64 <HAL_GetTick>
 800543c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800543e:	4b39      	ldr	r3, [pc, #228]	@ (8005524 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	015b      	lsls	r3, r3, #5
 8005444:	0d1b      	lsrs	r3, r3, #20
 8005446:	69fa      	ldr	r2, [r7, #28]
 8005448:	fb02 f303 	mul.w	r3, r2, r3
 800544c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800544e:	e054      	b.n	80054fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005456:	d050      	beq.n	80054fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005458:	f7fc fd84 	bl	8001f64 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	69fa      	ldr	r2, [r7, #28]
 8005464:	429a      	cmp	r2, r3
 8005466:	d902      	bls.n	800546e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d13d      	bne.n	80054ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800547c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005486:	d111      	bne.n	80054ac <SPI_WaitFlagStateUntilTimeout+0x94>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005490:	d004      	beq.n	800549c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549a:	d107      	bne.n	80054ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054b4:	d10f      	bne.n	80054d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80054c4:	601a      	str	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80054d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e017      	b.n	800551a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d101      	bne.n	80054f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	3b01      	subs	r3, #1
 80054f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	4013      	ands	r3, r2
 8005504:	68ba      	ldr	r2, [r7, #8]
 8005506:	429a      	cmp	r2, r3
 8005508:	bf0c      	ite	eq
 800550a:	2301      	moveq	r3, #1
 800550c:	2300      	movne	r3, #0
 800550e:	b2db      	uxtb	r3, r3
 8005510:	461a      	mov	r2, r3
 8005512:	79fb      	ldrb	r3, [r7, #7]
 8005514:	429a      	cmp	r2, r3
 8005516:	d19b      	bne.n	8005450 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3720      	adds	r7, #32
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	20040000 	.word	0x20040000

08005528 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b08a      	sub	sp, #40	@ 0x28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005536:	2300      	movs	r3, #0
 8005538:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800553a:	f7fc fd13 	bl	8001f64 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005542:	1a9b      	subs	r3, r3, r2
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	4413      	add	r3, r2
 8005548:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800554a:	f7fc fd0b 	bl	8001f64 <HAL_GetTick>
 800554e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	330c      	adds	r3, #12
 8005556:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005558:	4b3d      	ldr	r3, [pc, #244]	@ (8005650 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	4613      	mov	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	00da      	lsls	r2, r3, #3
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	0d1b      	lsrs	r3, r3, #20
 8005568:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800556a:	fb02 f303 	mul.w	r3, r2, r3
 800556e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005570:	e060      	b.n	8005634 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005578:	d107      	bne.n	800558a <SPI_WaitFifoStateUntilTimeout+0x62>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d104      	bne.n	800558a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	b2db      	uxtb	r3, r3
 8005586:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005588:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005590:	d050      	beq.n	8005634 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005592:	f7fc fce7 	bl	8001f64 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559e:	429a      	cmp	r2, r3
 80055a0:	d902      	bls.n	80055a8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d13d      	bne.n	8005624 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685a      	ldr	r2, [r3, #4]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80055b6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055c0:	d111      	bne.n	80055e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055ca:	d004      	beq.n	80055d6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055d4:	d107      	bne.n	80055e6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055e4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055ee:	d10f      	bne.n	8005610 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800560e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e010      	b.n	8005646 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800562a:	2300      	movs	r3, #0
 800562c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	3b01      	subs	r3, #1
 8005632:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	689a      	ldr	r2, [r3, #8]
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	4013      	ands	r3, r2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	429a      	cmp	r2, r3
 8005642:	d196      	bne.n	8005572 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3728      	adds	r7, #40	@ 0x28
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	20040000 	.word	0x20040000

08005654 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af02      	add	r7, sp, #8
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005668:	d111      	bne.n	800568e <SPI_EndRxTransaction+0x3a>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005672:	d004      	beq.n	800567e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567c:	d107      	bne.n	800568e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800568c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	9300      	str	r3, [sp, #0]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2200      	movs	r2, #0
 8005696:	2180      	movs	r1, #128	@ 0x80
 8005698:	68f8      	ldr	r0, [r7, #12]
 800569a:	f7ff febd 	bl	8005418 <SPI_WaitFlagStateUntilTimeout>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d007      	beq.n	80056b4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056a8:	f043 0220 	orr.w	r2, r3, #32
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e023      	b.n	80056fc <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056bc:	d11d      	bne.n	80056fa <SPI_EndRxTransaction+0xa6>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056c6:	d004      	beq.n	80056d2 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d0:	d113      	bne.n	80056fa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	2200      	movs	r2, #0
 80056da:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f7ff ff22 	bl	8005528 <SPI_WaitFifoStateUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d007      	beq.n	80056fa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056ee:	f043 0220 	orr.w	r2, r3, #32
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e000      	b.n	80056fc <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3710      	adds	r7, #16
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af02      	add	r7, sp, #8
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	2200      	movs	r2, #0
 8005718:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800571c:	68f8      	ldr	r0, [r7, #12]
 800571e:	f7ff ff03 	bl	8005528 <SPI_WaitFifoStateUntilTimeout>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d007      	beq.n	8005738 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e027      	b.n	8005788 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2200      	movs	r2, #0
 8005740:	2180      	movs	r1, #128	@ 0x80
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff fe68 	bl	8005418 <SPI_WaitFlagStateUntilTimeout>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d007      	beq.n	800575e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005752:	f043 0220 	orr.w	r2, r3, #32
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e014      	b.n	8005788 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	9300      	str	r3, [sp, #0]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	2200      	movs	r2, #0
 8005766:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7ff fedc 	bl	8005528 <SPI_WaitFifoStateUntilTimeout>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d007      	beq.n	8005786 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800577a:	f043 0220 	orr.w	r2, r3, #32
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e000      	b.n	8005788 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e049      	b.n	8005836 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fc f978 	bl	8001aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2202      	movs	r2, #2
 80057c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	3304      	adds	r3, #4
 80057cc:	4619      	mov	r1, r3
 80057ce:	4610      	mov	r0, r2
 80057d0:	f000 fb7a 	bl	8005ec8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3708      	adds	r7, #8
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b082      	sub	sp, #8
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e049      	b.n	80058e4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b00      	cmp	r3, #0
 800585a:	d106      	bne.n	800586a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f000 f841 	bl	80058ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2202      	movs	r2, #2
 800586e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	3304      	adds	r3, #4
 800587a:	4619      	mov	r1, r3
 800587c:	4610      	mov	r0, r2
 800587e:	f000 fb23 	bl	8005ec8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d109      	bne.n	8005924 <HAL_TIM_PWM_Start+0x24>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b01      	cmp	r3, #1
 800591a:	bf14      	ite	ne
 800591c:	2301      	movne	r3, #1
 800591e:	2300      	moveq	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	e03c      	b.n	800599e <HAL_TIM_PWM_Start+0x9e>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b04      	cmp	r3, #4
 8005928:	d109      	bne.n	800593e <HAL_TIM_PWM_Start+0x3e>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	bf14      	ite	ne
 8005936:	2301      	movne	r3, #1
 8005938:	2300      	moveq	r3, #0
 800593a:	b2db      	uxtb	r3, r3
 800593c:	e02f      	b.n	800599e <HAL_TIM_PWM_Start+0x9e>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2b08      	cmp	r3, #8
 8005942:	d109      	bne.n	8005958 <HAL_TIM_PWM_Start+0x58>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b01      	cmp	r3, #1
 800594e:	bf14      	ite	ne
 8005950:	2301      	movne	r3, #1
 8005952:	2300      	moveq	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	e022      	b.n	800599e <HAL_TIM_PWM_Start+0x9e>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	2b0c      	cmp	r3, #12
 800595c:	d109      	bne.n	8005972 <HAL_TIM_PWM_Start+0x72>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	bf14      	ite	ne
 800596a:	2301      	movne	r3, #1
 800596c:	2300      	moveq	r3, #0
 800596e:	b2db      	uxtb	r3, r3
 8005970:	e015      	b.n	800599e <HAL_TIM_PWM_Start+0x9e>
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b10      	cmp	r3, #16
 8005976:	d109      	bne.n	800598c <HAL_TIM_PWM_Start+0x8c>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	bf14      	ite	ne
 8005984:	2301      	movne	r3, #1
 8005986:	2300      	moveq	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	e008      	b.n	800599e <HAL_TIM_PWM_Start+0x9e>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b01      	cmp	r3, #1
 8005996:	bf14      	ite	ne
 8005998:	2301      	movne	r3, #1
 800599a:	2300      	moveq	r3, #0
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d001      	beq.n	80059a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e09c      	b.n	8005ae0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_PWM_Start+0xb6>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059b4:	e023      	b.n	80059fe <HAL_TIM_PWM_Start+0xfe>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_PWM_Start+0xc6>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059c4:	e01b      	b.n	80059fe <HAL_TIM_PWM_Start+0xfe>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d104      	bne.n	80059d6 <HAL_TIM_PWM_Start+0xd6>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059d4:	e013      	b.n	80059fe <HAL_TIM_PWM_Start+0xfe>
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	2b0c      	cmp	r3, #12
 80059da:	d104      	bne.n	80059e6 <HAL_TIM_PWM_Start+0xe6>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2202      	movs	r2, #2
 80059e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80059e4:	e00b      	b.n	80059fe <HAL_TIM_PWM_Start+0xfe>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b10      	cmp	r3, #16
 80059ea:	d104      	bne.n	80059f6 <HAL_TIM_PWM_Start+0xf6>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2202      	movs	r2, #2
 80059f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059f4:	e003      	b.n	80059fe <HAL_TIM_PWM_Start+0xfe>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2202      	movs	r2, #2
 80059fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2201      	movs	r2, #1
 8005a04:	6839      	ldr	r1, [r7, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 fe74 	bl	80066f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a35      	ldr	r2, [pc, #212]	@ (8005ae8 <HAL_TIM_PWM_Start+0x1e8>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d013      	beq.n	8005a3e <HAL_TIM_PWM_Start+0x13e>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a34      	ldr	r2, [pc, #208]	@ (8005aec <HAL_TIM_PWM_Start+0x1ec>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d00e      	beq.n	8005a3e <HAL_TIM_PWM_Start+0x13e>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a32      	ldr	r2, [pc, #200]	@ (8005af0 <HAL_TIM_PWM_Start+0x1f0>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d009      	beq.n	8005a3e <HAL_TIM_PWM_Start+0x13e>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a31      	ldr	r2, [pc, #196]	@ (8005af4 <HAL_TIM_PWM_Start+0x1f4>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d004      	beq.n	8005a3e <HAL_TIM_PWM_Start+0x13e>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a2f      	ldr	r2, [pc, #188]	@ (8005af8 <HAL_TIM_PWM_Start+0x1f8>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d101      	bne.n	8005a42 <HAL_TIM_PWM_Start+0x142>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e000      	b.n	8005a44 <HAL_TIM_PWM_Start+0x144>
 8005a42:	2300      	movs	r3, #0
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d007      	beq.n	8005a58 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a56:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ae8 <HAL_TIM_PWM_Start+0x1e8>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d01d      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a6a:	d018      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a22      	ldr	r2, [pc, #136]	@ (8005afc <HAL_TIM_PWM_Start+0x1fc>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d013      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a21      	ldr	r2, [pc, #132]	@ (8005b00 <HAL_TIM_PWM_Start+0x200>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d00e      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a1f      	ldr	r2, [pc, #124]	@ (8005b04 <HAL_TIM_PWM_Start+0x204>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d009      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a17      	ldr	r2, [pc, #92]	@ (8005aec <HAL_TIM_PWM_Start+0x1ec>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d004      	beq.n	8005a9e <HAL_TIM_PWM_Start+0x19e>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a15      	ldr	r2, [pc, #84]	@ (8005af0 <HAL_TIM_PWM_Start+0x1f0>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d115      	bne.n	8005aca <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	4b18      	ldr	r3, [pc, #96]	@ (8005b08 <HAL_TIM_PWM_Start+0x208>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2b06      	cmp	r3, #6
 8005aae:	d015      	beq.n	8005adc <HAL_TIM_PWM_Start+0x1dc>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab6:	d011      	beq.n	8005adc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ac8:	e008      	b.n	8005adc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f042 0201 	orr.w	r2, r2, #1
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	e000      	b.n	8005ade <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005adc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40012c00 	.word	0x40012c00
 8005aec:	40013400 	.word	0x40013400
 8005af0:	40014000 	.word	0x40014000
 8005af4:	40014400 	.word	0x40014400
 8005af8:	40014800 	.word	0x40014800
 8005afc:	40000400 	.word	0x40000400
 8005b00:	40000800 	.word	0x40000800
 8005b04:	40000c00 	.word	0x40000c00
 8005b08:	00010007 	.word	0x00010007

08005b0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	60b9      	str	r1, [r7, #8]
 8005b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b22:	2b01      	cmp	r3, #1
 8005b24:	d101      	bne.n	8005b2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005b26:	2302      	movs	r3, #2
 8005b28:	e0ff      	b.n	8005d2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b14      	cmp	r3, #20
 8005b36:	f200 80f0 	bhi.w	8005d1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005b95 	.word	0x08005b95
 8005b44:	08005d1b 	.word	0x08005d1b
 8005b48:	08005d1b 	.word	0x08005d1b
 8005b4c:	08005d1b 	.word	0x08005d1b
 8005b50:	08005bd5 	.word	0x08005bd5
 8005b54:	08005d1b 	.word	0x08005d1b
 8005b58:	08005d1b 	.word	0x08005d1b
 8005b5c:	08005d1b 	.word	0x08005d1b
 8005b60:	08005c17 	.word	0x08005c17
 8005b64:	08005d1b 	.word	0x08005d1b
 8005b68:	08005d1b 	.word	0x08005d1b
 8005b6c:	08005d1b 	.word	0x08005d1b
 8005b70:	08005c57 	.word	0x08005c57
 8005b74:	08005d1b 	.word	0x08005d1b
 8005b78:	08005d1b 	.word	0x08005d1b
 8005b7c:	08005d1b 	.word	0x08005d1b
 8005b80:	08005c99 	.word	0x08005c99
 8005b84:	08005d1b 	.word	0x08005d1b
 8005b88:	08005d1b 	.word	0x08005d1b
 8005b8c:	08005d1b 	.word	0x08005d1b
 8005b90:	08005cd9 	.word	0x08005cd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fa3a 	bl	8006014 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	699a      	ldr	r2, [r3, #24]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0208 	orr.w	r2, r2, #8
 8005bae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	699a      	ldr	r2, [r3, #24]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f022 0204 	bic.w	r2, r2, #4
 8005bbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6999      	ldr	r1, [r3, #24]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	691a      	ldr	r2, [r3, #16]
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	619a      	str	r2, [r3, #24]
      break;
 8005bd2:	e0a5      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68b9      	ldr	r1, [r7, #8]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 faaa 	bl	8006134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699a      	ldr	r2, [r3, #24]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	699a      	ldr	r2, [r3, #24]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6999      	ldr	r1, [r3, #24]
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	021a      	lsls	r2, r3, #8
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	619a      	str	r2, [r3, #24]
      break;
 8005c14:	e084      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68b9      	ldr	r1, [r7, #8]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 fb13 	bl	8006248 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	69da      	ldr	r2, [r3, #28]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f042 0208 	orr.w	r2, r2, #8
 8005c30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69da      	ldr	r2, [r3, #28]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f022 0204 	bic.w	r2, r2, #4
 8005c40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	69d9      	ldr	r1, [r3, #28]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	691a      	ldr	r2, [r3, #16]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	61da      	str	r2, [r3, #28]
      break;
 8005c54:	e064      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68b9      	ldr	r1, [r7, #8]
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f000 fb7b 	bl	8006358 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69da      	ldr	r2, [r3, #28]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	69da      	ldr	r2, [r3, #28]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69d9      	ldr	r1, [r3, #28]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	021a      	lsls	r2, r3, #8
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	61da      	str	r2, [r3, #28]
      break;
 8005c96:	e043      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 fbc4 	bl	800642c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0208 	orr.w	r2, r2, #8
 8005cb2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f022 0204 	bic.w	r2, r2, #4
 8005cc2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	691a      	ldr	r2, [r3, #16]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005cd6:	e023      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68b9      	ldr	r1, [r7, #8]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 fc08 	bl	80064f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d02:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	021a      	lsls	r2, r3, #8
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	430a      	orrs	r2, r1
 8005d16:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d18:	e002      	b.n	8005d20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop

08005d34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_TIM_ConfigClockSource+0x1c>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e0b6      	b.n	8005ebe <HAL_TIM_ConfigClockSource+0x18a>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d8c:	d03e      	beq.n	8005e0c <HAL_TIM_ConfigClockSource+0xd8>
 8005d8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d92:	f200 8087 	bhi.w	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005d96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d9a:	f000 8086 	beq.w	8005eaa <HAL_TIM_ConfigClockSource+0x176>
 8005d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da2:	d87f      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005da4:	2b70      	cmp	r3, #112	@ 0x70
 8005da6:	d01a      	beq.n	8005dde <HAL_TIM_ConfigClockSource+0xaa>
 8005da8:	2b70      	cmp	r3, #112	@ 0x70
 8005daa:	d87b      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005dac:	2b60      	cmp	r3, #96	@ 0x60
 8005dae:	d050      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0x11e>
 8005db0:	2b60      	cmp	r3, #96	@ 0x60
 8005db2:	d877      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005db4:	2b50      	cmp	r3, #80	@ 0x50
 8005db6:	d03c      	beq.n	8005e32 <HAL_TIM_ConfigClockSource+0xfe>
 8005db8:	2b50      	cmp	r3, #80	@ 0x50
 8005dba:	d873      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005dbc:	2b40      	cmp	r3, #64	@ 0x40
 8005dbe:	d058      	beq.n	8005e72 <HAL_TIM_ConfigClockSource+0x13e>
 8005dc0:	2b40      	cmp	r3, #64	@ 0x40
 8005dc2:	d86f      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005dc4:	2b30      	cmp	r3, #48	@ 0x30
 8005dc6:	d064      	beq.n	8005e92 <HAL_TIM_ConfigClockSource+0x15e>
 8005dc8:	2b30      	cmp	r3, #48	@ 0x30
 8005dca:	d86b      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005dcc:	2b20      	cmp	r3, #32
 8005dce:	d060      	beq.n	8005e92 <HAL_TIM_ConfigClockSource+0x15e>
 8005dd0:	2b20      	cmp	r3, #32
 8005dd2:	d867      	bhi.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d05c      	beq.n	8005e92 <HAL_TIM_ConfigClockSource+0x15e>
 8005dd8:	2b10      	cmp	r3, #16
 8005dda:	d05a      	beq.n	8005e92 <HAL_TIM_ConfigClockSource+0x15e>
 8005ddc:	e062      	b.n	8005ea4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dee:	f000 fc61 	bl	80066b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68ba      	ldr	r2, [r7, #8]
 8005e08:	609a      	str	r2, [r3, #8]
      break;
 8005e0a:	e04f      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e1c:	f000 fc4a 	bl	80066b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689a      	ldr	r2, [r3, #8]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e2e:	609a      	str	r2, [r3, #8]
      break;
 8005e30:	e03c      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e3e:	461a      	mov	r2, r3
 8005e40:	f000 fbbe 	bl	80065c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2150      	movs	r1, #80	@ 0x50
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 fc17 	bl	800667e <TIM_ITRx_SetConfig>
      break;
 8005e50:	e02c      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e5e:	461a      	mov	r2, r3
 8005e60:	f000 fbdd 	bl	800661e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2160      	movs	r1, #96	@ 0x60
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f000 fc07 	bl	800667e <TIM_ITRx_SetConfig>
      break;
 8005e70:	e01c      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e7e:	461a      	mov	r2, r3
 8005e80:	f000 fb9e 	bl	80065c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2140      	movs	r1, #64	@ 0x40
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f000 fbf7 	bl	800667e <TIM_ITRx_SetConfig>
      break;
 8005e90:	e00c      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	4610      	mov	r0, r2
 8005e9e:	f000 fbee 	bl	800667e <TIM_ITRx_SetConfig>
      break;
 8005ea2:	e003      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ea8:	e000      	b.n	8005eac <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005eaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3710      	adds	r7, #16
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
	...

08005ec8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a46      	ldr	r2, [pc, #280]	@ (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d013      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee6:	d00f      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a43      	ldr	r2, [pc, #268]	@ (8005ff8 <TIM_Base_SetConfig+0x130>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a42      	ldr	r2, [pc, #264]	@ (8005ffc <TIM_Base_SetConfig+0x134>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a41      	ldr	r2, [pc, #260]	@ (8006000 <TIM_Base_SetConfig+0x138>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_Base_SetConfig+0x40>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a40      	ldr	r2, [pc, #256]	@ (8006004 <TIM_Base_SetConfig+0x13c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d108      	bne.n	8005f1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a35      	ldr	r2, [pc, #212]	@ (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d01f      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f28:	d01b      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a32      	ldr	r2, [pc, #200]	@ (8005ff8 <TIM_Base_SetConfig+0x130>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d017      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a31      	ldr	r2, [pc, #196]	@ (8005ffc <TIM_Base_SetConfig+0x134>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d013      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a30      	ldr	r2, [pc, #192]	@ (8006000 <TIM_Base_SetConfig+0x138>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d00f      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a2f      	ldr	r2, [pc, #188]	@ (8006004 <TIM_Base_SetConfig+0x13c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00b      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a2e      	ldr	r2, [pc, #184]	@ (8006008 <TIM_Base_SetConfig+0x140>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d007      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a2d      	ldr	r2, [pc, #180]	@ (800600c <TIM_Base_SetConfig+0x144>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d003      	beq.n	8005f62 <TIM_Base_SetConfig+0x9a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a2c      	ldr	r2, [pc, #176]	@ (8006010 <TIM_Base_SetConfig+0x148>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d108      	bne.n	8005f74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	68fa      	ldr	r2, [r7, #12]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a16      	ldr	r2, [pc, #88]	@ (8005ff4 <TIM_Base_SetConfig+0x12c>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d00f      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a18      	ldr	r2, [pc, #96]	@ (8006004 <TIM_Base_SetConfig+0x13c>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d00b      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	4a17      	ldr	r2, [pc, #92]	@ (8006008 <TIM_Base_SetConfig+0x140>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d007      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	4a16      	ldr	r2, [pc, #88]	@ (800600c <TIM_Base_SetConfig+0x144>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d003      	beq.n	8005fc0 <TIM_Base_SetConfig+0xf8>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a15      	ldr	r2, [pc, #84]	@ (8006010 <TIM_Base_SetConfig+0x148>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d103      	bne.n	8005fc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	691a      	ldr	r2, [r3, #16]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	f003 0301 	and.w	r3, r3, #1
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d105      	bne.n	8005fe6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	f023 0201 	bic.w	r2, r3, #1
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	611a      	str	r2, [r3, #16]
  }
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40012c00 	.word	0x40012c00
 8005ff8:	40000400 	.word	0x40000400
 8005ffc:	40000800 	.word	0x40000800
 8006000:	40000c00 	.word	0x40000c00
 8006004:	40013400 	.word	0x40013400
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800

08006014 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f023 0201 	bic.w	r2, r3, #1
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0303 	bic.w	r3, r3, #3
 800604e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	4313      	orrs	r3, r2
 8006058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	f023 0302 	bic.w	r3, r3, #2
 8006060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4313      	orrs	r3, r2
 800606a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a2c      	ldr	r2, [pc, #176]	@ (8006120 <TIM_OC1_SetConfig+0x10c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d00f      	beq.n	8006094 <TIM_OC1_SetConfig+0x80>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a2b      	ldr	r2, [pc, #172]	@ (8006124 <TIM_OC1_SetConfig+0x110>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d00b      	beq.n	8006094 <TIM_OC1_SetConfig+0x80>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a2a      	ldr	r2, [pc, #168]	@ (8006128 <TIM_OC1_SetConfig+0x114>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d007      	beq.n	8006094 <TIM_OC1_SetConfig+0x80>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a29      	ldr	r2, [pc, #164]	@ (800612c <TIM_OC1_SetConfig+0x118>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d003      	beq.n	8006094 <TIM_OC1_SetConfig+0x80>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a28      	ldr	r2, [pc, #160]	@ (8006130 <TIM_OC1_SetConfig+0x11c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d10c      	bne.n	80060ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f023 0308 	bic.w	r3, r3, #8
 800609a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f023 0304 	bic.w	r3, r3, #4
 80060ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a1b      	ldr	r2, [pc, #108]	@ (8006120 <TIM_OC1_SetConfig+0x10c>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00f      	beq.n	80060d6 <TIM_OC1_SetConfig+0xc2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a1a      	ldr	r2, [pc, #104]	@ (8006124 <TIM_OC1_SetConfig+0x110>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d00b      	beq.n	80060d6 <TIM_OC1_SetConfig+0xc2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a19      	ldr	r2, [pc, #100]	@ (8006128 <TIM_OC1_SetConfig+0x114>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d007      	beq.n	80060d6 <TIM_OC1_SetConfig+0xc2>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a18      	ldr	r2, [pc, #96]	@ (800612c <TIM_OC1_SetConfig+0x118>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d003      	beq.n	80060d6 <TIM_OC1_SetConfig+0xc2>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a17      	ldr	r2, [pc, #92]	@ (8006130 <TIM_OC1_SetConfig+0x11c>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d111      	bne.n	80060fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	4313      	orrs	r3, r2
 80060ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	699b      	ldr	r3, [r3, #24]
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	693a      	ldr	r2, [r7, #16]
 80060fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	697a      	ldr	r2, [r7, #20]
 8006112:	621a      	str	r2, [r3, #32]
}
 8006114:	bf00      	nop
 8006116:	371c      	adds	r7, #28
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40013400 	.word	0x40013400
 8006128:	40014000 	.word	0x40014000
 800612c:	40014400 	.word	0x40014400
 8006130:	40014800 	.word	0x40014800

08006134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006134:	b480      	push	{r7}
 8006136:	b087      	sub	sp, #28
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a1b      	ldr	r3, [r3, #32]
 8006142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a1b      	ldr	r3, [r3, #32]
 8006148:	f023 0210 	bic.w	r2, r3, #16
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006162:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800616e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	021b      	lsls	r3, r3, #8
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	4313      	orrs	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f023 0320 	bic.w	r3, r3, #32
 8006182:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	011b      	lsls	r3, r3, #4
 800618a:	697a      	ldr	r2, [r7, #20]
 800618c:	4313      	orrs	r3, r2
 800618e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a28      	ldr	r2, [pc, #160]	@ (8006234 <TIM_OC2_SetConfig+0x100>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d003      	beq.n	80061a0 <TIM_OC2_SetConfig+0x6c>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a27      	ldr	r2, [pc, #156]	@ (8006238 <TIM_OC2_SetConfig+0x104>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d10d      	bne.n	80061bc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a1d      	ldr	r2, [pc, #116]	@ (8006234 <TIM_OC2_SetConfig+0x100>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d00f      	beq.n	80061e4 <TIM_OC2_SetConfig+0xb0>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a1c      	ldr	r2, [pc, #112]	@ (8006238 <TIM_OC2_SetConfig+0x104>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d00b      	beq.n	80061e4 <TIM_OC2_SetConfig+0xb0>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a1b      	ldr	r2, [pc, #108]	@ (800623c <TIM_OC2_SetConfig+0x108>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d007      	beq.n	80061e4 <TIM_OC2_SetConfig+0xb0>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a1a      	ldr	r2, [pc, #104]	@ (8006240 <TIM_OC2_SetConfig+0x10c>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d003      	beq.n	80061e4 <TIM_OC2_SetConfig+0xb0>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a19      	ldr	r2, [pc, #100]	@ (8006244 <TIM_OC2_SetConfig+0x110>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d113      	bne.n	800620c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	693a      	ldr	r2, [r7, #16]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	4313      	orrs	r3, r2
 800620a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	685a      	ldr	r2, [r3, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	621a      	str	r2, [r3, #32]
}
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	40012c00 	.word	0x40012c00
 8006238:	40013400 	.word	0x40013400
 800623c:	40014000 	.word	0x40014000
 8006240:	40014400 	.word	0x40014400
 8006244:	40014800 	.word	0x40014800

08006248 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a1b      	ldr	r3, [r3, #32]
 8006256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800627a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f023 0303 	bic.w	r3, r3, #3
 8006282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4313      	orrs	r3, r2
 800628c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006294:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	021b      	lsls	r3, r3, #8
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	4313      	orrs	r3, r2
 80062a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a27      	ldr	r2, [pc, #156]	@ (8006344 <TIM_OC3_SetConfig+0xfc>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_OC3_SetConfig+0x6a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a26      	ldr	r2, [pc, #152]	@ (8006348 <TIM_OC3_SetConfig+0x100>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d10d      	bne.n	80062ce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	021b      	lsls	r3, r3, #8
 80062c0:	697a      	ldr	r2, [r7, #20]
 80062c2:	4313      	orrs	r3, r2
 80062c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006344 <TIM_OC3_SetConfig+0xfc>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d00f      	beq.n	80062f6 <TIM_OC3_SetConfig+0xae>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a1b      	ldr	r2, [pc, #108]	@ (8006348 <TIM_OC3_SetConfig+0x100>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d00b      	beq.n	80062f6 <TIM_OC3_SetConfig+0xae>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a1a      	ldr	r2, [pc, #104]	@ (800634c <TIM_OC3_SetConfig+0x104>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d007      	beq.n	80062f6 <TIM_OC3_SetConfig+0xae>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a19      	ldr	r2, [pc, #100]	@ (8006350 <TIM_OC3_SetConfig+0x108>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d003      	beq.n	80062f6 <TIM_OC3_SetConfig+0xae>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a18      	ldr	r2, [pc, #96]	@ (8006354 <TIM_OC3_SetConfig+0x10c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d113      	bne.n	800631e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	011b      	lsls	r3, r3, #4
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	4313      	orrs	r3, r2
 8006310:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	011b      	lsls	r3, r3, #4
 8006318:	693a      	ldr	r2, [r7, #16]
 800631a:	4313      	orrs	r3, r2
 800631c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	693a      	ldr	r2, [r7, #16]
 8006322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	68fa      	ldr	r2, [r7, #12]
 8006328:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	621a      	str	r2, [r3, #32]
}
 8006338:	bf00      	nop
 800633a:	371c      	adds	r7, #28
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr
 8006344:	40012c00 	.word	0x40012c00
 8006348:	40013400 	.word	0x40013400
 800634c:	40014000 	.word	0x40014000
 8006350:	40014400 	.word	0x40014400
 8006354:	40014800 	.word	0x40014800

08006358 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006358:	b480      	push	{r7}
 800635a:	b087      	sub	sp, #28
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006386:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800638a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4313      	orrs	r3, r2
 800639e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	031b      	lsls	r3, r3, #12
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a18      	ldr	r2, [pc, #96]	@ (8006418 <TIM_OC4_SetConfig+0xc0>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d00f      	beq.n	80063dc <TIM_OC4_SetConfig+0x84>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	4a17      	ldr	r2, [pc, #92]	@ (800641c <TIM_OC4_SetConfig+0xc4>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00b      	beq.n	80063dc <TIM_OC4_SetConfig+0x84>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	4a16      	ldr	r2, [pc, #88]	@ (8006420 <TIM_OC4_SetConfig+0xc8>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d007      	beq.n	80063dc <TIM_OC4_SetConfig+0x84>
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a15      	ldr	r2, [pc, #84]	@ (8006424 <TIM_OC4_SetConfig+0xcc>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d003      	beq.n	80063dc <TIM_OC4_SetConfig+0x84>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	4a14      	ldr	r2, [pc, #80]	@ (8006428 <TIM_OC4_SetConfig+0xd0>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d109      	bne.n	80063f0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	019b      	lsls	r3, r3, #6
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	697a      	ldr	r2, [r7, #20]
 80063f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685a      	ldr	r2, [r3, #4]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	621a      	str	r2, [r3, #32]
}
 800640a:	bf00      	nop
 800640c:	371c      	adds	r7, #28
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	40012c00 	.word	0x40012c00
 800641c:	40013400 	.word	0x40013400
 8006420:	40014000 	.word	0x40014000
 8006424:	40014400 	.word	0x40014400
 8006428:	40014800 	.word	0x40014800

0800642c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6a1b      	ldr	r3, [r3, #32]
 8006440:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800645a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800645e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006470:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	041b      	lsls	r3, r3, #16
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	4a17      	ldr	r2, [pc, #92]	@ (80064e0 <TIM_OC5_SetConfig+0xb4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d00f      	beq.n	80064a6 <TIM_OC5_SetConfig+0x7a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a16      	ldr	r2, [pc, #88]	@ (80064e4 <TIM_OC5_SetConfig+0xb8>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d00b      	beq.n	80064a6 <TIM_OC5_SetConfig+0x7a>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a15      	ldr	r2, [pc, #84]	@ (80064e8 <TIM_OC5_SetConfig+0xbc>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d007      	beq.n	80064a6 <TIM_OC5_SetConfig+0x7a>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a14      	ldr	r2, [pc, #80]	@ (80064ec <TIM_OC5_SetConfig+0xc0>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d003      	beq.n	80064a6 <TIM_OC5_SetConfig+0x7a>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a13      	ldr	r2, [pc, #76]	@ (80064f0 <TIM_OC5_SetConfig+0xc4>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d109      	bne.n	80064ba <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	021b      	lsls	r3, r3, #8
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	697a      	ldr	r2, [r7, #20]
 80064be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	621a      	str	r2, [r3, #32]
}
 80064d4:	bf00      	nop
 80064d6:	371c      	adds	r7, #28
 80064d8:	46bd      	mov	sp, r7
 80064da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064de:	4770      	bx	lr
 80064e0:	40012c00 	.word	0x40012c00
 80064e4:	40013400 	.word	0x40013400
 80064e8:	40014000 	.word	0x40014000
 80064ec:	40014400 	.word	0x40014400
 80064f0:	40014800 	.word	0x40014800

080064f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b087      	sub	sp, #28
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a1b      	ldr	r3, [r3, #32]
 8006502:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a1b      	ldr	r3, [r3, #32]
 8006508:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800651a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006522:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006526:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	021b      	lsls	r3, r3, #8
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4313      	orrs	r3, r2
 8006532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800653a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	051b      	lsls	r3, r3, #20
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	4313      	orrs	r3, r2
 8006546:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a18      	ldr	r2, [pc, #96]	@ (80065ac <TIM_OC6_SetConfig+0xb8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00f      	beq.n	8006570 <TIM_OC6_SetConfig+0x7c>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a17      	ldr	r2, [pc, #92]	@ (80065b0 <TIM_OC6_SetConfig+0xbc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00b      	beq.n	8006570 <TIM_OC6_SetConfig+0x7c>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a16      	ldr	r2, [pc, #88]	@ (80065b4 <TIM_OC6_SetConfig+0xc0>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d007      	beq.n	8006570 <TIM_OC6_SetConfig+0x7c>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a15      	ldr	r2, [pc, #84]	@ (80065b8 <TIM_OC6_SetConfig+0xc4>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d003      	beq.n	8006570 <TIM_OC6_SetConfig+0x7c>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a14      	ldr	r2, [pc, #80]	@ (80065bc <TIM_OC6_SetConfig+0xc8>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d109      	bne.n	8006584 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006576:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	029b      	lsls	r3, r3, #10
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	4313      	orrs	r3, r2
 8006582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	621a      	str	r2, [r3, #32]
}
 800659e:	bf00      	nop
 80065a0:	371c      	adds	r7, #28
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	40012c00 	.word	0x40012c00
 80065b0:	40013400 	.word	0x40013400
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40014400 	.word	0x40014400
 80065bc:	40014800 	.word	0x40014800

080065c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	6a1b      	ldr	r3, [r3, #32]
 80065d6:	f023 0201 	bic.w	r2, r3, #1
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	011b      	lsls	r3, r3, #4
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f023 030a 	bic.w	r3, r3, #10
 80065fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	4313      	orrs	r3, r2
 8006604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	621a      	str	r2, [r3, #32]
}
 8006612:	bf00      	nop
 8006614:	371c      	adds	r7, #28
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr

0800661e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800661e:	b480      	push	{r7}
 8006620:	b087      	sub	sp, #28
 8006622:	af00      	add	r7, sp, #0
 8006624:	60f8      	str	r0, [r7, #12]
 8006626:	60b9      	str	r1, [r7, #8]
 8006628:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6a1b      	ldr	r3, [r3, #32]
 8006634:	f023 0210 	bic.w	r2, r3, #16
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006648:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	031b      	lsls	r3, r3, #12
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	4313      	orrs	r3, r2
 8006652:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800665a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	4313      	orrs	r3, r2
 8006664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	621a      	str	r2, [r3, #32]
}
 8006672:	bf00      	nop
 8006674:	371c      	adds	r7, #28
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800667e:	b480      	push	{r7}
 8006680:	b085      	sub	sp, #20
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
 8006686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006696:	683a      	ldr	r2, [r7, #0]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	4313      	orrs	r3, r2
 800669c:	f043 0307 	orr.w	r3, r3, #7
 80066a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	68fa      	ldr	r2, [r7, #12]
 80066a6:	609a      	str	r2, [r3, #8]
}
 80066a8:	bf00      	nop
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b087      	sub	sp, #28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	607a      	str	r2, [r7, #4]
 80066c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	021a      	lsls	r2, r3, #8
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	431a      	orrs	r2, r3
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	4313      	orrs	r3, r2
 80066dc:	697a      	ldr	r2, [r7, #20]
 80066de:	4313      	orrs	r3, r2
 80066e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	697a      	ldr	r2, [r7, #20]
 80066e6:	609a      	str	r2, [r3, #8]
}
 80066e8:	bf00      	nop
 80066ea:	371c      	adds	r7, #28
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	f003 031f 	and.w	r3, r3, #31
 8006706:	2201      	movs	r2, #1
 8006708:	fa02 f303 	lsl.w	r3, r2, r3
 800670c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6a1a      	ldr	r2, [r3, #32]
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	43db      	mvns	r3, r3
 8006716:	401a      	ands	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6a1a      	ldr	r2, [r3, #32]
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	f003 031f 	and.w	r3, r3, #31
 8006726:	6879      	ldr	r1, [r7, #4]
 8006728:	fa01 f303 	lsl.w	r3, r1, r3
 800672c:	431a      	orrs	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
	...

08006740 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006740:	b480      	push	{r7}
 8006742:	b085      	sub	sp, #20
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006750:	2b01      	cmp	r3, #1
 8006752:	d101      	bne.n	8006758 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006754:	2302      	movs	r3, #2
 8006756:	e068      	b.n	800682a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2202      	movs	r2, #2
 8006764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a2e      	ldr	r2, [pc, #184]	@ (8006838 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d004      	beq.n	800678c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a2d      	ldr	r2, [pc, #180]	@ (800683c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d108      	bne.n	800679e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006792:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68fa      	ldr	r2, [r7, #12]
 80067ac:	4313      	orrs	r3, r2
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006838 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d01d      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ca:	d018      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a1b      	ldr	r2, [pc, #108]	@ (8006840 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d013      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a1a      	ldr	r2, [pc, #104]	@ (8006844 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d00e      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a18      	ldr	r2, [pc, #96]	@ (8006848 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d009      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a13      	ldr	r2, [pc, #76]	@ (800683c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d004      	beq.n	80067fe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a14      	ldr	r2, [pc, #80]	@ (800684c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d10c      	bne.n	8006818 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006804:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	4313      	orrs	r3, r2
 800680e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40012c00 	.word	0x40012c00
 800683c:	40013400 	.word	0x40013400
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800
 8006848:	40000c00 	.word	0x40000c00
 800684c:	40014000 	.word	0x40014000

08006850 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006850:	b480      	push	{r7}
 8006852:	b085      	sub	sp, #20
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006868:	2302      	movs	r3, #2
 800686a:	e065      	b.n	8006938 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	4313      	orrs	r3, r2
 8006880:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4313      	orrs	r3, r2
 800688e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	4313      	orrs	r3, r2
 800689c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	699b      	ldr	r3, [r3, #24]
 80068e0:	041b      	lsls	r3, r3, #16
 80068e2:	4313      	orrs	r3, r2
 80068e4:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a16      	ldr	r2, [pc, #88]	@ (8006944 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d004      	beq.n	80068fa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a14      	ldr	r2, [pc, #80]	@ (8006948 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d115      	bne.n	8006926 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006904:	051b      	lsls	r3, r3, #20
 8006906:	4313      	orrs	r3, r2
 8006908:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	4313      	orrs	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006936:	2300      	movs	r3, #0
}
 8006938:	4618      	mov	r0, r3
 800693a:	3714      	adds	r7, #20
 800693c:	46bd      	mov	sp, r7
 800693e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006942:	4770      	bx	lr
 8006944:	40012c00 	.word	0x40012c00
 8006948:	40013400 	.word	0x40013400

0800694c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d101      	bne.n	800695e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e042      	b.n	80069e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006964:	2b00      	cmp	r3, #0
 8006966:	d106      	bne.n	8006976 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7fa ff9d 	bl	80018b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2224      	movs	r2, #36	@ 0x24
 800697a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 0201 	bic.w	r2, r2, #1
 800698c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006992:	2b00      	cmp	r3, #0
 8006994:	d002      	beq.n	800699c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 fbb2 	bl	8007100 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f000 f8b3 	bl	8006b08 <UART_SetConfig>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80069a8:	2301      	movs	r3, #1
 80069aa:	e01b      	b.n	80069e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689a      	ldr	r2, [r3, #8]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f042 0201 	orr.w	r2, r2, #1
 80069da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fc31 	bl	8007244 <UART_CheckIdleState>
 80069e2:	4603      	mov	r3, r0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b08a      	sub	sp, #40	@ 0x28
 80069f0:	af02      	add	r7, sp, #8
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	603b      	str	r3, [r7, #0]
 80069f8:	4613      	mov	r3, r2
 80069fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a02:	2b20      	cmp	r3, #32
 8006a04:	d17b      	bne.n	8006afe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <HAL_UART_Transmit+0x26>
 8006a0c:	88fb      	ldrh	r3, [r7, #6]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e074      	b.n	8006b00 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2221      	movs	r2, #33	@ 0x21
 8006a22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a26:	f7fb fa9d 	bl	8001f64 <HAL_GetTick>
 8006a2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	88fa      	ldrh	r2, [r7, #6]
 8006a30:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	88fa      	ldrh	r2, [r7, #6]
 8006a38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a44:	d108      	bne.n	8006a58 <HAL_UART_Transmit+0x6c>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d104      	bne.n	8006a58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	61bb      	str	r3, [r7, #24]
 8006a56:	e003      	b.n	8006a60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a60:	e030      	b.n	8006ac4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	9300      	str	r3, [sp, #0]
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	2180      	movs	r1, #128	@ 0x80
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 fc93 	bl	8007398 <UART_WaitOnFlagUntilTimeout>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e03d      	b.n	8006b00 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d10b      	bne.n	8006aa2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	881a      	ldrh	r2, [r3, #0]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a96:	b292      	uxth	r2, r2
 8006a98:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	3302      	adds	r3, #2
 8006a9e:	61bb      	str	r3, [r7, #24]
 8006aa0:	e007      	b.n	8006ab2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aa2:	69fb      	ldr	r3, [r7, #28]
 8006aa4:	781a      	ldrb	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	3b01      	subs	r3, #1
 8006abc:	b29a      	uxth	r2, r3
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1c8      	bne.n	8006a62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	9300      	str	r3, [sp, #0]
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	2140      	movs	r1, #64	@ 0x40
 8006ada:	68f8      	ldr	r0, [r7, #12]
 8006adc:	f000 fc5c 	bl	8007398 <UART_WaitOnFlagUntilTimeout>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d005      	beq.n	8006af2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e006      	b.n	8006b00 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	e000      	b.n	8006b00 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006afe:	2302      	movs	r3, #2
  }
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3720      	adds	r7, #32
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b0c:	b08c      	sub	sp, #48	@ 0x30
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b12:	2300      	movs	r3, #0
 8006b14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	689a      	ldr	r2, [r3, #8]
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	431a      	orrs	r2, r3
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	431a      	orrs	r2, r3
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	4baa      	ldr	r3, [pc, #680]	@ (8006de0 <UART_SetConfig+0x2d8>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	6812      	ldr	r2, [r2, #0]
 8006b3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b40:	430b      	orrs	r3, r1
 8006b42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	68da      	ldr	r2, [r3, #12]
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	430a      	orrs	r2, r1
 8006b58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a9f      	ldr	r2, [pc, #636]	@ (8006de4 <UART_SetConfig+0x2dc>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d004      	beq.n	8006b74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b70:	4313      	orrs	r3, r2
 8006b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006b7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006b82:	697a      	ldr	r2, [r7, #20]
 8006b84:	6812      	ldr	r2, [r2, #0]
 8006b86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b88:	430b      	orrs	r3, r1
 8006b8a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b92:	f023 010f 	bic.w	r1, r3, #15
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a90      	ldr	r2, [pc, #576]	@ (8006de8 <UART_SetConfig+0x2e0>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d125      	bne.n	8006bf8 <UART_SetConfig+0xf0>
 8006bac:	4b8f      	ldr	r3, [pc, #572]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb2:	f003 0303 	and.w	r3, r3, #3
 8006bb6:	2b03      	cmp	r3, #3
 8006bb8:	d81a      	bhi.n	8006bf0 <UART_SetConfig+0xe8>
 8006bba:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc0 <UART_SetConfig+0xb8>)
 8006bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc0:	08006bd1 	.word	0x08006bd1
 8006bc4:	08006be1 	.word	0x08006be1
 8006bc8:	08006bd9 	.word	0x08006bd9
 8006bcc:	08006be9 	.word	0x08006be9
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bd6:	e116      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006bd8:	2302      	movs	r3, #2
 8006bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bde:	e112      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006be0:	2304      	movs	r3, #4
 8006be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006be6:	e10e      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006be8:	2308      	movs	r3, #8
 8006bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bee:	e10a      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006bf0:	2310      	movs	r3, #16
 8006bf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bf6:	e106      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a7c      	ldr	r2, [pc, #496]	@ (8006df0 <UART_SetConfig+0x2e8>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d138      	bne.n	8006c74 <UART_SetConfig+0x16c>
 8006c02:	4b7a      	ldr	r3, [pc, #488]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c08:	f003 030c 	and.w	r3, r3, #12
 8006c0c:	2b0c      	cmp	r3, #12
 8006c0e:	d82d      	bhi.n	8006c6c <UART_SetConfig+0x164>
 8006c10:	a201      	add	r2, pc, #4	@ (adr r2, 8006c18 <UART_SetConfig+0x110>)
 8006c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c16:	bf00      	nop
 8006c18:	08006c4d 	.word	0x08006c4d
 8006c1c:	08006c6d 	.word	0x08006c6d
 8006c20:	08006c6d 	.word	0x08006c6d
 8006c24:	08006c6d 	.word	0x08006c6d
 8006c28:	08006c5d 	.word	0x08006c5d
 8006c2c:	08006c6d 	.word	0x08006c6d
 8006c30:	08006c6d 	.word	0x08006c6d
 8006c34:	08006c6d 	.word	0x08006c6d
 8006c38:	08006c55 	.word	0x08006c55
 8006c3c:	08006c6d 	.word	0x08006c6d
 8006c40:	08006c6d 	.word	0x08006c6d
 8006c44:	08006c6d 	.word	0x08006c6d
 8006c48:	08006c65 	.word	0x08006c65
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c52:	e0d8      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006c54:	2302      	movs	r3, #2
 8006c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c5a:	e0d4      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006c5c:	2304      	movs	r3, #4
 8006c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c62:	e0d0      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006c64:	2308      	movs	r3, #8
 8006c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c6a:	e0cc      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006c6c:	2310      	movs	r3, #16
 8006c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c72:	e0c8      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a5e      	ldr	r2, [pc, #376]	@ (8006df4 <UART_SetConfig+0x2ec>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d125      	bne.n	8006cca <UART_SetConfig+0x1c2>
 8006c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c88:	2b30      	cmp	r3, #48	@ 0x30
 8006c8a:	d016      	beq.n	8006cba <UART_SetConfig+0x1b2>
 8006c8c:	2b30      	cmp	r3, #48	@ 0x30
 8006c8e:	d818      	bhi.n	8006cc2 <UART_SetConfig+0x1ba>
 8006c90:	2b20      	cmp	r3, #32
 8006c92:	d00a      	beq.n	8006caa <UART_SetConfig+0x1a2>
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	d814      	bhi.n	8006cc2 <UART_SetConfig+0x1ba>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d002      	beq.n	8006ca2 <UART_SetConfig+0x19a>
 8006c9c:	2b10      	cmp	r3, #16
 8006c9e:	d008      	beq.n	8006cb2 <UART_SetConfig+0x1aa>
 8006ca0:	e00f      	b.n	8006cc2 <UART_SetConfig+0x1ba>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca8:	e0ad      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006caa:	2302      	movs	r3, #2
 8006cac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb0:	e0a9      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006cb2:	2304      	movs	r3, #4
 8006cb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb8:	e0a5      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006cba:	2308      	movs	r3, #8
 8006cbc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cc0:	e0a1      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006cc2:	2310      	movs	r3, #16
 8006cc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cc8:	e09d      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a4a      	ldr	r2, [pc, #296]	@ (8006df8 <UART_SetConfig+0x2f0>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d125      	bne.n	8006d20 <UART_SetConfig+0x218>
 8006cd4:	4b45      	ldr	r3, [pc, #276]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cde:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ce0:	d016      	beq.n	8006d10 <UART_SetConfig+0x208>
 8006ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ce4:	d818      	bhi.n	8006d18 <UART_SetConfig+0x210>
 8006ce6:	2b80      	cmp	r3, #128	@ 0x80
 8006ce8:	d00a      	beq.n	8006d00 <UART_SetConfig+0x1f8>
 8006cea:	2b80      	cmp	r3, #128	@ 0x80
 8006cec:	d814      	bhi.n	8006d18 <UART_SetConfig+0x210>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <UART_SetConfig+0x1f0>
 8006cf2:	2b40      	cmp	r3, #64	@ 0x40
 8006cf4:	d008      	beq.n	8006d08 <UART_SetConfig+0x200>
 8006cf6:	e00f      	b.n	8006d18 <UART_SetConfig+0x210>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cfe:	e082      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d00:	2302      	movs	r3, #2
 8006d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d06:	e07e      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d08:	2304      	movs	r3, #4
 8006d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d0e:	e07a      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d10:	2308      	movs	r3, #8
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d16:	e076      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d18:	2310      	movs	r3, #16
 8006d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d1e:	e072      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a35      	ldr	r2, [pc, #212]	@ (8006dfc <UART_SetConfig+0x2f4>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d12a      	bne.n	8006d80 <UART_SetConfig+0x278>
 8006d2a:	4b30      	ldr	r3, [pc, #192]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d38:	d01a      	beq.n	8006d70 <UART_SetConfig+0x268>
 8006d3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d3e:	d81b      	bhi.n	8006d78 <UART_SetConfig+0x270>
 8006d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d44:	d00c      	beq.n	8006d60 <UART_SetConfig+0x258>
 8006d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d4a:	d815      	bhi.n	8006d78 <UART_SetConfig+0x270>
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d003      	beq.n	8006d58 <UART_SetConfig+0x250>
 8006d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d54:	d008      	beq.n	8006d68 <UART_SetConfig+0x260>
 8006d56:	e00f      	b.n	8006d78 <UART_SetConfig+0x270>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d5e:	e052      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d60:	2302      	movs	r3, #2
 8006d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d66:	e04e      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d68:	2304      	movs	r3, #4
 8006d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d6e:	e04a      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d70:	2308      	movs	r3, #8
 8006d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d76:	e046      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d78:	2310      	movs	r3, #16
 8006d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d7e:	e042      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <UART_SetConfig+0x2dc>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d13a      	bne.n	8006e00 <UART_SetConfig+0x2f8>
 8006d8a:	4b18      	ldr	r3, [pc, #96]	@ (8006dec <UART_SetConfig+0x2e4>)
 8006d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d98:	d01a      	beq.n	8006dd0 <UART_SetConfig+0x2c8>
 8006d9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d9e:	d81b      	bhi.n	8006dd8 <UART_SetConfig+0x2d0>
 8006da0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006da4:	d00c      	beq.n	8006dc0 <UART_SetConfig+0x2b8>
 8006da6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006daa:	d815      	bhi.n	8006dd8 <UART_SetConfig+0x2d0>
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d003      	beq.n	8006db8 <UART_SetConfig+0x2b0>
 8006db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006db4:	d008      	beq.n	8006dc8 <UART_SetConfig+0x2c0>
 8006db6:	e00f      	b.n	8006dd8 <UART_SetConfig+0x2d0>
 8006db8:	2300      	movs	r3, #0
 8006dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dbe:	e022      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc6:	e01e      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dce:	e01a      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd6:	e016      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e012      	b.n	8006e06 <UART_SetConfig+0x2fe>
 8006de0:	cfff69f3 	.word	0xcfff69f3
 8006de4:	40008000 	.word	0x40008000
 8006de8:	40013800 	.word	0x40013800
 8006dec:	40021000 	.word	0x40021000
 8006df0:	40004400 	.word	0x40004400
 8006df4:	40004800 	.word	0x40004800
 8006df8:	40004c00 	.word	0x40004c00
 8006dfc:	40005000 	.word	0x40005000
 8006e00:	2310      	movs	r3, #16
 8006e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4aae      	ldr	r2, [pc, #696]	@ (80070c4 <UART_SetConfig+0x5bc>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	f040 8097 	bne.w	8006f40 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e16:	2b08      	cmp	r3, #8
 8006e18:	d823      	bhi.n	8006e62 <UART_SetConfig+0x35a>
 8006e1a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e20 <UART_SetConfig+0x318>)
 8006e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e20:	08006e45 	.word	0x08006e45
 8006e24:	08006e63 	.word	0x08006e63
 8006e28:	08006e4d 	.word	0x08006e4d
 8006e2c:	08006e63 	.word	0x08006e63
 8006e30:	08006e53 	.word	0x08006e53
 8006e34:	08006e63 	.word	0x08006e63
 8006e38:	08006e63 	.word	0x08006e63
 8006e3c:	08006e63 	.word	0x08006e63
 8006e40:	08006e5b 	.word	0x08006e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e44:	f7fc fccc 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 8006e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e4a:	e010      	b.n	8006e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e4c:	4b9e      	ldr	r3, [pc, #632]	@ (80070c8 <UART_SetConfig+0x5c0>)
 8006e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e50:	e00d      	b.n	8006e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e52:	f7fc fc2d 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8006e56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e58:	e009      	b.n	8006e6e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e60:	e005      	b.n	8006e6e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 8130 	beq.w	80070d6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	4a94      	ldr	r2, [pc, #592]	@ (80070cc <UART_SetConfig+0x5c4>)
 8006e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e80:	461a      	mov	r2, r3
 8006e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e88:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	005b      	lsls	r3, r3, #1
 8006e92:	4413      	add	r3, r2
 8006e94:	69ba      	ldr	r2, [r7, #24]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d305      	bcc.n	8006ea6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ea0:	69ba      	ldr	r2, [r7, #24]
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d903      	bls.n	8006eae <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006eac:	e113      	b.n	80070d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	60bb      	str	r3, [r7, #8]
 8006eb4:	60fa      	str	r2, [r7, #12]
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eba:	4a84      	ldr	r2, [pc, #528]	@ (80070cc <UART_SetConfig+0x5c4>)
 8006ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	603b      	str	r3, [r7, #0]
 8006ec6:	607a      	str	r2, [r7, #4]
 8006ec8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ecc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006ed0:	f7f9 f9e6 	bl	80002a0 <__aeabi_uldivmod>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	460b      	mov	r3, r1
 8006ed8:	4610      	mov	r0, r2
 8006eda:	4619      	mov	r1, r3
 8006edc:	f04f 0200 	mov.w	r2, #0
 8006ee0:	f04f 0300 	mov.w	r3, #0
 8006ee4:	020b      	lsls	r3, r1, #8
 8006ee6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006eea:	0202      	lsls	r2, r0, #8
 8006eec:	6979      	ldr	r1, [r7, #20]
 8006eee:	6849      	ldr	r1, [r1, #4]
 8006ef0:	0849      	lsrs	r1, r1, #1
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	460c      	mov	r4, r1
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	eb12 0804 	adds.w	r8, r2, r4
 8006efc:	eb43 0905 	adc.w	r9, r3, r5
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	469a      	mov	sl, r3
 8006f08:	4693      	mov	fp, r2
 8006f0a:	4652      	mov	r2, sl
 8006f0c:	465b      	mov	r3, fp
 8006f0e:	4640      	mov	r0, r8
 8006f10:	4649      	mov	r1, r9
 8006f12:	f7f9 f9c5 	bl	80002a0 <__aeabi_uldivmod>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4613      	mov	r3, r2
 8006f1c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f1e:	6a3b      	ldr	r3, [r7, #32]
 8006f20:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f24:	d308      	bcc.n	8006f38 <UART_SetConfig+0x430>
 8006f26:	6a3b      	ldr	r3, [r7, #32]
 8006f28:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f2c:	d204      	bcs.n	8006f38 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6a3a      	ldr	r2, [r7, #32]
 8006f34:	60da      	str	r2, [r3, #12]
 8006f36:	e0ce      	b.n	80070d6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f3e:	e0ca      	b.n	80070d6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f48:	d166      	bne.n	8007018 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006f4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f4e:	2b08      	cmp	r3, #8
 8006f50:	d827      	bhi.n	8006fa2 <UART_SetConfig+0x49a>
 8006f52:	a201      	add	r2, pc, #4	@ (adr r2, 8006f58 <UART_SetConfig+0x450>)
 8006f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f58:	08006f7d 	.word	0x08006f7d
 8006f5c:	08006f85 	.word	0x08006f85
 8006f60:	08006f8d 	.word	0x08006f8d
 8006f64:	08006fa3 	.word	0x08006fa3
 8006f68:	08006f93 	.word	0x08006f93
 8006f6c:	08006fa3 	.word	0x08006fa3
 8006f70:	08006fa3 	.word	0x08006fa3
 8006f74:	08006fa3 	.word	0x08006fa3
 8006f78:	08006f9b 	.word	0x08006f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f7c:	f7fc fc30 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 8006f80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f82:	e014      	b.n	8006fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f84:	f7fc fc42 	bl	800380c <HAL_RCC_GetPCLK2Freq>
 8006f88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f8a:	e010      	b.n	8006fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f8c:	4b4e      	ldr	r3, [pc, #312]	@ (80070c8 <UART_SetConfig+0x5c0>)
 8006f8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f90:	e00d      	b.n	8006fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f92:	f7fc fb8d 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8006f96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f98:	e009      	b.n	8006fae <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fa0:	e005      	b.n	8006fae <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006fac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 8090 	beq.w	80070d6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fba:	4a44      	ldr	r2, [pc, #272]	@ (80070cc <UART_SetConfig+0x5c4>)
 8006fbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fc8:	005a      	lsls	r2, r3, #1
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	085b      	lsrs	r3, r3, #1
 8006fd0:	441a      	add	r2, r3
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fda:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fdc:	6a3b      	ldr	r3, [r7, #32]
 8006fde:	2b0f      	cmp	r3, #15
 8006fe0:	d916      	bls.n	8007010 <UART_SetConfig+0x508>
 8006fe2:	6a3b      	ldr	r3, [r7, #32]
 8006fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fe8:	d212      	bcs.n	8007010 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fea:	6a3b      	ldr	r3, [r7, #32]
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	f023 030f 	bic.w	r3, r3, #15
 8006ff2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ff4:	6a3b      	ldr	r3, [r7, #32]
 8006ff6:	085b      	lsrs	r3, r3, #1
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	f003 0307 	and.w	r3, r3, #7
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	8bfb      	ldrh	r3, [r7, #30]
 8007002:	4313      	orrs	r3, r2
 8007004:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	8bfa      	ldrh	r2, [r7, #30]
 800700c:	60da      	str	r2, [r3, #12]
 800700e:	e062      	b.n	80070d6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007016:	e05e      	b.n	80070d6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007018:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800701c:	2b08      	cmp	r3, #8
 800701e:	d828      	bhi.n	8007072 <UART_SetConfig+0x56a>
 8007020:	a201      	add	r2, pc, #4	@ (adr r2, 8007028 <UART_SetConfig+0x520>)
 8007022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007026:	bf00      	nop
 8007028:	0800704d 	.word	0x0800704d
 800702c:	08007055 	.word	0x08007055
 8007030:	0800705d 	.word	0x0800705d
 8007034:	08007073 	.word	0x08007073
 8007038:	08007063 	.word	0x08007063
 800703c:	08007073 	.word	0x08007073
 8007040:	08007073 	.word	0x08007073
 8007044:	08007073 	.word	0x08007073
 8007048:	0800706b 	.word	0x0800706b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800704c:	f7fc fbc8 	bl	80037e0 <HAL_RCC_GetPCLK1Freq>
 8007050:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007052:	e014      	b.n	800707e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007054:	f7fc fbda 	bl	800380c <HAL_RCC_GetPCLK2Freq>
 8007058:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800705a:	e010      	b.n	800707e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800705c:	4b1a      	ldr	r3, [pc, #104]	@ (80070c8 <UART_SetConfig+0x5c0>)
 800705e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007060:	e00d      	b.n	800707e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007062:	f7fc fb25 	bl	80036b0 <HAL_RCC_GetSysClockFreq>
 8007066:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007068:	e009      	b.n	800707e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800706a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800706e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007070:	e005      	b.n	800707e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007072:	2300      	movs	r3, #0
 8007074:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800707c:	bf00      	nop
    }

    if (pclk != 0U)
 800707e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007080:	2b00      	cmp	r3, #0
 8007082:	d028      	beq.n	80070d6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007088:	4a10      	ldr	r2, [pc, #64]	@ (80070cc <UART_SetConfig+0x5c4>)
 800708a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800708e:	461a      	mov	r2, r3
 8007090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007092:	fbb3 f2f2 	udiv	r2, r3, r2
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	085b      	lsrs	r3, r3, #1
 800709c:	441a      	add	r2, r3
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070a8:	6a3b      	ldr	r3, [r7, #32]
 80070aa:	2b0f      	cmp	r3, #15
 80070ac:	d910      	bls.n	80070d0 <UART_SetConfig+0x5c8>
 80070ae:	6a3b      	ldr	r3, [r7, #32]
 80070b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b4:	d20c      	bcs.n	80070d0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	60da      	str	r2, [r3, #12]
 80070c0:	e009      	b.n	80070d6 <UART_SetConfig+0x5ce>
 80070c2:	bf00      	nop
 80070c4:	40008000 	.word	0x40008000
 80070c8:	00f42400 	.word	0x00f42400
 80070cc:	0800b92c 	.word	0x0800b92c
      }
      else
      {
        ret = HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2201      	movs	r2, #1
 80070da:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	2200      	movs	r2, #0
 80070ea:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	2200      	movs	r2, #0
 80070f0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80070f2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3730      	adds	r7, #48	@ 0x30
 80070fa:	46bd      	mov	sp, r7
 80070fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007100 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800710c:	f003 0308 	and.w	r3, r3, #8
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	430a      	orrs	r2, r1
 8007128:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800712e:	f003 0301 	and.w	r3, r3, #1
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00a      	beq.n	800714c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00a      	beq.n	800716e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007172:	f003 0304 	and.w	r3, r3, #4
 8007176:	2b00      	cmp	r3, #0
 8007178:	d00a      	beq.n	8007190 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	430a      	orrs	r2, r1
 800718e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007194:	f003 0310 	and.w	r3, r3, #16
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00a      	beq.n	80071b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b6:	f003 0320 	and.w	r3, r3, #32
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d01a      	beq.n	8007216 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	430a      	orrs	r2, r1
 80071f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071fe:	d10a      	bne.n	8007216 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	430a      	orrs	r2, r1
 8007214:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800721e:	2b00      	cmp	r3, #0
 8007220:	d00a      	beq.n	8007238 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	430a      	orrs	r2, r1
 8007236:	605a      	str	r2, [r3, #4]
  }
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b098      	sub	sp, #96	@ 0x60
 8007248:	af02      	add	r7, sp, #8
 800724a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007254:	f7fa fe86 	bl	8001f64 <HAL_GetTick>
 8007258:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 0308 	and.w	r3, r3, #8
 8007264:	2b08      	cmp	r3, #8
 8007266:	d12f      	bne.n	80072c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007268:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007270:	2200      	movs	r2, #0
 8007272:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 f88e 	bl	8007398 <UART_WaitOnFlagUntilTimeout>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d022      	beq.n	80072c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728a:	e853 3f00 	ldrex	r3, [r3]
 800728e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007290:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007292:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007296:	653b      	str	r3, [r7, #80]	@ 0x50
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072a8:	e841 2300 	strex	r3, r2, [r1]
 80072ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d1e6      	bne.n	8007282 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2220      	movs	r2, #32
 80072b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072c4:	2303      	movs	r3, #3
 80072c6:	e063      	b.n	8007390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b04      	cmp	r3, #4
 80072d4:	d149      	bne.n	800736a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072de:	2200      	movs	r2, #0
 80072e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f000 f857 	bl	8007398 <UART_WaitOnFlagUntilTimeout>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d03c      	beq.n	800736a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	623b      	str	r3, [r7, #32]
   return(result);
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007304:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800730e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007310:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800731c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e6      	bne.n	80072f0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3308      	adds	r3, #8
 8007328:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	e853 3f00 	ldrex	r3, [r3]
 8007330:	60fb      	str	r3, [r7, #12]
   return(result);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f023 0301 	bic.w	r3, r3, #1
 8007338:	64bb      	str	r3, [r7, #72]	@ 0x48
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3308      	adds	r3, #8
 8007340:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007342:	61fa      	str	r2, [r7, #28]
 8007344:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007346:	69b9      	ldr	r1, [r7, #24]
 8007348:	69fa      	ldr	r2, [r7, #28]
 800734a:	e841 2300 	strex	r3, r2, [r1]
 800734e:	617b      	str	r3, [r7, #20]
   return(result);
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1e5      	bne.n	8007322 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2220      	movs	r2, #32
 800735a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e012      	b.n	8007390 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2220      	movs	r2, #32
 800736e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2220      	movs	r2, #32
 8007376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3758      	adds	r7, #88	@ 0x58
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	603b      	str	r3, [r7, #0]
 80073a4:	4613      	mov	r3, r2
 80073a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073a8:	e04f      	b.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073b0:	d04b      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073b2:	f7fa fdd7 	bl	8001f64 <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	69ba      	ldr	r2, [r7, #24]
 80073be:	429a      	cmp	r2, r3
 80073c0:	d302      	bcc.n	80073c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d101      	bne.n	80073cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e04e      	b.n	800746a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0304 	and.w	r3, r3, #4
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d037      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	2b80      	cmp	r3, #128	@ 0x80
 80073de:	d034      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b40      	cmp	r3, #64	@ 0x40
 80073e4:	d031      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	69db      	ldr	r3, [r3, #28]
 80073ec:	f003 0308 	and.w	r3, r3, #8
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d110      	bne.n	8007416 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2208      	movs	r2, #8
 80073fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 f838 	bl	8007472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2208      	movs	r2, #8
 8007406:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007412:	2301      	movs	r3, #1
 8007414:	e029      	b.n	800746a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007420:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007424:	d111      	bne.n	800744a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800742e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f000 f81e 	bl	8007472 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2220      	movs	r2, #32
 800743a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2200      	movs	r2, #0
 8007442:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e00f      	b.n	800746a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69da      	ldr	r2, [r3, #28]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	4013      	ands	r3, r2
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	429a      	cmp	r2, r3
 8007458:	bf0c      	ite	eq
 800745a:	2301      	moveq	r3, #1
 800745c:	2300      	movne	r3, #0
 800745e:	b2db      	uxtb	r3, r3
 8007460:	461a      	mov	r2, r3
 8007462:	79fb      	ldrb	r3, [r7, #7]
 8007464:	429a      	cmp	r2, r3
 8007466:	d0a0      	beq.n	80073aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3710      	adds	r7, #16
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007472:	b480      	push	{r7}
 8007474:	b095      	sub	sp, #84	@ 0x54
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800748e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	461a      	mov	r2, r3
 8007496:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007498:	643b      	str	r3, [r7, #64]	@ 0x40
 800749a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800749e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074a0:	e841 2300 	strex	r3, r2, [r1]
 80074a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d1e6      	bne.n	800747a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3308      	adds	r3, #8
 80074b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b4:	6a3b      	ldr	r3, [r7, #32]
 80074b6:	e853 3f00 	ldrex	r3, [r3]
 80074ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074c2:	f023 0301 	bic.w	r3, r3, #1
 80074c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3308      	adds	r3, #8
 80074ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e3      	bne.n	80074ac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d118      	bne.n	800751e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	f023 0310 	bic.w	r3, r3, #16
 8007500:	647b      	str	r3, [r7, #68]	@ 0x44
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	461a      	mov	r2, r3
 8007508:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800750a:	61bb      	str	r3, [r7, #24]
 800750c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750e:	6979      	ldr	r1, [r7, #20]
 8007510:	69ba      	ldr	r2, [r7, #24]
 8007512:	e841 2300 	strex	r3, r2, [r1]
 8007516:	613b      	str	r3, [r7, #16]
   return(result);
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d1e6      	bne.n	80074ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2220      	movs	r2, #32
 8007522:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007532:	bf00      	nop
 8007534:	3754      	adds	r7, #84	@ 0x54
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr

0800753e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800753e:	b480      	push	{r7}
 8007540:	b085      	sub	sp, #20
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800754c:	2b01      	cmp	r3, #1
 800754e:	d101      	bne.n	8007554 <HAL_UARTEx_DisableFifoMode+0x16>
 8007550:	2302      	movs	r3, #2
 8007552:	e027      	b.n	80075a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2224      	movs	r2, #36	@ 0x24
 8007560:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f022 0201 	bic.w	r2, r2, #1
 800757a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007582:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	68fa      	ldr	r2, [r7, #12]
 8007590:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2220      	movs	r2, #32
 8007596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3714      	adds	r7, #20
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b084      	sub	sp, #16
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e02d      	b.n	8007624 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2224      	movs	r2, #36	@ 0x24
 80075d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 0201 	bic.w	r2, r2, #1
 80075ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	683a      	ldr	r2, [r7, #0]
 8007600:	430a      	orrs	r2, r1
 8007602:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 f84f 	bl	80076a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2220      	movs	r2, #32
 8007616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800763c:	2b01      	cmp	r3, #1
 800763e:	d101      	bne.n	8007644 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007640:	2302      	movs	r3, #2
 8007642:	e02d      	b.n	80076a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2224      	movs	r2, #36	@ 0x24
 8007650:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f022 0201 	bic.w	r2, r2, #1
 800766a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 f811 	bl	80076a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2220      	movs	r2, #32
 8007692:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d108      	bne.n	80076ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80076c8:	e031      	b.n	800772e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80076ca:	2308      	movs	r3, #8
 80076cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80076ce:	2308      	movs	r3, #8
 80076d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	0e5b      	lsrs	r3, r3, #25
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	f003 0307 	and.w	r3, r3, #7
 80076e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	0f5b      	lsrs	r3, r3, #29
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	f003 0307 	and.w	r3, r3, #7
 80076f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80076f2:	7bbb      	ldrb	r3, [r7, #14]
 80076f4:	7b3a      	ldrb	r2, [r7, #12]
 80076f6:	4911      	ldr	r1, [pc, #68]	@ (800773c <UARTEx_SetNbDataToProcess+0x94>)
 80076f8:	5c8a      	ldrb	r2, [r1, r2]
 80076fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80076fe:	7b3a      	ldrb	r2, [r7, #12]
 8007700:	490f      	ldr	r1, [pc, #60]	@ (8007740 <UARTEx_SetNbDataToProcess+0x98>)
 8007702:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007704:	fb93 f3f2 	sdiv	r3, r3, r2
 8007708:	b29a      	uxth	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007710:	7bfb      	ldrb	r3, [r7, #15]
 8007712:	7b7a      	ldrb	r2, [r7, #13]
 8007714:	4909      	ldr	r1, [pc, #36]	@ (800773c <UARTEx_SetNbDataToProcess+0x94>)
 8007716:	5c8a      	ldrb	r2, [r1, r2]
 8007718:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800771c:	7b7a      	ldrb	r2, [r7, #13]
 800771e:	4908      	ldr	r1, [pc, #32]	@ (8007740 <UARTEx_SetNbDataToProcess+0x98>)
 8007720:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007722:	fb93 f3f2 	sdiv	r3, r3, r2
 8007726:	b29a      	uxth	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800772e:	bf00      	nop
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	0800b944 	.word	0x0800b944
 8007740:	0800b94c 	.word	0x0800b94c

08007744 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007744:	b480      	push	{r7}
 8007746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007748:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800774a:	4618      	mov	r0, r3
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	4603      	mov	r3, r0
 800775c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800775e:	79fb      	ldrb	r3, [r7, #7]
 8007760:	4a08      	ldr	r2, [pc, #32]	@ (8007784 <disk_status+0x30>)
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	4413      	add	r3, r2
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	79fa      	ldrb	r2, [r7, #7]
 800776c:	4905      	ldr	r1, [pc, #20]	@ (8007784 <disk_status+0x30>)
 800776e:	440a      	add	r2, r1
 8007770:	7a12      	ldrb	r2, [r2, #8]
 8007772:	4610      	mov	r0, r2
 8007774:	4798      	blx	r3
 8007776:	4603      	mov	r3, r0
 8007778:	73fb      	strb	r3, [r7, #15]
  return stat;
 800777a:	7bfb      	ldrb	r3, [r7, #15]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	20054028 	.word	0x20054028

08007788 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	4603      	mov	r3, r0
 8007790:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007792:	2300      	movs	r3, #0
 8007794:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007796:	79fb      	ldrb	r3, [r7, #7]
 8007798:	4a0d      	ldr	r2, [pc, #52]	@ (80077d0 <disk_initialize+0x48>)
 800779a:	5cd3      	ldrb	r3, [r2, r3]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d111      	bne.n	80077c4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80077a0:	79fb      	ldrb	r3, [r7, #7]
 80077a2:	4a0b      	ldr	r2, [pc, #44]	@ (80077d0 <disk_initialize+0x48>)
 80077a4:	2101      	movs	r1, #1
 80077a6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80077a8:	79fb      	ldrb	r3, [r7, #7]
 80077aa:	4a09      	ldr	r2, [pc, #36]	@ (80077d0 <disk_initialize+0x48>)
 80077ac:	009b      	lsls	r3, r3, #2
 80077ae:	4413      	add	r3, r2
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	79fa      	ldrb	r2, [r7, #7]
 80077b6:	4906      	ldr	r1, [pc, #24]	@ (80077d0 <disk_initialize+0x48>)
 80077b8:	440a      	add	r2, r1
 80077ba:	7a12      	ldrb	r2, [r2, #8]
 80077bc:	4610      	mov	r0, r2
 80077be:	4798      	blx	r3
 80077c0:	4603      	mov	r3, r0
 80077c2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80077c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}
 80077ce:	bf00      	nop
 80077d0:	20054028 	.word	0x20054028

080077d4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80077d4:	b590      	push	{r4, r7, lr}
 80077d6:	b087      	sub	sp, #28
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60b9      	str	r1, [r7, #8]
 80077dc:	607a      	str	r2, [r7, #4]
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	4603      	mov	r3, r0
 80077e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	4a0a      	ldr	r2, [pc, #40]	@ (8007810 <disk_read+0x3c>)
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4413      	add	r3, r2
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	689c      	ldr	r4, [r3, #8]
 80077f0:	7bfb      	ldrb	r3, [r7, #15]
 80077f2:	4a07      	ldr	r2, [pc, #28]	@ (8007810 <disk_read+0x3c>)
 80077f4:	4413      	add	r3, r2
 80077f6:	7a18      	ldrb	r0, [r3, #8]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	68b9      	ldr	r1, [r7, #8]
 80077fe:	47a0      	blx	r4
 8007800:	4603      	mov	r3, r0
 8007802:	75fb      	strb	r3, [r7, #23]
  return res;
 8007804:	7dfb      	ldrb	r3, [r7, #23]
}
 8007806:	4618      	mov	r0, r3
 8007808:	371c      	adds	r7, #28
 800780a:	46bd      	mov	sp, r7
 800780c:	bd90      	pop	{r4, r7, pc}
 800780e:	bf00      	nop
 8007810:	20054028 	.word	0x20054028

08007814 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007814:	b590      	push	{r4, r7, lr}
 8007816:	b087      	sub	sp, #28
 8007818:	af00      	add	r7, sp, #0
 800781a:	60b9      	str	r1, [r7, #8]
 800781c:	607a      	str	r2, [r7, #4]
 800781e:	603b      	str	r3, [r7, #0]
 8007820:	4603      	mov	r3, r0
 8007822:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007824:	7bfb      	ldrb	r3, [r7, #15]
 8007826:	4a0a      	ldr	r2, [pc, #40]	@ (8007850 <disk_write+0x3c>)
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	68dc      	ldr	r4, [r3, #12]
 8007830:	7bfb      	ldrb	r3, [r7, #15]
 8007832:	4a07      	ldr	r2, [pc, #28]	@ (8007850 <disk_write+0x3c>)
 8007834:	4413      	add	r3, r2
 8007836:	7a18      	ldrb	r0, [r3, #8]
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	687a      	ldr	r2, [r7, #4]
 800783c:	68b9      	ldr	r1, [r7, #8]
 800783e:	47a0      	blx	r4
 8007840:	4603      	mov	r3, r0
 8007842:	75fb      	strb	r3, [r7, #23]
  return res;
 8007844:	7dfb      	ldrb	r3, [r7, #23]
}
 8007846:	4618      	mov	r0, r3
 8007848:	371c      	adds	r7, #28
 800784a:	46bd      	mov	sp, r7
 800784c:	bd90      	pop	{r4, r7, pc}
 800784e:	bf00      	nop
 8007850:	20054028 	.word	0x20054028

08007854 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	4603      	mov	r3, r0
 800785c:	603a      	str	r2, [r7, #0]
 800785e:	71fb      	strb	r3, [r7, #7]
 8007860:	460b      	mov	r3, r1
 8007862:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	4a09      	ldr	r2, [pc, #36]	@ (800788c <disk_ioctl+0x38>)
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	4413      	add	r3, r2
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	79fa      	ldrb	r2, [r7, #7]
 8007872:	4906      	ldr	r1, [pc, #24]	@ (800788c <disk_ioctl+0x38>)
 8007874:	440a      	add	r2, r1
 8007876:	7a10      	ldrb	r0, [r2, #8]
 8007878:	79b9      	ldrb	r1, [r7, #6]
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	4798      	blx	r3
 800787e:	4603      	mov	r3, r0
 8007880:	73fb      	strb	r3, [r7, #15]
  return res;
 8007882:	7bfb      	ldrb	r3, [r7, #15]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	20054028 	.word	0x20054028

08007890 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007890:	b480      	push	{r7}
 8007892:	b085      	sub	sp, #20
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	3301      	adds	r3, #1
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80078a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078a4:	021b      	lsls	r3, r3, #8
 80078a6:	b21a      	sxth	r2, r3
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	b21b      	sxth	r3, r3
 80078ae:	4313      	orrs	r3, r2
 80078b0:	b21b      	sxth	r3, r3
 80078b2:	81fb      	strh	r3, [r7, #14]
	return rv;
 80078b4:	89fb      	ldrh	r3, [r7, #14]
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3714      	adds	r7, #20
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr

080078c2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80078c2:	b480      	push	{r7}
 80078c4:	b085      	sub	sp, #20
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	3303      	adds	r3, #3
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	021b      	lsls	r3, r3, #8
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	3202      	adds	r2, #2
 80078da:	7812      	ldrb	r2, [r2, #0]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	021b      	lsls	r3, r3, #8
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	3201      	adds	r2, #1
 80078e8:	7812      	ldrb	r2, [r2, #0]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	021b      	lsls	r3, r3, #8
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	7812      	ldrb	r2, [r2, #0]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]
	return rv;
 80078fa:	68fb      	ldr	r3, [r7, #12]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3714      	adds	r7, #20
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
 8007910:	460b      	mov	r3, r1
 8007912:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	1c5a      	adds	r2, r3, #1
 8007918:	607a      	str	r2, [r7, #4]
 800791a:	887a      	ldrh	r2, [r7, #2]
 800791c:	b2d2      	uxtb	r2, r2
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	887b      	ldrh	r3, [r7, #2]
 8007922:	0a1b      	lsrs	r3, r3, #8
 8007924:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	607a      	str	r2, [r7, #4]
 800792c:	887a      	ldrh	r2, [r7, #2]
 800792e:	b2d2      	uxtb	r2, r2
 8007930:	701a      	strb	r2, [r3, #0]
}
 8007932:	bf00      	nop
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800793e:	b480      	push	{r7}
 8007940:	b083      	sub	sp, #12
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
 8007946:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	1c5a      	adds	r2, r3, #1
 800794c:	607a      	str	r2, [r7, #4]
 800794e:	683a      	ldr	r2, [r7, #0]
 8007950:	b2d2      	uxtb	r2, r2
 8007952:	701a      	strb	r2, [r3, #0]
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	0a1b      	lsrs	r3, r3, #8
 8007958:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	1c5a      	adds	r2, r3, #1
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	683a      	ldr	r2, [r7, #0]
 8007962:	b2d2      	uxtb	r2, r2
 8007964:	701a      	strb	r2, [r3, #0]
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	0a1b      	lsrs	r3, r3, #8
 800796a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	1c5a      	adds	r2, r3, #1
 8007970:	607a      	str	r2, [r7, #4]
 8007972:	683a      	ldr	r2, [r7, #0]
 8007974:	b2d2      	uxtb	r2, r2
 8007976:	701a      	strb	r2, [r3, #0]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	0a1b      	lsrs	r3, r3, #8
 800797c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	1c5a      	adds	r2, r3, #1
 8007982:	607a      	str	r2, [r7, #4]
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]
}
 800798a:	bf00      	nop
 800798c:	370c      	adds	r7, #12
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007996:	b480      	push	{r7}
 8007998:	b087      	sub	sp, #28
 800799a:	af00      	add	r7, sp, #0
 800799c:	60f8      	str	r0, [r7, #12]
 800799e:	60b9      	str	r1, [r7, #8]
 80079a0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00d      	beq.n	80079cc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	1c53      	adds	r3, r2, #1
 80079b4:	613b      	str	r3, [r7, #16]
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	1c59      	adds	r1, r3, #1
 80079ba:	6179      	str	r1, [r7, #20]
 80079bc:	7812      	ldrb	r2, [r2, #0]
 80079be:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	3b01      	subs	r3, #1
 80079c4:	607b      	str	r3, [r7, #4]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1f1      	bne.n	80079b0 <mem_cpy+0x1a>
	}
}
 80079cc:	bf00      	nop
 80079ce:	371c      	adds	r7, #28
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	617a      	str	r2, [r7, #20]
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	b2d2      	uxtb	r2, r2
 80079f2:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	3b01      	subs	r3, #1
 80079f8:	607b      	str	r3, [r7, #4]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1f3      	bne.n	80079e8 <mem_set+0x10>
}
 8007a00:	bf00      	nop
 8007a02:	bf00      	nop
 8007a04:	371c      	adds	r7, #28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007a0e:	b480      	push	{r7}
 8007a10:	b089      	sub	sp, #36	@ 0x24
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	60f8      	str	r0, [r7, #12]
 8007a16:	60b9      	str	r1, [r7, #8]
 8007a18:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	61fb      	str	r3, [r7, #28]
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007a22:	2300      	movs	r3, #0
 8007a24:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	1c5a      	adds	r2, r3, #1
 8007a2a:	61fa      	str	r2, [r7, #28]
 8007a2c:	781b      	ldrb	r3, [r3, #0]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	1c5a      	adds	r2, r3, #1
 8007a34:	61ba      	str	r2, [r7, #24]
 8007a36:	781b      	ldrb	r3, [r3, #0]
 8007a38:	1acb      	subs	r3, r1, r3
 8007a3a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	3b01      	subs	r3, #1
 8007a40:	607b      	str	r3, [r7, #4]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <mem_cmp+0x40>
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d0eb      	beq.n	8007a26 <mem_cmp+0x18>

	return r;
 8007a4e:	697b      	ldr	r3, [r7, #20]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3724      	adds	r7, #36	@ 0x24
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007a5c:	b480      	push	{r7}
 8007a5e:	b083      	sub	sp, #12
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]
 8007a64:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007a66:	e002      	b.n	8007a6e <chk_chr+0x12>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	781b      	ldrb	r3, [r3, #0]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d005      	beq.n	8007a82 <chk_chr+0x26>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d1f2      	bne.n	8007a68 <chk_chr+0xc>
	return *str;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	781b      	ldrb	r3, [r3, #0]
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	370c      	adds	r7, #12
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
	...

08007a94 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	60bb      	str	r3, [r7, #8]
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	60fb      	str	r3, [r7, #12]
 8007aa6:	e029      	b.n	8007afc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007aa8:	4a27      	ldr	r2, [pc, #156]	@ (8007b48 <chk_lock+0xb4>)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	4413      	add	r3, r2
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d01d      	beq.n	8007af2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007ab6:	4a24      	ldr	r2, [pc, #144]	@ (8007b48 <chk_lock+0xb4>)
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	011b      	lsls	r3, r3, #4
 8007abc:	4413      	add	r3, r2
 8007abe:	681a      	ldr	r2, [r3, #0]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d116      	bne.n	8007af6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007ac8:	4a1f      	ldr	r2, [pc, #124]	@ (8007b48 <chk_lock+0xb4>)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	4413      	add	r3, r2
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d10c      	bne.n	8007af6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007adc:	4a1a      	ldr	r2, [pc, #104]	@ (8007b48 <chk_lock+0xb4>)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	011b      	lsls	r3, r3, #4
 8007ae2:	4413      	add	r3, r2
 8007ae4:	3308      	adds	r3, #8
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d102      	bne.n	8007af6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007af0:	e007      	b.n	8007b02 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007af2:	2301      	movs	r3, #1
 8007af4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3301      	adds	r3, #1
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d9d2      	bls.n	8007aa8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d109      	bne.n	8007b1c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d102      	bne.n	8007b14 <chk_lock+0x80>
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2b02      	cmp	r3, #2
 8007b12:	d101      	bne.n	8007b18 <chk_lock+0x84>
 8007b14:	2300      	movs	r3, #0
 8007b16:	e010      	b.n	8007b3a <chk_lock+0xa6>
 8007b18:	2312      	movs	r3, #18
 8007b1a:	e00e      	b.n	8007b3a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d108      	bne.n	8007b34 <chk_lock+0xa0>
 8007b22:	4a09      	ldr	r2, [pc, #36]	@ (8007b48 <chk_lock+0xb4>)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	011b      	lsls	r3, r3, #4
 8007b28:	4413      	add	r3, r2
 8007b2a:	330c      	adds	r3, #12
 8007b2c:	881b      	ldrh	r3, [r3, #0]
 8007b2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b32:	d101      	bne.n	8007b38 <chk_lock+0xa4>
 8007b34:	2310      	movs	r3, #16
 8007b36:	e000      	b.n	8007b3a <chk_lock+0xa6>
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3714      	adds	r7, #20
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	20054008 	.word	0x20054008

08007b4c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007b52:	2300      	movs	r3, #0
 8007b54:	607b      	str	r3, [r7, #4]
 8007b56:	e002      	b.n	8007b5e <enq_lock+0x12>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	3301      	adds	r3, #1
 8007b5c:	607b      	str	r3, [r7, #4]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d806      	bhi.n	8007b72 <enq_lock+0x26>
 8007b64:	4a09      	ldr	r2, [pc, #36]	@ (8007b8c <enq_lock+0x40>)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	011b      	lsls	r3, r3, #4
 8007b6a:	4413      	add	r3, r2
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1f2      	bne.n	8007b58 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b02      	cmp	r3, #2
 8007b76:	bf14      	ite	ne
 8007b78:	2301      	movne	r3, #1
 8007b7a:	2300      	moveq	r3, #0
 8007b7c:	b2db      	uxtb	r3, r3
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	370c      	adds	r7, #12
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
 8007b8a:	bf00      	nop
 8007b8c:	20054008 	.word	0x20054008

08007b90 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	60fb      	str	r3, [r7, #12]
 8007b9e:	e01f      	b.n	8007be0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007ba0:	4a41      	ldr	r2, [pc, #260]	@ (8007ca8 <inc_lock+0x118>)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	011b      	lsls	r3, r3, #4
 8007ba6:	4413      	add	r3, r2
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d113      	bne.n	8007bda <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007bb2:	4a3d      	ldr	r2, [pc, #244]	@ (8007ca8 <inc_lock+0x118>)
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	011b      	lsls	r3, r3, #4
 8007bb8:	4413      	add	r3, r2
 8007bba:	3304      	adds	r3, #4
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d109      	bne.n	8007bda <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007bc6:	4a38      	ldr	r2, [pc, #224]	@ (8007ca8 <inc_lock+0x118>)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	011b      	lsls	r3, r3, #4
 8007bcc:	4413      	add	r3, r2
 8007bce:	3308      	adds	r3, #8
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d006      	beq.n	8007be8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	60fb      	str	r3, [r7, #12]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d9dc      	bls.n	8007ba0 <inc_lock+0x10>
 8007be6:	e000      	b.n	8007bea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007be8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d132      	bne.n	8007c56 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	e002      	b.n	8007bfc <inc_lock+0x6c>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d806      	bhi.n	8007c10 <inc_lock+0x80>
 8007c02:	4a29      	ldr	r2, [pc, #164]	@ (8007ca8 <inc_lock+0x118>)
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	4413      	add	r3, r2
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1f2      	bne.n	8007bf6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d101      	bne.n	8007c1a <inc_lock+0x8a>
 8007c16:	2300      	movs	r3, #0
 8007c18:	e040      	b.n	8007c9c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	4922      	ldr	r1, [pc, #136]	@ (8007ca8 <inc_lock+0x118>)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	011b      	lsls	r3, r3, #4
 8007c24:	440b      	add	r3, r1
 8007c26:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	689a      	ldr	r2, [r3, #8]
 8007c2c:	491e      	ldr	r1, [pc, #120]	@ (8007ca8 <inc_lock+0x118>)
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	011b      	lsls	r3, r3, #4
 8007c32:	440b      	add	r3, r1
 8007c34:	3304      	adds	r3, #4
 8007c36:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	695a      	ldr	r2, [r3, #20]
 8007c3c:	491a      	ldr	r1, [pc, #104]	@ (8007ca8 <inc_lock+0x118>)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	440b      	add	r3, r1
 8007c44:	3308      	adds	r3, #8
 8007c46:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007c48:	4a17      	ldr	r2, [pc, #92]	@ (8007ca8 <inc_lock+0x118>)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	4413      	add	r3, r2
 8007c50:	330c      	adds	r3, #12
 8007c52:	2200      	movs	r2, #0
 8007c54:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d009      	beq.n	8007c70 <inc_lock+0xe0>
 8007c5c:	4a12      	ldr	r2, [pc, #72]	@ (8007ca8 <inc_lock+0x118>)
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	011b      	lsls	r3, r3, #4
 8007c62:	4413      	add	r3, r2
 8007c64:	330c      	adds	r3, #12
 8007c66:	881b      	ldrh	r3, [r3, #0]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d001      	beq.n	8007c70 <inc_lock+0xe0>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	e015      	b.n	8007c9c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d108      	bne.n	8007c88 <inc_lock+0xf8>
 8007c76:	4a0c      	ldr	r2, [pc, #48]	@ (8007ca8 <inc_lock+0x118>)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	011b      	lsls	r3, r3, #4
 8007c7c:	4413      	add	r3, r2
 8007c7e:	330c      	adds	r3, #12
 8007c80:	881b      	ldrh	r3, [r3, #0]
 8007c82:	3301      	adds	r3, #1
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	e001      	b.n	8007c8c <inc_lock+0xfc>
 8007c88:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c8c:	4906      	ldr	r1, [pc, #24]	@ (8007ca8 <inc_lock+0x118>)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	440b      	add	r3, r1
 8007c94:	330c      	adds	r3, #12
 8007c96:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	3301      	adds	r3, #1
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr
 8007ca8:	20054008 	.word	0x20054008

08007cac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b085      	sub	sp, #20
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	607b      	str	r3, [r7, #4]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d825      	bhi.n	8007d0c <dec_lock+0x60>
		n = Files[i].ctr;
 8007cc0:	4a17      	ldr	r2, [pc, #92]	@ (8007d20 <dec_lock+0x74>)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	4413      	add	r3, r2
 8007cc8:	330c      	adds	r3, #12
 8007cca:	881b      	ldrh	r3, [r3, #0]
 8007ccc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007cce:	89fb      	ldrh	r3, [r7, #14]
 8007cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cd4:	d101      	bne.n	8007cda <dec_lock+0x2e>
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007cda:	89fb      	ldrh	r3, [r7, #14]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d002      	beq.n	8007ce6 <dec_lock+0x3a>
 8007ce0:	89fb      	ldrh	r3, [r7, #14]
 8007ce2:	3b01      	subs	r3, #1
 8007ce4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007ce6:	4a0e      	ldr	r2, [pc, #56]	@ (8007d20 <dec_lock+0x74>)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	011b      	lsls	r3, r3, #4
 8007cec:	4413      	add	r3, r2
 8007cee:	330c      	adds	r3, #12
 8007cf0:	89fa      	ldrh	r2, [r7, #14]
 8007cf2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007cf4:	89fb      	ldrh	r3, [r7, #14]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d105      	bne.n	8007d06 <dec_lock+0x5a>
 8007cfa:	4a09      	ldr	r2, [pc, #36]	@ (8007d20 <dec_lock+0x74>)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	011b      	lsls	r3, r3, #4
 8007d00:	4413      	add	r3, r2
 8007d02:	2200      	movs	r2, #0
 8007d04:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	737b      	strb	r3, [r7, #13]
 8007d0a:	e001      	b.n	8007d10 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007d10:	7b7b      	ldrb	r3, [r7, #13]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	20054008 	.word	0x20054008

08007d24 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60fb      	str	r3, [r7, #12]
 8007d30:	e010      	b.n	8007d54 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007d32:	4a0d      	ldr	r2, [pc, #52]	@ (8007d68 <clear_lock+0x44>)
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	011b      	lsls	r3, r3, #4
 8007d38:	4413      	add	r3, r2
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	687a      	ldr	r2, [r7, #4]
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d105      	bne.n	8007d4e <clear_lock+0x2a>
 8007d42:	4a09      	ldr	r2, [pc, #36]	@ (8007d68 <clear_lock+0x44>)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	011b      	lsls	r3, r3, #4
 8007d48:	4413      	add	r3, r2
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	3301      	adds	r3, #1
 8007d52:	60fb      	str	r3, [r7, #12]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d9eb      	bls.n	8007d32 <clear_lock+0xe>
	}
}
 8007d5a:	bf00      	nop
 8007d5c:	bf00      	nop
 8007d5e:	3714      	adds	r7, #20
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr
 8007d68:	20054008 	.word	0x20054008

08007d6c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b086      	sub	sp, #24
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007d74:	2300      	movs	r3, #0
 8007d76:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	78db      	ldrb	r3, [r3, #3]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d034      	beq.n	8007dea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d84:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	7858      	ldrb	r0, [r3, #1]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8007d90:	2301      	movs	r3, #1
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	f7ff fd3e 	bl	8007814 <disk_write>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	73fb      	strb	r3, [r7, #15]
 8007da2:	e022      	b.n	8007dea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	1ad2      	subs	r2, r2, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d217      	bcs.n	8007dea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	789b      	ldrb	r3, [r3, #2]
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	e010      	b.n	8007de4 <sync_window+0x78>
					wsect += fs->fsize;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	4413      	add	r3, r2
 8007dca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	7858      	ldrb	r0, [r3, #1]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	f7ff fd1b 	bl	8007814 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	3b01      	subs	r3, #1
 8007de2:	613b      	str	r3, [r7, #16]
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	2b01      	cmp	r3, #1
 8007de8:	d8eb      	bhi.n	8007dc2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3718      	adds	r7, #24
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d01b      	beq.n	8007e44 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f7ff ffad 	bl	8007d6c <sync_window>
 8007e12:	4603      	mov	r3, r0
 8007e14:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007e16:	7bfb      	ldrb	r3, [r7, #15]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d113      	bne.n	8007e44 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	7858      	ldrb	r0, [r3, #1]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8007e26:	2301      	movs	r3, #1
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	f7ff fcd3 	bl	80077d4 <disk_read>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d004      	beq.n	8007e3e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007e34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007e38:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	683a      	ldr	r2, [r7, #0]
 8007e42:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8007e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
	...

08007e50 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f7ff ff87 	bl	8007d6c <sync_window>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d158      	bne.n	8007f1a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	2b03      	cmp	r3, #3
 8007e6e:	d148      	bne.n	8007f02 <sync_fs+0xb2>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	791b      	ldrb	r3, [r3, #4]
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d144      	bne.n	8007f02 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	3334      	adds	r3, #52	@ 0x34
 8007e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e80:	2100      	movs	r1, #0
 8007e82:	4618      	mov	r0, r3
 8007e84:	f7ff fda8 	bl	80079d8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	3334      	adds	r3, #52	@ 0x34
 8007e8c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8007e90:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7ff fd37 	bl	8007908 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	3334      	adds	r3, #52	@ 0x34
 8007e9e:	4921      	ldr	r1, [pc, #132]	@ (8007f24 <sync_fs+0xd4>)
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f7ff fd4c 	bl	800793e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	3334      	adds	r3, #52	@ 0x34
 8007eaa:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007eae:	491e      	ldr	r1, [pc, #120]	@ (8007f28 <sync_fs+0xd8>)
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7ff fd44 	bl	800793e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	3334      	adds	r3, #52	@ 0x34
 8007eba:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	4610      	mov	r0, r2
 8007ec6:	f7ff fd3a 	bl	800793e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	3334      	adds	r3, #52	@ 0x34
 8007ece:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	691b      	ldr	r3, [r3, #16]
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4610      	mov	r0, r2
 8007eda:	f7ff fd30 	bl	800793e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	1c5a      	adds	r2, r3, #1
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	7858      	ldrb	r0, [r3, #1]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	f7ff fc8c 	bl	8007814 <disk_write>
			fs->fsi_flag = 0;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2200      	movs	r2, #0
 8007f00:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	785b      	ldrb	r3, [r3, #1]
 8007f06:	2200      	movs	r2, #0
 8007f08:	2100      	movs	r1, #0
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7ff fca2 	bl	8007854 <disk_ioctl>
 8007f10:	4603      	mov	r3, r0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d001      	beq.n	8007f1a <sync_fs+0xca>
 8007f16:	2301      	movs	r3, #1
 8007f18:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	41615252 	.word	0x41615252
 8007f28:	61417272 	.word	0x61417272

08007f2c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	3b02      	subs	r3, #2
 8007f3a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	3b02      	subs	r3, #2
 8007f42:	683a      	ldr	r2, [r7, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d301      	bcc.n	8007f4c <clust2sect+0x20>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	e008      	b.n	8007f5e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	895b      	ldrh	r3, [r3, #10]
 8007f50:	461a      	mov	r2, r3
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	fb03 f202 	mul.w	r2, r3, r2
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5c:	4413      	add	r3, r2
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	370c      	adds	r7, #12
 8007f62:	46bd      	mov	sp, r7
 8007f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f68:	4770      	bx	lr

08007f6a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007f6a:	b580      	push	{r7, lr}
 8007f6c:	b086      	sub	sp, #24
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
 8007f72:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d904      	bls.n	8007f8a <get_fat+0x20>
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	699b      	ldr	r3, [r3, #24]
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d302      	bcc.n	8007f90 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	617b      	str	r3, [r7, #20]
 8007f8e:	e08e      	b.n	80080ae <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f94:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	781b      	ldrb	r3, [r3, #0]
 8007f9a:	2b03      	cmp	r3, #3
 8007f9c:	d061      	beq.n	8008062 <get_fat+0xf8>
 8007f9e:	2b03      	cmp	r3, #3
 8007fa0:	dc7b      	bgt.n	800809a <get_fat+0x130>
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d002      	beq.n	8007fac <get_fat+0x42>
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d041      	beq.n	800802e <get_fat+0xc4>
 8007faa:	e076      	b.n	800809a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	60fb      	str	r3, [r7, #12]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	085b      	lsrs	r3, r3, #1
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	0a5b      	lsrs	r3, r3, #9
 8007fc2:	4413      	add	r3, r2
 8007fc4:	4619      	mov	r1, r3
 8007fc6:	6938      	ldr	r0, [r7, #16]
 8007fc8:	f7ff ff14 	bl	8007df4 <move_window>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d166      	bne.n	80080a0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	1c5a      	adds	r2, r3, #1
 8007fd6:	60fa      	str	r2, [r7, #12]
 8007fd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	4413      	add	r3, r2
 8007fe0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007fe4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	0a5b      	lsrs	r3, r3, #9
 8007fee:	4413      	add	r3, r2
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	6938      	ldr	r0, [r7, #16]
 8007ff4:	f7ff fefe 	bl	8007df4 <move_window>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d152      	bne.n	80080a4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	4413      	add	r3, r2
 8008008:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800800c:	021b      	lsls	r3, r3, #8
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	4313      	orrs	r3, r2
 8008012:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <get_fat+0xba>
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	091b      	lsrs	r3, r3, #4
 8008022:	e002      	b.n	800802a <get_fat+0xc0>
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800802a:	617b      	str	r3, [r7, #20]
			break;
 800802c:	e03f      	b.n	80080ae <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	0a1b      	lsrs	r3, r3, #8
 8008036:	4413      	add	r3, r2
 8008038:	4619      	mov	r1, r3
 800803a:	6938      	ldr	r0, [r7, #16]
 800803c:	f7ff feda 	bl	8007df4 <move_window>
 8008040:	4603      	mov	r3, r0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d130      	bne.n	80080a8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	005b      	lsls	r3, r3, #1
 8008050:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008054:	4413      	add	r3, r2
 8008056:	4618      	mov	r0, r3
 8008058:	f7ff fc1a 	bl	8007890 <ld_word>
 800805c:	4603      	mov	r3, r0
 800805e:	617b      	str	r3, [r7, #20]
			break;
 8008060:	e025      	b.n	80080ae <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	09db      	lsrs	r3, r3, #7
 800806a:	4413      	add	r3, r2
 800806c:	4619      	mov	r1, r3
 800806e:	6938      	ldr	r0, [r7, #16]
 8008070:	f7ff fec0 	bl	8007df4 <move_window>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d118      	bne.n	80080ac <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008088:	4413      	add	r3, r2
 800808a:	4618      	mov	r0, r3
 800808c:	f7ff fc19 	bl	80078c2 <ld_dword>
 8008090:	4603      	mov	r3, r0
 8008092:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008096:	617b      	str	r3, [r7, #20]
			break;
 8008098:	e009      	b.n	80080ae <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800809a:	2301      	movs	r3, #1
 800809c:	617b      	str	r3, [r7, #20]
 800809e:	e006      	b.n	80080ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80080a0:	bf00      	nop
 80080a2:	e004      	b.n	80080ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80080a4:	bf00      	nop
 80080a6:	e002      	b.n	80080ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80080a8:	bf00      	nop
 80080aa:	e000      	b.n	80080ae <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80080ac:	bf00      	nop
		}
	}

	return val;
 80080ae:	697b      	ldr	r3, [r7, #20]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3718      	adds	r7, #24
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80080b8:	b590      	push	{r4, r7, lr}
 80080ba:	b089      	sub	sp, #36	@ 0x24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	60f8      	str	r0, [r7, #12]
 80080c0:	60b9      	str	r1, [r7, #8]
 80080c2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80080c4:	2302      	movs	r3, #2
 80080c6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	f240 80d9 	bls.w	8008282 <put_fat+0x1ca>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	699b      	ldr	r3, [r3, #24]
 80080d4:	68ba      	ldr	r2, [r7, #8]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	f080 80d3 	bcs.w	8008282 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	f000 8096 	beq.w	8008212 <put_fat+0x15a>
 80080e6:	2b03      	cmp	r3, #3
 80080e8:	f300 80cb 	bgt.w	8008282 <put_fat+0x1ca>
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d002      	beq.n	80080f6 <put_fat+0x3e>
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d06e      	beq.n	80081d2 <put_fat+0x11a>
 80080f4:	e0c5      	b.n	8008282 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	085b      	lsrs	r3, r3, #1
 80080fe:	69ba      	ldr	r2, [r7, #24]
 8008100:	4413      	add	r3, r2
 8008102:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	0a5b      	lsrs	r3, r3, #9
 800810c:	4413      	add	r3, r2
 800810e:	4619      	mov	r1, r3
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f7ff fe6f 	bl	8007df4 <move_window>
 8008116:	4603      	mov	r3, r0
 8008118:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800811a:	7ffb      	ldrb	r3, [r7, #31]
 800811c:	2b00      	cmp	r3, #0
 800811e:	f040 80a9 	bne.w	8008274 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008128:	69bb      	ldr	r3, [r7, #24]
 800812a:	1c59      	adds	r1, r3, #1
 800812c:	61b9      	str	r1, [r7, #24]
 800812e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008132:	4413      	add	r3, r2
 8008134:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f003 0301 	and.w	r3, r3, #1
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00d      	beq.n	800815c <put_fat+0xa4>
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	b25b      	sxtb	r3, r3
 8008146:	f003 030f 	and.w	r3, r3, #15
 800814a:	b25a      	sxtb	r2, r3
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	b25b      	sxtb	r3, r3
 8008150:	011b      	lsls	r3, r3, #4
 8008152:	b25b      	sxtb	r3, r3
 8008154:	4313      	orrs	r3, r2
 8008156:	b25b      	sxtb	r3, r3
 8008158:	b2db      	uxtb	r3, r3
 800815a:	e001      	b.n	8008160 <put_fat+0xa8>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	b2db      	uxtb	r3, r3
 8008160:	697a      	ldr	r2, [r7, #20]
 8008162:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2201      	movs	r2, #1
 8008168:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	0a5b      	lsrs	r3, r3, #9
 8008172:	4413      	add	r3, r2
 8008174:	4619      	mov	r1, r3
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f7ff fe3c 	bl	8007df4 <move_window>
 800817c:	4603      	mov	r3, r0
 800817e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008180:	7ffb      	ldrb	r3, [r7, #31]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d178      	bne.n	8008278 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008192:	4413      	add	r3, r2
 8008194:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	f003 0301 	and.w	r3, r3, #1
 800819c:	2b00      	cmp	r3, #0
 800819e:	d003      	beq.n	80081a8 <put_fat+0xf0>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	091b      	lsrs	r3, r3, #4
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	e00e      	b.n	80081c6 <put_fat+0x10e>
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	781b      	ldrb	r3, [r3, #0]
 80081ac:	b25b      	sxtb	r3, r3
 80081ae:	f023 030f 	bic.w	r3, r3, #15
 80081b2:	b25a      	sxtb	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	0a1b      	lsrs	r3, r3, #8
 80081b8:	b25b      	sxtb	r3, r3
 80081ba:	f003 030f 	and.w	r3, r3, #15
 80081be:	b25b      	sxtb	r3, r3
 80081c0:	4313      	orrs	r3, r2
 80081c2:	b25b      	sxtb	r3, r3
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	697a      	ldr	r2, [r7, #20]
 80081c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2201      	movs	r2, #1
 80081ce:	70da      	strb	r2, [r3, #3]
			break;
 80081d0:	e057      	b.n	8008282 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	0a1b      	lsrs	r3, r3, #8
 80081da:	4413      	add	r3, r2
 80081dc:	4619      	mov	r1, r3
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f7ff fe08 	bl	8007df4 <move_window>
 80081e4:	4603      	mov	r3, r0
 80081e6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80081e8:	7ffb      	ldrb	r3, [r7, #31]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d146      	bne.n	800827c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	005b      	lsls	r3, r3, #1
 80081f8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80081fc:	4413      	add	r3, r2
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	b292      	uxth	r2, r2
 8008202:	4611      	mov	r1, r2
 8008204:	4618      	mov	r0, r3
 8008206:	f7ff fb7f 	bl	8007908 <st_word>
			fs->wflag = 1;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2201      	movs	r2, #1
 800820e:	70da      	strb	r2, [r3, #3]
			break;
 8008210:	e037      	b.n	8008282 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	09db      	lsrs	r3, r3, #7
 800821a:	4413      	add	r3, r2
 800821c:	4619      	mov	r1, r3
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	f7ff fde8 	bl	8007df4 <move_window>
 8008224:	4603      	mov	r3, r0
 8008226:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008228:	7ffb      	ldrb	r3, [r7, #31]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d128      	bne.n	8008280 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	009b      	lsls	r3, r3, #2
 800823e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008242:	4413      	add	r3, r2
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff fb3c 	bl	80078c2 <ld_dword>
 800824a:	4603      	mov	r3, r0
 800824c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008250:	4323      	orrs	r3, r4
 8008252:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008262:	4413      	add	r3, r2
 8008264:	6879      	ldr	r1, [r7, #4]
 8008266:	4618      	mov	r0, r3
 8008268:	f7ff fb69 	bl	800793e <st_dword>
			fs->wflag = 1;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2201      	movs	r2, #1
 8008270:	70da      	strb	r2, [r3, #3]
			break;
 8008272:	e006      	b.n	8008282 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008274:	bf00      	nop
 8008276:	e004      	b.n	8008282 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008278:	bf00      	nop
 800827a:	e002      	b.n	8008282 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800827c:	bf00      	nop
 800827e:	e000      	b.n	8008282 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008280:	bf00      	nop
		}
	}
	return res;
 8008282:	7ffb      	ldrb	r3, [r7, #31]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3724      	adds	r7, #36	@ 0x24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd90      	pop	{r4, r7, pc}

0800828c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b088      	sub	sp, #32
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008298:	2300      	movs	r3, #0
 800829a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d904      	bls.n	80082b2 <remove_chain+0x26>
 80082a8:	69bb      	ldr	r3, [r7, #24]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	68ba      	ldr	r2, [r7, #8]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d301      	bcc.n	80082b6 <remove_chain+0x2a>
 80082b2:	2302      	movs	r3, #2
 80082b4:	e04b      	b.n	800834e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00c      	beq.n	80082d6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80082bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082c0:	6879      	ldr	r1, [r7, #4]
 80082c2:	69b8      	ldr	r0, [r7, #24]
 80082c4:	f7ff fef8 	bl	80080b8 <put_fat>
 80082c8:	4603      	mov	r3, r0
 80082ca:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80082cc:	7ffb      	ldrb	r3, [r7, #31]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d001      	beq.n	80082d6 <remove_chain+0x4a>
 80082d2:	7ffb      	ldrb	r3, [r7, #31]
 80082d4:	e03b      	b.n	800834e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80082d6:	68b9      	ldr	r1, [r7, #8]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f7ff fe46 	bl	8007f6a <get_fat>
 80082de:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d031      	beq.n	800834a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d101      	bne.n	80082f0 <remove_chain+0x64>
 80082ec:	2302      	movs	r3, #2
 80082ee:	e02e      	b.n	800834e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082f6:	d101      	bne.n	80082fc <remove_chain+0x70>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e028      	b.n	800834e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80082fc:	2200      	movs	r2, #0
 80082fe:	68b9      	ldr	r1, [r7, #8]
 8008300:	69b8      	ldr	r0, [r7, #24]
 8008302:	f7ff fed9 	bl	80080b8 <put_fat>
 8008306:	4603      	mov	r3, r0
 8008308:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800830a:	7ffb      	ldrb	r3, [r7, #31]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d001      	beq.n	8008314 <remove_chain+0x88>
 8008310:	7ffb      	ldrb	r3, [r7, #31]
 8008312:	e01c      	b.n	800834e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	695a      	ldr	r2, [r3, #20]
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	699b      	ldr	r3, [r3, #24]
 800831c:	3b02      	subs	r3, #2
 800831e:	429a      	cmp	r2, r3
 8008320:	d20b      	bcs.n	800833a <remove_chain+0xae>
			fs->free_clst++;
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	695b      	ldr	r3, [r3, #20]
 8008326:	1c5a      	adds	r2, r3, #1
 8008328:	69bb      	ldr	r3, [r7, #24]
 800832a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	791b      	ldrb	r3, [r3, #4]
 8008330:	f043 0301 	orr.w	r3, r3, #1
 8008334:	b2da      	uxtb	r2, r3
 8008336:	69bb      	ldr	r3, [r7, #24]
 8008338:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	699b      	ldr	r3, [r3, #24]
 8008342:	68ba      	ldr	r2, [r7, #8]
 8008344:	429a      	cmp	r2, r3
 8008346:	d3c6      	bcc.n	80082d6 <remove_chain+0x4a>
 8008348:	e000      	b.n	800834c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800834a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	3720      	adds	r7, #32
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008356:	b580      	push	{r7, lr}
 8008358:	b088      	sub	sp, #32
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10d      	bne.n	8008388 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d004      	beq.n	8008382 <create_chain+0x2c>
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	699b      	ldr	r3, [r3, #24]
 800837c:	69ba      	ldr	r2, [r7, #24]
 800837e:	429a      	cmp	r2, r3
 8008380:	d31b      	bcc.n	80083ba <create_chain+0x64>
 8008382:	2301      	movs	r3, #1
 8008384:	61bb      	str	r3, [r7, #24]
 8008386:	e018      	b.n	80083ba <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008388:	6839      	ldr	r1, [r7, #0]
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7ff fded 	bl	8007f6a <get_fat>
 8008390:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2b01      	cmp	r3, #1
 8008396:	d801      	bhi.n	800839c <create_chain+0x46>
 8008398:	2301      	movs	r3, #1
 800839a:	e070      	b.n	800847e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083a2:	d101      	bne.n	80083a8 <create_chain+0x52>
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	e06a      	b.n	800847e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	699b      	ldr	r3, [r3, #24]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d201      	bcs.n	80083b6 <create_chain+0x60>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	e063      	b.n	800847e <create_chain+0x128>
		scl = clst;
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80083be:	69fb      	ldr	r3, [r7, #28]
 80083c0:	3301      	adds	r3, #1
 80083c2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	69fa      	ldr	r2, [r7, #28]
 80083ca:	429a      	cmp	r2, r3
 80083cc:	d307      	bcc.n	80083de <create_chain+0x88>
				ncl = 2;
 80083ce:	2302      	movs	r3, #2
 80083d0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80083d2:	69fa      	ldr	r2, [r7, #28]
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d901      	bls.n	80083de <create_chain+0x88>
 80083da:	2300      	movs	r3, #0
 80083dc:	e04f      	b.n	800847e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80083de:	69f9      	ldr	r1, [r7, #28]
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f7ff fdc2 	bl	8007f6a <get_fat>
 80083e6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00e      	beq.n	800840c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d003      	beq.n	80083fc <create_chain+0xa6>
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083fa:	d101      	bne.n	8008400 <create_chain+0xaa>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	e03e      	b.n	800847e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008400:	69fa      	ldr	r2, [r7, #28]
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	429a      	cmp	r2, r3
 8008406:	d1da      	bne.n	80083be <create_chain+0x68>
 8008408:	2300      	movs	r3, #0
 800840a:	e038      	b.n	800847e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800840c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800840e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008412:	69f9      	ldr	r1, [r7, #28]
 8008414:	6938      	ldr	r0, [r7, #16]
 8008416:	f7ff fe4f 	bl	80080b8 <put_fat>
 800841a:	4603      	mov	r3, r0
 800841c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800841e:	7dfb      	ldrb	r3, [r7, #23]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d109      	bne.n	8008438 <create_chain+0xe2>
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d006      	beq.n	8008438 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800842a:	69fa      	ldr	r2, [r7, #28]
 800842c:	6839      	ldr	r1, [r7, #0]
 800842e:	6938      	ldr	r0, [r7, #16]
 8008430:	f7ff fe42 	bl	80080b8 <put_fat>
 8008434:	4603      	mov	r3, r0
 8008436:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008438:	7dfb      	ldrb	r3, [r7, #23]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d116      	bne.n	800846c <create_chain+0x116>
		fs->last_clst = ncl;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	69fa      	ldr	r2, [r7, #28]
 8008442:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	695a      	ldr	r2, [r3, #20]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	699b      	ldr	r3, [r3, #24]
 800844c:	3b02      	subs	r3, #2
 800844e:	429a      	cmp	r2, r3
 8008450:	d804      	bhi.n	800845c <create_chain+0x106>
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	695b      	ldr	r3, [r3, #20]
 8008456:	1e5a      	subs	r2, r3, #1
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	791b      	ldrb	r3, [r3, #4]
 8008460:	f043 0301 	orr.w	r3, r3, #1
 8008464:	b2da      	uxtb	r2, r3
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	711a      	strb	r2, [r3, #4]
 800846a:	e007      	b.n	800847c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800846c:	7dfb      	ldrb	r3, [r7, #23]
 800846e:	2b01      	cmp	r3, #1
 8008470:	d102      	bne.n	8008478 <create_chain+0x122>
 8008472:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008476:	e000      	b.n	800847a <create_chain+0x124>
 8008478:	2301      	movs	r3, #1
 800847a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800847c:	69fb      	ldr	r3, [r7, #28]
}
 800847e:	4618      	mov	r0, r3
 8008480:	3720      	adds	r7, #32
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008486:	b480      	push	{r7}
 8008488:	b087      	sub	sp, #28
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
 800848e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800849a:	3304      	adds	r3, #4
 800849c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	0a5b      	lsrs	r3, r3, #9
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	8952      	ldrh	r2, [r2, #10]
 80084a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80084aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	1d1a      	adds	r2, r3, #4
 80084b0:	613a      	str	r2, [r7, #16]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d101      	bne.n	80084c0 <clmt_clust+0x3a>
 80084bc:	2300      	movs	r3, #0
 80084be:	e010      	b.n	80084e2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80084c0:	697a      	ldr	r2, [r7, #20]
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d307      	bcc.n	80084d8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	617b      	str	r3, [r7, #20]
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	3304      	adds	r3, #4
 80084d4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80084d6:	e7e9      	b.n	80084ac <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80084d8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	4413      	add	r3, r2
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	371c      	adds	r7, #28
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr

080084ee <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b086      	sub	sp, #24
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
 80084f6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008504:	d204      	bcs.n	8008510 <dir_sdi+0x22>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	f003 031f 	and.w	r3, r3, #31
 800850c:	2b00      	cmp	r3, #0
 800850e:	d001      	beq.n	8008514 <dir_sdi+0x26>
		return FR_INT_ERR;
 8008510:	2302      	movs	r3, #2
 8008512:	e063      	b.n	80085dc <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d106      	bne.n	8008534 <dir_sdi+0x46>
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	2b02      	cmp	r3, #2
 800852c:	d902      	bls.n	8008534 <dir_sdi+0x46>
		clst = fs->dirbase;
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008532:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10c      	bne.n	8008554 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	095b      	lsrs	r3, r3, #5
 800853e:	693a      	ldr	r2, [r7, #16]
 8008540:	8912      	ldrh	r2, [r2, #8]
 8008542:	4293      	cmp	r3, r2
 8008544:	d301      	bcc.n	800854a <dir_sdi+0x5c>
 8008546:	2302      	movs	r3, #2
 8008548:	e048      	b.n	80085dc <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	61da      	str	r2, [r3, #28]
 8008552:	e029      	b.n	80085a8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	895b      	ldrh	r3, [r3, #10]
 8008558:	025b      	lsls	r3, r3, #9
 800855a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800855c:	e019      	b.n	8008592 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6979      	ldr	r1, [r7, #20]
 8008562:	4618      	mov	r0, r3
 8008564:	f7ff fd01 	bl	8007f6a <get_fat>
 8008568:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008570:	d101      	bne.n	8008576 <dir_sdi+0x88>
 8008572:	2301      	movs	r3, #1
 8008574:	e032      	b.n	80085dc <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d904      	bls.n	8008586 <dir_sdi+0x98>
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	699b      	ldr	r3, [r3, #24]
 8008580:	697a      	ldr	r2, [r7, #20]
 8008582:	429a      	cmp	r2, r3
 8008584:	d301      	bcc.n	800858a <dir_sdi+0x9c>
 8008586:	2302      	movs	r3, #2
 8008588:	e028      	b.n	80085dc <dir_sdi+0xee>
			ofs -= csz;
 800858a:	683a      	ldr	r2, [r7, #0]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	1ad3      	subs	r3, r2, r3
 8008590:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008592:	683a      	ldr	r2, [r7, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	429a      	cmp	r2, r3
 8008598:	d2e1      	bcs.n	800855e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800859a:	6979      	ldr	r1, [r7, #20]
 800859c:	6938      	ldr	r0, [r7, #16]
 800859e:	f7ff fcc5 	bl	8007f2c <clust2sect>
 80085a2:	4602      	mov	r2, r0
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d101      	bne.n	80085ba <dir_sdi+0xcc>
 80085b6:	2302      	movs	r3, #2
 80085b8:	e010      	b.n	80085dc <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	69da      	ldr	r2, [r3, #28]
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	0a5b      	lsrs	r3, r3, #9
 80085c2:	441a      	add	r2, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085d4:	441a      	add	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3718      	adds	r7, #24
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b086      	sub	sp, #24
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	695b      	ldr	r3, [r3, #20]
 80085f8:	3320      	adds	r3, #32
 80085fa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	69db      	ldr	r3, [r3, #28]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d003      	beq.n	800860c <dir_next+0x28>
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800860a:	d301      	bcc.n	8008610 <dir_next+0x2c>
 800860c:	2304      	movs	r3, #4
 800860e:	e0aa      	b.n	8008766 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008616:	2b00      	cmp	r3, #0
 8008618:	f040 8098 	bne.w	800874c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	69db      	ldr	r3, [r3, #28]
 8008620:	1c5a      	adds	r2, r3, #1
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d10b      	bne.n	8008646 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	095b      	lsrs	r3, r3, #5
 8008632:	68fa      	ldr	r2, [r7, #12]
 8008634:	8912      	ldrh	r2, [r2, #8]
 8008636:	4293      	cmp	r3, r2
 8008638:	f0c0 8088 	bcc.w	800874c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	61da      	str	r2, [r3, #28]
 8008642:	2304      	movs	r3, #4
 8008644:	e08f      	b.n	8008766 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	0a5b      	lsrs	r3, r3, #9
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	8952      	ldrh	r2, [r2, #10]
 800864e:	3a01      	subs	r2, #1
 8008650:	4013      	ands	r3, r2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d17a      	bne.n	800874c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	699b      	ldr	r3, [r3, #24]
 800865c:	4619      	mov	r1, r3
 800865e:	4610      	mov	r0, r2
 8008660:	f7ff fc83 	bl	8007f6a <get_fat>
 8008664:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d801      	bhi.n	8008670 <dir_next+0x8c>
 800866c:	2302      	movs	r3, #2
 800866e:	e07a      	b.n	8008766 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008676:	d101      	bne.n	800867c <dir_next+0x98>
 8008678:	2301      	movs	r3, #1
 800867a:	e074      	b.n	8008766 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	697a      	ldr	r2, [r7, #20]
 8008682:	429a      	cmp	r2, r3
 8008684:	d358      	bcc.n	8008738 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d104      	bne.n	8008696 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	61da      	str	r2, [r3, #28]
 8008692:	2304      	movs	r3, #4
 8008694:	e067      	b.n	8008766 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	699b      	ldr	r3, [r3, #24]
 800869c:	4619      	mov	r1, r3
 800869e:	4610      	mov	r0, r2
 80086a0:	f7ff fe59 	bl	8008356 <create_chain>
 80086a4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <dir_next+0xcc>
 80086ac:	2307      	movs	r3, #7
 80086ae:	e05a      	b.n	8008766 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d101      	bne.n	80086ba <dir_next+0xd6>
 80086b6:	2302      	movs	r3, #2
 80086b8:	e055      	b.n	8008766 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086c0:	d101      	bne.n	80086c6 <dir_next+0xe2>
 80086c2:	2301      	movs	r3, #1
 80086c4:	e04f      	b.n	8008766 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80086c6:	68f8      	ldr	r0, [r7, #12]
 80086c8:	f7ff fb50 	bl	8007d6c <sync_window>
 80086cc:	4603      	mov	r3, r0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d001      	beq.n	80086d6 <dir_next+0xf2>
 80086d2:	2301      	movs	r3, #1
 80086d4:	e047      	b.n	8008766 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	3334      	adds	r3, #52	@ 0x34
 80086da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086de:	2100      	movs	r1, #0
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7ff f979 	bl	80079d8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80086e6:	2300      	movs	r3, #0
 80086e8:	613b      	str	r3, [r7, #16]
 80086ea:	6979      	ldr	r1, [r7, #20]
 80086ec:	68f8      	ldr	r0, [r7, #12]
 80086ee:	f7ff fc1d 	bl	8007f2c <clust2sect>
 80086f2:	4602      	mov	r2, r0
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80086f8:	e012      	b.n	8008720 <dir_next+0x13c>
						fs->wflag = 1;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	2201      	movs	r2, #1
 80086fe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f7ff fb33 	bl	8007d6c <sync_window>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <dir_next+0x12c>
 800870c:	2301      	movs	r3, #1
 800870e:	e02a      	b.n	8008766 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	3301      	adds	r3, #1
 8008714:	613b      	str	r3, [r7, #16]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	895b      	ldrh	r3, [r3, #10]
 8008724:	461a      	mov	r2, r3
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	4293      	cmp	r3, r2
 800872a:	d3e6      	bcc.n	80086fa <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	1ad2      	subs	r2, r2, r3
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	697a      	ldr	r2, [r7, #20]
 800873c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800873e:	6979      	ldr	r1, [r7, #20]
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	f7ff fbf3 	bl	8007f2c <clust2sect>
 8008746:	4602      	mov	r2, r0
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	68ba      	ldr	r2, [r7, #8]
 8008750:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800875e:	441a      	add	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008764:	2300      	movs	r3, #0
}
 8008766:	4618      	mov	r0, r3
 8008768:	3718      	adds	r7, #24
 800876a:	46bd      	mov	sp, r7
 800876c:	bd80      	pop	{r7, pc}

0800876e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b086      	sub	sp, #24
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800877e:	2100      	movs	r1, #0
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f7ff feb4 	bl	80084ee <dir_sdi>
 8008786:	4603      	mov	r3, r0
 8008788:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800878a:	7dfb      	ldrb	r3, [r7, #23]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d12b      	bne.n	80087e8 <dir_alloc+0x7a>
		n = 0;
 8008790:	2300      	movs	r3, #0
 8008792:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	69db      	ldr	r3, [r3, #28]
 8008798:	4619      	mov	r1, r3
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f7ff fb2a 	bl	8007df4 <move_window>
 80087a0:	4603      	mov	r3, r0
 80087a2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80087a4:	7dfb      	ldrb	r3, [r7, #23]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d11d      	bne.n	80087e6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a1b      	ldr	r3, [r3, #32]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	2be5      	cmp	r3, #229	@ 0xe5
 80087b2:	d004      	beq.n	80087be <dir_alloc+0x50>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6a1b      	ldr	r3, [r3, #32]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d107      	bne.n	80087ce <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	3301      	adds	r3, #1
 80087c2:	613b      	str	r3, [r7, #16]
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d102      	bne.n	80087d2 <dir_alloc+0x64>
 80087cc:	e00c      	b.n	80087e8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80087ce:	2300      	movs	r3, #0
 80087d0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80087d2:	2101      	movs	r1, #1
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff ff05 	bl	80085e4 <dir_next>
 80087da:	4603      	mov	r3, r0
 80087dc:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80087de:	7dfb      	ldrb	r3, [r7, #23]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d0d7      	beq.n	8008794 <dir_alloc+0x26>
 80087e4:	e000      	b.n	80087e8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80087e6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80087e8:	7dfb      	ldrb	r3, [r7, #23]
 80087ea:	2b04      	cmp	r3, #4
 80087ec:	d101      	bne.n	80087f2 <dir_alloc+0x84>
 80087ee:	2307      	movs	r3, #7
 80087f0:	75fb      	strb	r3, [r7, #23]
	return res;
 80087f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3718      	adds	r7, #24
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	331a      	adds	r3, #26
 800880a:	4618      	mov	r0, r3
 800880c:	f7ff f840 	bl	8007890 <ld_word>
 8008810:	4603      	mov	r3, r0
 8008812:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	2b03      	cmp	r3, #3
 800881a:	d109      	bne.n	8008830 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	3314      	adds	r3, #20
 8008820:	4618      	mov	r0, r3
 8008822:	f7ff f835 	bl	8007890 <ld_word>
 8008826:	4603      	mov	r3, r0
 8008828:	041b      	lsls	r3, r3, #16
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	4313      	orrs	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008830:	68fb      	ldr	r3, [r7, #12]
}
 8008832:	4618      	mov	r0, r3
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}

0800883a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	60f8      	str	r0, [r7, #12]
 8008842:	60b9      	str	r1, [r7, #8]
 8008844:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	331a      	adds	r3, #26
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	b292      	uxth	r2, r2
 800884e:	4611      	mov	r1, r2
 8008850:	4618      	mov	r0, r3
 8008852:	f7ff f859 	bl	8007908 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	2b03      	cmp	r3, #3
 800885c:	d109      	bne.n	8008872 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	f103 0214 	add.w	r2, r3, #20
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	0c1b      	lsrs	r3, r3, #16
 8008868:	b29b      	uxth	r3, r3
 800886a:	4619      	mov	r1, r3
 800886c:	4610      	mov	r0, r2
 800886e:	f7ff f84b 	bl	8007908 <st_word>
	}
}
 8008872:	bf00      	nop
 8008874:	3710      	adds	r7, #16
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}
	...

0800887c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800887c:	b590      	push	{r4, r7, lr}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	331a      	adds	r3, #26
 800888a:	4618      	mov	r0, r3
 800888c:	f7ff f800 	bl	8007890 <ld_word>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d001      	beq.n	800889a <cmp_lfn+0x1e>
 8008896:	2300      	movs	r3, #0
 8008898:	e059      	b.n	800894e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088a2:	1e5a      	subs	r2, r3, #1
 80088a4:	4613      	mov	r3, r2
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	4413      	add	r3, r2
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80088b0:	2301      	movs	r3, #1
 80088b2:	81fb      	strh	r3, [r7, #14]
 80088b4:	2300      	movs	r3, #0
 80088b6:	613b      	str	r3, [r7, #16]
 80088b8:	e033      	b.n	8008922 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80088ba:	4a27      	ldr	r2, [pc, #156]	@ (8008958 <cmp_lfn+0xdc>)
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	4413      	add	r3, r2
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	461a      	mov	r2, r3
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	4413      	add	r3, r2
 80088c8:	4618      	mov	r0, r3
 80088ca:	f7fe ffe1 	bl	8007890 <ld_word>
 80088ce:	4603      	mov	r3, r0
 80088d0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80088d2:	89fb      	ldrh	r3, [r7, #14]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d01a      	beq.n	800890e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	2bfe      	cmp	r3, #254	@ 0xfe
 80088dc:	d812      	bhi.n	8008904 <cmp_lfn+0x88>
 80088de:	89bb      	ldrh	r3, [r7, #12]
 80088e0:	4618      	mov	r0, r3
 80088e2:	f001 fd95 	bl	800a410 <ff_wtoupper>
 80088e6:	4603      	mov	r3, r0
 80088e8:	461c      	mov	r4, r3
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	617a      	str	r2, [r7, #20]
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	4413      	add	r3, r2
 80088f6:	881b      	ldrh	r3, [r3, #0]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f001 fd89 	bl	800a410 <ff_wtoupper>
 80088fe:	4603      	mov	r3, r0
 8008900:	429c      	cmp	r4, r3
 8008902:	d001      	beq.n	8008908 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008904:	2300      	movs	r3, #0
 8008906:	e022      	b.n	800894e <cmp_lfn+0xd2>
			}
			wc = uc;
 8008908:	89bb      	ldrh	r3, [r7, #12]
 800890a:	81fb      	strh	r3, [r7, #14]
 800890c:	e006      	b.n	800891c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800890e:	89bb      	ldrh	r3, [r7, #12]
 8008910:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008914:	4293      	cmp	r3, r2
 8008916:	d001      	beq.n	800891c <cmp_lfn+0xa0>
 8008918:	2300      	movs	r3, #0
 800891a:	e018      	b.n	800894e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	3301      	adds	r3, #1
 8008920:	613b      	str	r3, [r7, #16]
 8008922:	693b      	ldr	r3, [r7, #16]
 8008924:	2b0c      	cmp	r3, #12
 8008926:	d9c8      	bls.n	80088ba <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00b      	beq.n	800894c <cmp_lfn+0xd0>
 8008934:	89fb      	ldrh	r3, [r7, #14]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d008      	beq.n	800894c <cmp_lfn+0xd0>
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	005b      	lsls	r3, r3, #1
 800893e:	687a      	ldr	r2, [r7, #4]
 8008940:	4413      	add	r3, r2
 8008942:	881b      	ldrh	r3, [r3, #0]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d001      	beq.n	800894c <cmp_lfn+0xd0>
 8008948:	2300      	movs	r3, #0
 800894a:	e000      	b.n	800894e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800894c:	2301      	movs	r3, #1
}
 800894e:	4618      	mov	r0, r3
 8008950:	371c      	adds	r7, #28
 8008952:	46bd      	mov	sp, r7
 8008954:	bd90      	pop	{r4, r7, pc}
 8008956:	bf00      	nop
 8008958:	0800b9d4 	.word	0x0800b9d4

0800895c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b088      	sub	sp, #32
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4611      	mov	r1, r2
 8008968:	461a      	mov	r2, r3
 800896a:	460b      	mov	r3, r1
 800896c:	71fb      	strb	r3, [r7, #7]
 800896e:	4613      	mov	r3, r2
 8008970:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	330d      	adds	r3, #13
 8008976:	79ba      	ldrb	r2, [r7, #6]
 8008978:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	330b      	adds	r3, #11
 800897e:	220f      	movs	r2, #15
 8008980:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	330c      	adds	r3, #12
 8008986:	2200      	movs	r2, #0
 8008988:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	331a      	adds	r3, #26
 800898e:	2100      	movs	r1, #0
 8008990:	4618      	mov	r0, r3
 8008992:	f7fe ffb9 	bl	8007908 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008996:	79fb      	ldrb	r3, [r7, #7]
 8008998:	1e5a      	subs	r2, r3, #1
 800899a:	4613      	mov	r3, r2
 800899c:	005b      	lsls	r3, r3, #1
 800899e:	4413      	add	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80089a6:	2300      	movs	r3, #0
 80089a8:	82fb      	strh	r3, [r7, #22]
 80089aa:	2300      	movs	r3, #0
 80089ac:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80089ae:	8afb      	ldrh	r3, [r7, #22]
 80089b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d007      	beq.n	80089c8 <put_lfn+0x6c>
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	1c5a      	adds	r2, r3, #1
 80089bc:	61fa      	str	r2, [r7, #28]
 80089be:	005b      	lsls	r3, r3, #1
 80089c0:	68fa      	ldr	r2, [r7, #12]
 80089c2:	4413      	add	r3, r2
 80089c4:	881b      	ldrh	r3, [r3, #0]
 80089c6:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80089c8:	4a17      	ldr	r2, [pc, #92]	@ (8008a28 <put_lfn+0xcc>)
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	4413      	add	r3, r2
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	461a      	mov	r2, r3
 80089d2:	68bb      	ldr	r3, [r7, #8]
 80089d4:	4413      	add	r3, r2
 80089d6:	8afa      	ldrh	r2, [r7, #22]
 80089d8:	4611      	mov	r1, r2
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fe ff94 	bl	8007908 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80089e0:	8afb      	ldrh	r3, [r7, #22]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d102      	bne.n	80089ec <put_lfn+0x90>
 80089e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80089ea:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	3301      	adds	r3, #1
 80089f0:	61bb      	str	r3, [r7, #24]
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	2b0c      	cmp	r3, #12
 80089f6:	d9da      	bls.n	80089ae <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80089f8:	8afb      	ldrh	r3, [r7, #22]
 80089fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d006      	beq.n	8008a10 <put_lfn+0xb4>
 8008a02:	69fb      	ldr	r3, [r7, #28]
 8008a04:	005b      	lsls	r3, r3, #1
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	4413      	add	r3, r2
 8008a0a:	881b      	ldrh	r3, [r3, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d103      	bne.n	8008a18 <put_lfn+0xbc>
 8008a10:	79fb      	ldrb	r3, [r7, #7]
 8008a12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a16:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	79fa      	ldrb	r2, [r7, #7]
 8008a1c:	701a      	strb	r2, [r3, #0]
}
 8008a1e:	bf00      	nop
 8008a20:	3720      	adds	r7, #32
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	0800b9d4 	.word	0x0800b9d4

08008a2c <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b08c      	sub	sp, #48	@ 0x30
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
 8008a38:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008a3a:	220b      	movs	r2, #11
 8008a3c:	68b9      	ldr	r1, [r7, #8]
 8008a3e:	68f8      	ldr	r0, [r7, #12]
 8008a40:	f7fe ffa9 	bl	8007996 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	2b05      	cmp	r3, #5
 8008a48:	d92b      	bls.n	8008aa2 <gen_numname+0x76>
		sr = seq;
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008a4e:	e022      	b.n	8008a96 <gen_numname+0x6a>
			wc = *lfn++;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	1c9a      	adds	r2, r3, #2
 8008a54:	607a      	str	r2, [r7, #4]
 8008a56:	881b      	ldrh	r3, [r3, #0]
 8008a58:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a5e:	e017      	b.n	8008a90 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	005a      	lsls	r2, r3, #1
 8008a64:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	4413      	add	r3, r2
 8008a6c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008a6e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008a70:	085b      	lsrs	r3, r3, #1
 8008a72:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d005      	beq.n	8008a8a <gen_numname+0x5e>
 8008a7e:	69fb      	ldr	r3, [r7, #28]
 8008a80:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8008a84:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8008a88:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a92:	2b0f      	cmp	r3, #15
 8008a94:	d9e4      	bls.n	8008a60 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d1d8      	bne.n	8008a50 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008aa2:	2307      	movs	r3, #7
 8008aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	f003 030f 	and.w	r3, r3, #15
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	3330      	adds	r3, #48	@ 0x30
 8008ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8008ab6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008aba:	2b39      	cmp	r3, #57	@ 0x39
 8008abc:	d904      	bls.n	8008ac8 <gen_numname+0x9c>
 8008abe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008ac2:	3307      	adds	r3, #7
 8008ac4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8008ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aca:	1e5a      	subs	r2, r3, #1
 8008acc:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008ace:	3330      	adds	r3, #48	@ 0x30
 8008ad0:	443b      	add	r3, r7
 8008ad2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008ad6:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	091b      	lsrs	r3, r3, #4
 8008ade:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1df      	bne.n	8008aa6 <gen_numname+0x7a>
	ns[i] = '~';
 8008ae6:	f107 0214 	add.w	r2, r7, #20
 8008aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aec:	4413      	add	r3, r2
 8008aee:	227e      	movs	r2, #126	@ 0x7e
 8008af0:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008af2:	2300      	movs	r3, #0
 8008af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008af6:	e002      	b.n	8008afe <gen_numname+0xd2>
 8008af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008afa:	3301      	adds	r3, #1
 8008afc:	627b      	str	r3, [r7, #36]	@ 0x24
 8008afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d205      	bcs.n	8008b12 <gen_numname+0xe6>
 8008b06:	68fa      	ldr	r2, [r7, #12]
 8008b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b0a:	4413      	add	r3, r2
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	2b20      	cmp	r3, #32
 8008b10:	d1f2      	bne.n	8008af8 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b14:	2b07      	cmp	r3, #7
 8008b16:	d807      	bhi.n	8008b28 <gen_numname+0xfc>
 8008b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b1a:	1c5a      	adds	r2, r3, #1
 8008b1c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008b1e:	3330      	adds	r3, #48	@ 0x30
 8008b20:	443b      	add	r3, r7
 8008b22:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008b26:	e000      	b.n	8008b2a <gen_numname+0xfe>
 8008b28:	2120      	movs	r1, #32
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2c:	1c5a      	adds	r2, r3, #1
 8008b2e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008b30:	68fa      	ldr	r2, [r7, #12]
 8008b32:	4413      	add	r3, r2
 8008b34:	460a      	mov	r2, r1
 8008b36:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3a:	2b07      	cmp	r3, #7
 8008b3c:	d9e9      	bls.n	8008b12 <gen_numname+0xe6>
}
 8008b3e:	bf00      	nop
 8008b40:	bf00      	nop
 8008b42:	3730      	adds	r7, #48	@ 0x30
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b085      	sub	sp, #20
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008b50:	2300      	movs	r3, #0
 8008b52:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008b54:	230b      	movs	r3, #11
 8008b56:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008b58:	7bfb      	ldrb	r3, [r7, #15]
 8008b5a:	b2da      	uxtb	r2, r3
 8008b5c:	0852      	lsrs	r2, r2, #1
 8008b5e:	01db      	lsls	r3, r3, #7
 8008b60:	4313      	orrs	r3, r2
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	1c59      	adds	r1, r3, #1
 8008b68:	6079      	str	r1, [r7, #4]
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	3b01      	subs	r3, #1
 8008b74:	60bb      	str	r3, [r7, #8]
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1ed      	bne.n	8008b58 <sum_sfn+0x10>
	return sum;
 8008b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr

08008b8a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b086      	sub	sp, #24
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008b98:	2100      	movs	r1, #0
 8008b9a:	6878      	ldr	r0, [r7, #4]
 8008b9c:	f7ff fca7 	bl	80084ee <dir_sdi>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008ba4:	7dfb      	ldrb	r3, [r7, #23]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d001      	beq.n	8008bae <dir_find+0x24>
 8008baa:	7dfb      	ldrb	r3, [r7, #23]
 8008bac:	e0a9      	b.n	8008d02 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008bae:	23ff      	movs	r3, #255	@ 0xff
 8008bb0:	753b      	strb	r3, [r7, #20]
 8008bb2:	7d3b      	ldrb	r3, [r7, #20]
 8008bb4:	757b      	strb	r3, [r7, #21]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008bbc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6938      	ldr	r0, [r7, #16]
 8008bc6:	f7ff f915 	bl	8007df4 <move_window>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008bce:	7dfb      	ldrb	r3, [r7, #23]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	f040 8090 	bne.w	8008cf6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6a1b      	ldr	r3, [r3, #32]
 8008bda:	781b      	ldrb	r3, [r3, #0]
 8008bdc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008bde:	7dbb      	ldrb	r3, [r7, #22]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d102      	bne.n	8008bea <dir_find+0x60>
 8008be4:	2304      	movs	r3, #4
 8008be6:	75fb      	strb	r3, [r7, #23]
 8008be8:	e08a      	b.n	8008d00 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	330b      	adds	r3, #11
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008bf6:	73fb      	strb	r3, [r7, #15]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	7bfa      	ldrb	r2, [r7, #15]
 8008bfc:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008bfe:	7dbb      	ldrb	r3, [r7, #22]
 8008c00:	2be5      	cmp	r3, #229	@ 0xe5
 8008c02:	d007      	beq.n	8008c14 <dir_find+0x8a>
 8008c04:	7bfb      	ldrb	r3, [r7, #15]
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d009      	beq.n	8008c22 <dir_find+0x98>
 8008c0e:	7bfb      	ldrb	r3, [r7, #15]
 8008c10:	2b0f      	cmp	r3, #15
 8008c12:	d006      	beq.n	8008c22 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008c14:	23ff      	movs	r3, #255	@ 0xff
 8008c16:	757b      	strb	r3, [r7, #21]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008c1e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008c20:	e05e      	b.n	8008ce0 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008c22:	7bfb      	ldrb	r3, [r7, #15]
 8008c24:	2b0f      	cmp	r3, #15
 8008c26:	d136      	bne.n	8008c96 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d154      	bne.n	8008ce0 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8008c36:	7dbb      	ldrb	r3, [r7, #22]
 8008c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00d      	beq.n	8008c5c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6a1b      	ldr	r3, [r3, #32]
 8008c44:	7b5b      	ldrb	r3, [r3, #13]
 8008c46:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8008c48:	7dbb      	ldrb	r3, [r7, #22]
 8008c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c4e:	75bb      	strb	r3, [r7, #22]
 8008c50:	7dbb      	ldrb	r3, [r7, #22]
 8008c52:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	695a      	ldr	r2, [r3, #20]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008c5c:	7dba      	ldrb	r2, [r7, #22]
 8008c5e:	7d7b      	ldrb	r3, [r7, #21]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d115      	bne.n	8008c90 <dir_find+0x106>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a1b      	ldr	r3, [r3, #32]
 8008c68:	330d      	adds	r3, #13
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	7d3a      	ldrb	r2, [r7, #20]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d10e      	bne.n	8008c90 <dir_find+0x106>
 8008c72:	693b      	ldr	r3, [r7, #16]
 8008c74:	68da      	ldr	r2, [r3, #12]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	4610      	mov	r0, r2
 8008c7e:	f7ff fdfd 	bl	800887c <cmp_lfn>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d003      	beq.n	8008c90 <dir_find+0x106>
 8008c88:	7d7b      	ldrb	r3, [r7, #21]
 8008c8a:	3b01      	subs	r3, #1
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	e000      	b.n	8008c92 <dir_find+0x108>
 8008c90:	23ff      	movs	r3, #255	@ 0xff
 8008c92:	757b      	strb	r3, [r7, #21]
 8008c94:	e024      	b.n	8008ce0 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008c96:	7d7b      	ldrb	r3, [r7, #21]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d109      	bne.n	8008cb0 <dir_find+0x126>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f7ff ff51 	bl	8008b48 <sum_sfn>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	461a      	mov	r2, r3
 8008caa:	7d3b      	ldrb	r3, [r7, #20]
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d024      	beq.n	8008cfa <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008cb6:	f003 0301 	and.w	r3, r3, #1
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d10a      	bne.n	8008cd4 <dir_find+0x14a>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a18      	ldr	r0, [r3, #32]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	3324      	adds	r3, #36	@ 0x24
 8008cc6:	220b      	movs	r2, #11
 8008cc8:	4619      	mov	r1, r3
 8008cca:	f7fe fea0 	bl	8007a0e <mem_cmp>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d014      	beq.n	8008cfe <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008cd4:	23ff      	movs	r3, #255	@ 0xff
 8008cd6:	757b      	strb	r3, [r7, #21]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cde:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008ce0:	2100      	movs	r1, #0
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7ff fc7e 	bl	80085e4 <dir_next>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008cec:	7dfb      	ldrb	r3, [r7, #23]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	f43f af65 	beq.w	8008bbe <dir_find+0x34>
 8008cf4:	e004      	b.n	8008d00 <dir_find+0x176>
		if (res != FR_OK) break;
 8008cf6:	bf00      	nop
 8008cf8:	e002      	b.n	8008d00 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008cfa:	bf00      	nop
 8008cfc:	e000      	b.n	8008d00 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008cfe:	bf00      	nop

	return res;
 8008d00:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3718      	adds	r7, #24
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
	...

08008d0c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b08c      	sub	sp, #48	@ 0x30
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008d20:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d001      	beq.n	8008d2c <dir_register+0x20>
 8008d28:	2306      	movs	r3, #6
 8008d2a:	e0e0      	b.n	8008eee <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d30:	e002      	b.n	8008d38 <dir_register+0x2c>
 8008d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d34:	3301      	adds	r3, #1
 8008d36:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	68da      	ldr	r2, [r3, #12]
 8008d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3e:	005b      	lsls	r3, r3, #1
 8008d40:	4413      	add	r3, r2
 8008d42:	881b      	ldrh	r3, [r3, #0]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1f4      	bne.n	8008d32 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8008d4e:	f107 030c 	add.w	r3, r7, #12
 8008d52:	220c      	movs	r2, #12
 8008d54:	4618      	mov	r0, r3
 8008d56:	f7fe fe1e 	bl	8007996 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8008d5a:	7dfb      	ldrb	r3, [r7, #23]
 8008d5c:	f003 0301 	and.w	r3, r3, #1
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d032      	beq.n	8008dca <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2240      	movs	r2, #64	@ 0x40
 8008d68:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d70:	e016      	b.n	8008da0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	68da      	ldr	r2, [r3, #12]
 8008d7c:	f107 010c 	add.w	r1, r7, #12
 8008d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d82:	f7ff fe53 	bl	8008a2c <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7ff feff 	bl	8008b8a <dir_find>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8008d92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d106      	bne.n	8008da8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d9c:	3301      	adds	r3, #1
 8008d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da2:	2b63      	cmp	r3, #99	@ 0x63
 8008da4:	d9e5      	bls.n	8008d72 <dir_register+0x66>
 8008da6:	e000      	b.n	8008daa <dir_register+0x9e>
			if (res != FR_OK) break;
 8008da8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dac:	2b64      	cmp	r3, #100	@ 0x64
 8008dae:	d101      	bne.n	8008db4 <dir_register+0xa8>
 8008db0:	2307      	movs	r3, #7
 8008db2:	e09c      	b.n	8008eee <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008db4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008db8:	2b04      	cmp	r3, #4
 8008dba:	d002      	beq.n	8008dc2 <dir_register+0xb6>
 8008dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008dc0:	e095      	b.n	8008eee <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008dc2:	7dfa      	ldrb	r2, [r7, #23]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008dca:	7dfb      	ldrb	r3, [r7, #23]
 8008dcc:	f003 0302 	and.w	r3, r3, #2
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d007      	beq.n	8008de4 <dir_register+0xd8>
 8008dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd6:	330c      	adds	r3, #12
 8008dd8:	4a47      	ldr	r2, [pc, #284]	@ (8008ef8 <dir_register+0x1ec>)
 8008dda:	fba2 2303 	umull	r2, r3, r2, r3
 8008dde:	089b      	lsrs	r3, r3, #2
 8008de0:	3301      	adds	r3, #1
 8008de2:	e000      	b.n	8008de6 <dir_register+0xda>
 8008de4:	2301      	movs	r3, #1
 8008de6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008de8:	6a39      	ldr	r1, [r7, #32]
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f7ff fcbf 	bl	800876e <dir_alloc>
 8008df0:	4603      	mov	r3, r0
 8008df2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008df6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d148      	bne.n	8008e90 <dir_register+0x184>
 8008dfe:	6a3b      	ldr	r3, [r7, #32]
 8008e00:	3b01      	subs	r3, #1
 8008e02:	623b      	str	r3, [r7, #32]
 8008e04:	6a3b      	ldr	r3, [r7, #32]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d042      	beq.n	8008e90 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	695a      	ldr	r2, [r3, #20]
 8008e0e:	6a3b      	ldr	r3, [r7, #32]
 8008e10:	015b      	lsls	r3, r3, #5
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	4619      	mov	r1, r3
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f7ff fb69 	bl	80084ee <dir_sdi>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8008e22:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d132      	bne.n	8008e90 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	3324      	adds	r3, #36	@ 0x24
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7ff fe8a 	bl	8008b48 <sum_sfn>
 8008e34:	4603      	mov	r3, r0
 8008e36:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	69db      	ldr	r3, [r3, #28]
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	69f8      	ldr	r0, [r7, #28]
 8008e40:	f7fe ffd8 	bl	8007df4 <move_window>
 8008e44:	4603      	mov	r3, r0
 8008e46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8008e4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d11d      	bne.n	8008e8e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	68d8      	ldr	r0, [r3, #12]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a19      	ldr	r1, [r3, #32]
 8008e5a:	6a3b      	ldr	r3, [r7, #32]
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	7efb      	ldrb	r3, [r7, #27]
 8008e60:	f7ff fd7c 	bl	800895c <put_lfn>
				fs->wflag = 1;
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	2201      	movs	r2, #1
 8008e68:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008e6a:	2100      	movs	r1, #0
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f7ff fbb9 	bl	80085e4 <dir_next>
 8008e72:	4603      	mov	r3, r0
 8008e74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8008e78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d107      	bne.n	8008e90 <dir_register+0x184>
 8008e80:	6a3b      	ldr	r3, [r7, #32]
 8008e82:	3b01      	subs	r3, #1
 8008e84:	623b      	str	r3, [r7, #32]
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1d5      	bne.n	8008e38 <dir_register+0x12c>
 8008e8c:	e000      	b.n	8008e90 <dir_register+0x184>
				if (res != FR_OK) break;
 8008e8e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008e90:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d128      	bne.n	8008eea <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	4619      	mov	r1, r3
 8008e9e:	69f8      	ldr	r0, [r7, #28]
 8008ea0:	f7fe ffa8 	bl	8007df4 <move_window>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8008eaa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d11b      	bne.n	8008eea <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a1b      	ldr	r3, [r3, #32]
 8008eb6:	2220      	movs	r2, #32
 8008eb8:	2100      	movs	r1, #0
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f7fe fd8c 	bl	80079d8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a18      	ldr	r0, [r3, #32]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	3324      	adds	r3, #36	@ 0x24
 8008ec8:	220b      	movs	r2, #11
 8008eca:	4619      	mov	r1, r3
 8008ecc:	f7fe fd63 	bl	8007996 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	330c      	adds	r3, #12
 8008edc:	f002 0218 	and.w	r2, r2, #24
 8008ee0:	b2d2      	uxtb	r2, r2
 8008ee2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008eea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3730      	adds	r7, #48	@ 0x30
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	4ec4ec4f 	.word	0x4ec4ec4f

08008efc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b08a      	sub	sp, #40	@ 0x28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	613b      	str	r3, [r7, #16]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	60fb      	str	r3, [r7, #12]
 8008f14:	2300      	movs	r3, #0
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008f1c:	69bb      	ldr	r3, [r7, #24]
 8008f1e:	1c5a      	adds	r2, r3, #1
 8008f20:	61ba      	str	r2, [r7, #24]
 8008f22:	693a      	ldr	r2, [r7, #16]
 8008f24:	4413      	add	r3, r2
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008f2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f2c:	2b1f      	cmp	r3, #31
 8008f2e:	d940      	bls.n	8008fb2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008f30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f32:	2b2f      	cmp	r3, #47	@ 0x2f
 8008f34:	d006      	beq.n	8008f44 <create_name+0x48>
 8008f36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f38:	2b5c      	cmp	r3, #92	@ 0x5c
 8008f3a:	d110      	bne.n	8008f5e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008f3c:	e002      	b.n	8008f44 <create_name+0x48>
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	3301      	adds	r3, #1
 8008f42:	61bb      	str	r3, [r7, #24]
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	4413      	add	r3, r2
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	2b2f      	cmp	r3, #47	@ 0x2f
 8008f4e:	d0f6      	beq.n	8008f3e <create_name+0x42>
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	4413      	add	r3, r2
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	2b5c      	cmp	r3, #92	@ 0x5c
 8008f5a:	d0f0      	beq.n	8008f3e <create_name+0x42>
			break;
 8008f5c:	e02a      	b.n	8008fb4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	2bfe      	cmp	r3, #254	@ 0xfe
 8008f62:	d901      	bls.n	8008f68 <create_name+0x6c>
 8008f64:	2306      	movs	r3, #6
 8008f66:	e17d      	b.n	8009264 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008f68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f6a:	b2db      	uxtb	r3, r3
 8008f6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008f6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f70:	2101      	movs	r1, #1
 8008f72:	4618      	mov	r0, r3
 8008f74:	f001 fa10 	bl	800a398 <ff_convert>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008f7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <create_name+0x8a>
 8008f82:	2306      	movs	r3, #6
 8008f84:	e16e      	b.n	8009264 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008f86:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f88:	2b7f      	cmp	r3, #127	@ 0x7f
 8008f8a:	d809      	bhi.n	8008fa0 <create_name+0xa4>
 8008f8c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008f8e:	4619      	mov	r1, r3
 8008f90:	488d      	ldr	r0, [pc, #564]	@ (80091c8 <create_name+0x2cc>)
 8008f92:	f7fe fd63 	bl	8007a5c <chk_chr>
 8008f96:	4603      	mov	r3, r0
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d001      	beq.n	8008fa0 <create_name+0xa4>
 8008f9c:	2306      	movs	r3, #6
 8008f9e:	e161      	b.n	8009264 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	1c5a      	adds	r2, r3, #1
 8008fa4:	617a      	str	r2, [r7, #20]
 8008fa6:	005b      	lsls	r3, r3, #1
 8008fa8:	68fa      	ldr	r2, [r7, #12]
 8008faa:	4413      	add	r3, r2
 8008fac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008fae:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008fb0:	e7b4      	b.n	8008f1c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008fb2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008fb4:	693a      	ldr	r2, [r7, #16]
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	441a      	add	r2, r3
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008fbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008fc0:	2b1f      	cmp	r3, #31
 8008fc2:	d801      	bhi.n	8008fc8 <create_name+0xcc>
 8008fc4:	2304      	movs	r3, #4
 8008fc6:	e000      	b.n	8008fca <create_name+0xce>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008fce:	e011      	b.n	8008ff4 <create_name+0xf8>
		w = lfn[di - 1];
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008fd6:	3b01      	subs	r3, #1
 8008fd8:	005b      	lsls	r3, r3, #1
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	4413      	add	r3, r2
 8008fde:	881b      	ldrh	r3, [r3, #0]
 8008fe0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8008fe2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008fe4:	2b20      	cmp	r3, #32
 8008fe6:	d002      	beq.n	8008fee <create_name+0xf2>
 8008fe8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008fea:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fec:	d106      	bne.n	8008ffc <create_name+0x100>
		di--;
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d1ea      	bne.n	8008fd0 <create_name+0xd4>
 8008ffa:	e000      	b.n	8008ffe <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008ffc:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008ffe:	697b      	ldr	r3, [r7, #20]
 8009000:	005b      	lsls	r3, r3, #1
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4413      	add	r3, r2
 8009006:	2200      	movs	r2, #0
 8009008:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <create_name+0x118>
 8009010:	2306      	movs	r3, #6
 8009012:	e127      	b.n	8009264 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	3324      	adds	r3, #36	@ 0x24
 8009018:	220b      	movs	r2, #11
 800901a:	2120      	movs	r1, #32
 800901c:	4618      	mov	r0, r3
 800901e:	f7fe fcdb 	bl	80079d8 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009022:	2300      	movs	r3, #0
 8009024:	61bb      	str	r3, [r7, #24]
 8009026:	e002      	b.n	800902e <create_name+0x132>
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	3301      	adds	r3, #1
 800902c:	61bb      	str	r3, [r7, #24]
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	005b      	lsls	r3, r3, #1
 8009032:	68fa      	ldr	r2, [r7, #12]
 8009034:	4413      	add	r3, r2
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	2b20      	cmp	r3, #32
 800903a:	d0f5      	beq.n	8009028 <create_name+0x12c>
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	005b      	lsls	r3, r3, #1
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	4413      	add	r3, r2
 8009044:	881b      	ldrh	r3, [r3, #0]
 8009046:	2b2e      	cmp	r3, #46	@ 0x2e
 8009048:	d0ee      	beq.n	8009028 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800904a:	69bb      	ldr	r3, [r7, #24]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d009      	beq.n	8009064 <create_name+0x168>
 8009050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009054:	f043 0303 	orr.w	r3, r3, #3
 8009058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800905c:	e002      	b.n	8009064 <create_name+0x168>
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	3b01      	subs	r3, #1
 8009062:	617b      	str	r3, [r7, #20]
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d009      	beq.n	800907e <create_name+0x182>
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009070:	3b01      	subs	r3, #1
 8009072:	005b      	lsls	r3, r3, #1
 8009074:	68fa      	ldr	r2, [r7, #12]
 8009076:	4413      	add	r3, r2
 8009078:	881b      	ldrh	r3, [r3, #0]
 800907a:	2b2e      	cmp	r3, #46	@ 0x2e
 800907c:	d1ef      	bne.n	800905e <create_name+0x162>

	i = b = 0; ni = 8;
 800907e:	2300      	movs	r3, #0
 8009080:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8009084:	2300      	movs	r3, #0
 8009086:	623b      	str	r3, [r7, #32]
 8009088:	2308      	movs	r3, #8
 800908a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	1c5a      	adds	r2, r3, #1
 8009090:	61ba      	str	r2, [r7, #24]
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	68fa      	ldr	r2, [r7, #12]
 8009096:	4413      	add	r3, r2
 8009098:	881b      	ldrh	r3, [r3, #0]
 800909a:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800909c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f000 8090 	beq.w	80091c4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80090a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	d006      	beq.n	80090b8 <create_name+0x1bc>
 80090aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80090ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80090ae:	d10a      	bne.n	80090c6 <create_name+0x1ca>
 80090b0:	69ba      	ldr	r2, [r7, #24]
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d006      	beq.n	80090c6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80090b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090bc:	f043 0303 	orr.w	r3, r3, #3
 80090c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80090c4:	e07d      	b.n	80091c2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80090c6:	6a3a      	ldr	r2, [r7, #32]
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d203      	bcs.n	80090d6 <create_name+0x1da>
 80090ce:	69ba      	ldr	r2, [r7, #24]
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d123      	bne.n	800911e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	2b0b      	cmp	r3, #11
 80090da:	d106      	bne.n	80090ea <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80090dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090e0:	f043 0303 	orr.w	r3, r3, #3
 80090e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80090e8:	e075      	b.n	80091d6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80090ea:	69ba      	ldr	r2, [r7, #24]
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d005      	beq.n	80090fe <create_name+0x202>
 80090f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80090f6:	f043 0303 	orr.w	r3, r3, #3
 80090fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80090fe:	69ba      	ldr	r2, [r7, #24]
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	429a      	cmp	r2, r3
 8009104:	d866      	bhi.n	80091d4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	61bb      	str	r3, [r7, #24]
 800910a:	2308      	movs	r3, #8
 800910c:	623b      	str	r3, [r7, #32]
 800910e:	230b      	movs	r3, #11
 8009110:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009112:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800911c:	e051      	b.n	80091c2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800911e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009120:	2b7f      	cmp	r3, #127	@ 0x7f
 8009122:	d914      	bls.n	800914e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009124:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009126:	2100      	movs	r1, #0
 8009128:	4618      	mov	r0, r3
 800912a:	f001 f935 	bl	800a398 <ff_convert>
 800912e:	4603      	mov	r3, r0
 8009130:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009132:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009134:	2b00      	cmp	r3, #0
 8009136:	d004      	beq.n	8009142 <create_name+0x246>
 8009138:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800913a:	3b80      	subs	r3, #128	@ 0x80
 800913c:	4a23      	ldr	r2, [pc, #140]	@ (80091cc <create_name+0x2d0>)
 800913e:	5cd3      	ldrb	r3, [r2, r3]
 8009140:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009142:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009146:	f043 0302 	orr.w	r3, r3, #2
 800914a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800914e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009150:	2b00      	cmp	r3, #0
 8009152:	d007      	beq.n	8009164 <create_name+0x268>
 8009154:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009156:	4619      	mov	r1, r3
 8009158:	481d      	ldr	r0, [pc, #116]	@ (80091d0 <create_name+0x2d4>)
 800915a:	f7fe fc7f 	bl	8007a5c <chk_chr>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d008      	beq.n	8009176 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009164:	235f      	movs	r3, #95	@ 0x5f
 8009166:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009168:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800916c:	f043 0303 	orr.w	r3, r3, #3
 8009170:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009174:	e01b      	b.n	80091ae <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009176:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009178:	2b40      	cmp	r3, #64	@ 0x40
 800917a:	d909      	bls.n	8009190 <create_name+0x294>
 800917c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800917e:	2b5a      	cmp	r3, #90	@ 0x5a
 8009180:	d806      	bhi.n	8009190 <create_name+0x294>
					b |= 2;
 8009182:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009186:	f043 0302 	orr.w	r3, r3, #2
 800918a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800918e:	e00e      	b.n	80091ae <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8009190:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009192:	2b60      	cmp	r3, #96	@ 0x60
 8009194:	d90b      	bls.n	80091ae <create_name+0x2b2>
 8009196:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009198:	2b7a      	cmp	r3, #122	@ 0x7a
 800919a:	d808      	bhi.n	80091ae <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800919c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80091a0:	f043 0301 	orr.w	r3, r3, #1
 80091a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80091a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80091aa:	3b20      	subs	r3, #32
 80091ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80091ae:	6a3b      	ldr	r3, [r7, #32]
 80091b0:	1c5a      	adds	r2, r3, #1
 80091b2:	623a      	str	r2, [r7, #32]
 80091b4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80091b6:	b2d1      	uxtb	r1, r2
 80091b8:	687a      	ldr	r2, [r7, #4]
 80091ba:	4413      	add	r3, r2
 80091bc:	460a      	mov	r2, r1
 80091be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80091c2:	e763      	b.n	800908c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80091c4:	bf00      	nop
 80091c6:	e006      	b.n	80091d6 <create_name+0x2da>
 80091c8:	0800b888 	.word	0x0800b888
 80091cc:	0800b954 	.word	0x0800b954
 80091d0:	0800b894 	.word	0x0800b894
			if (si > di) break;			/* No extension */
 80091d4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80091dc:	2be5      	cmp	r3, #229	@ 0xe5
 80091de:	d103      	bne.n	80091e8 <create_name+0x2ec>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2205      	movs	r2, #5
 80091e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	2b08      	cmp	r3, #8
 80091ec:	d104      	bne.n	80091f8 <create_name+0x2fc>
 80091ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80091f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80091fc:	f003 030c 	and.w	r3, r3, #12
 8009200:	2b0c      	cmp	r3, #12
 8009202:	d005      	beq.n	8009210 <create_name+0x314>
 8009204:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009208:	f003 0303 	and.w	r3, r3, #3
 800920c:	2b03      	cmp	r3, #3
 800920e:	d105      	bne.n	800921c <create_name+0x320>
 8009210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009214:	f043 0302 	orr.w	r3, r3, #2
 8009218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800921c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009220:	f003 0302 	and.w	r3, r3, #2
 8009224:	2b00      	cmp	r3, #0
 8009226:	d117      	bne.n	8009258 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009228:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800922c:	f003 0303 	and.w	r3, r3, #3
 8009230:	2b01      	cmp	r3, #1
 8009232:	d105      	bne.n	8009240 <create_name+0x344>
 8009234:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009238:	f043 0310 	orr.w	r3, r3, #16
 800923c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8009240:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009244:	f003 030c 	and.w	r3, r3, #12
 8009248:	2b04      	cmp	r3, #4
 800924a:	d105      	bne.n	8009258 <create_name+0x35c>
 800924c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009250:	f043 0308 	orr.w	r3, r3, #8
 8009254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800925e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8009262:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009264:	4618      	mov	r0, r3
 8009266:	3728      	adds	r7, #40	@ 0x28
 8009268:	46bd      	mov	sp, r7
 800926a:	bd80      	pop	{r7, pc}

0800926c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b086      	sub	sp, #24
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009280:	e002      	b.n	8009288 <follow_path+0x1c>
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	3301      	adds	r3, #1
 8009286:	603b      	str	r3, [r7, #0]
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	781b      	ldrb	r3, [r3, #0]
 800928c:	2b2f      	cmp	r3, #47	@ 0x2f
 800928e:	d0f8      	beq.n	8009282 <follow_path+0x16>
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b5c      	cmp	r3, #92	@ 0x5c
 8009296:	d0f4      	beq.n	8009282 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	2200      	movs	r2, #0
 800929c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	2b1f      	cmp	r3, #31
 80092a4:	d80a      	bhi.n	80092bc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2280      	movs	r2, #128	@ 0x80
 80092aa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80092ae:	2100      	movs	r1, #0
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f7ff f91c 	bl	80084ee <dir_sdi>
 80092b6:	4603      	mov	r3, r0
 80092b8:	75fb      	strb	r3, [r7, #23]
 80092ba:	e043      	b.n	8009344 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092bc:	463b      	mov	r3, r7
 80092be:	4619      	mov	r1, r3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f7ff fe1b 	bl	8008efc <create_name>
 80092c6:	4603      	mov	r3, r0
 80092c8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80092ca:	7dfb      	ldrb	r3, [r7, #23]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d134      	bne.n	800933a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f7ff fc5a 	bl	8008b8a <dir_find>
 80092d6:	4603      	mov	r3, r0
 80092d8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80092e0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80092e2:	7dfb      	ldrb	r3, [r7, #23]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d00a      	beq.n	80092fe <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80092e8:	7dfb      	ldrb	r3, [r7, #23]
 80092ea:	2b04      	cmp	r3, #4
 80092ec:	d127      	bne.n	800933e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80092ee:	7afb      	ldrb	r3, [r7, #11]
 80092f0:	f003 0304 	and.w	r3, r3, #4
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d122      	bne.n	800933e <follow_path+0xd2>
 80092f8:	2305      	movs	r3, #5
 80092fa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80092fc:	e01f      	b.n	800933e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80092fe:	7afb      	ldrb	r3, [r7, #11]
 8009300:	f003 0304 	and.w	r3, r3, #4
 8009304:	2b00      	cmp	r3, #0
 8009306:	d11c      	bne.n	8009342 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	799b      	ldrb	r3, [r3, #6]
 800930c:	f003 0310 	and.w	r3, r3, #16
 8009310:	2b00      	cmp	r3, #0
 8009312:	d102      	bne.n	800931a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009314:	2305      	movs	r3, #5
 8009316:	75fb      	strb	r3, [r7, #23]
 8009318:	e014      	b.n	8009344 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	695b      	ldr	r3, [r3, #20]
 8009324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009328:	4413      	add	r3, r2
 800932a:	4619      	mov	r1, r3
 800932c:	68f8      	ldr	r0, [r7, #12]
 800932e:	f7ff fa65 	bl	80087fc <ld_clust>
 8009332:	4602      	mov	r2, r0
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009338:	e7c0      	b.n	80092bc <follow_path+0x50>
			if (res != FR_OK) break;
 800933a:	bf00      	nop
 800933c:	e002      	b.n	8009344 <follow_path+0xd8>
				break;
 800933e:	bf00      	nop
 8009340:	e000      	b.n	8009344 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009342:	bf00      	nop
			}
		}
	}

	return res;
 8009344:	7dfb      	ldrb	r3, [r7, #23]
}
 8009346:	4618      	mov	r0, r3
 8009348:	3718      	adds	r7, #24
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}

0800934e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800934e:	b480      	push	{r7}
 8009350:	b087      	sub	sp, #28
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800935a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d031      	beq.n	80093c8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	617b      	str	r3, [r7, #20]
 800936a:	e002      	b.n	8009372 <get_ldnumber+0x24>
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	3301      	adds	r3, #1
 8009370:	617b      	str	r3, [r7, #20]
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	2b1f      	cmp	r3, #31
 8009378:	d903      	bls.n	8009382 <get_ldnumber+0x34>
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	781b      	ldrb	r3, [r3, #0]
 800937e:	2b3a      	cmp	r3, #58	@ 0x3a
 8009380:	d1f4      	bne.n	800936c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	781b      	ldrb	r3, [r3, #0]
 8009386:	2b3a      	cmp	r3, #58	@ 0x3a
 8009388:	d11c      	bne.n	80093c4 <get_ldnumber+0x76>
			tp = *path;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	1c5a      	adds	r2, r3, #1
 8009394:	60fa      	str	r2, [r7, #12]
 8009396:	781b      	ldrb	r3, [r3, #0]
 8009398:	3b30      	subs	r3, #48	@ 0x30
 800939a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	2b09      	cmp	r3, #9
 80093a0:	d80e      	bhi.n	80093c0 <get_ldnumber+0x72>
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d10a      	bne.n	80093c0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d107      	bne.n	80093c0 <get_ldnumber+0x72>
					vol = (int)i;
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	3301      	adds	r3, #1
 80093b8:	617b      	str	r3, [r7, #20]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	e002      	b.n	80093ca <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80093c4:	2300      	movs	r3, #0
 80093c6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80093c8:	693b      	ldr	r3, [r7, #16]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	371c      	adds	r7, #28
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr
	...

080093d8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b082      	sub	sp, #8
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
 80093e0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	70da      	strb	r2, [r3, #3]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093ee:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80093f0:	6839      	ldr	r1, [r7, #0]
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f7fe fcfe 	bl	8007df4 <move_window>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <check_fs+0x2a>
 80093fe:	2304      	movs	r3, #4
 8009400:	e038      	b.n	8009474 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	3334      	adds	r3, #52	@ 0x34
 8009406:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800940a:	4618      	mov	r0, r3
 800940c:	f7fe fa40 	bl	8007890 <ld_word>
 8009410:	4603      	mov	r3, r0
 8009412:	461a      	mov	r2, r3
 8009414:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009418:	429a      	cmp	r2, r3
 800941a:	d001      	beq.n	8009420 <check_fs+0x48>
 800941c:	2303      	movs	r3, #3
 800941e:	e029      	b.n	8009474 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009426:	2be9      	cmp	r3, #233	@ 0xe9
 8009428:	d009      	beq.n	800943e <check_fs+0x66>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009430:	2beb      	cmp	r3, #235	@ 0xeb
 8009432:	d11e      	bne.n	8009472 <check_fs+0x9a>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800943a:	2b90      	cmp	r3, #144	@ 0x90
 800943c:	d119      	bne.n	8009472 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	3334      	adds	r3, #52	@ 0x34
 8009442:	3336      	adds	r3, #54	@ 0x36
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe fa3c 	bl	80078c2 <ld_dword>
 800944a:	4603      	mov	r3, r0
 800944c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009450:	4a0a      	ldr	r2, [pc, #40]	@ (800947c <check_fs+0xa4>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d101      	bne.n	800945a <check_fs+0x82>
 8009456:	2300      	movs	r3, #0
 8009458:	e00c      	b.n	8009474 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	3334      	adds	r3, #52	@ 0x34
 800945e:	3352      	adds	r3, #82	@ 0x52
 8009460:	4618      	mov	r0, r3
 8009462:	f7fe fa2e 	bl	80078c2 <ld_dword>
 8009466:	4603      	mov	r3, r0
 8009468:	4a05      	ldr	r2, [pc, #20]	@ (8009480 <check_fs+0xa8>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d101      	bne.n	8009472 <check_fs+0x9a>
 800946e:	2300      	movs	r3, #0
 8009470:	e000      	b.n	8009474 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009472:	2302      	movs	r3, #2
}
 8009474:	4618      	mov	r0, r3
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}
 800947c:	00544146 	.word	0x00544146
 8009480:	33544146 	.word	0x33544146

08009484 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b096      	sub	sp, #88	@ 0x58
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	4613      	mov	r3, r2
 8009490:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009498:	68f8      	ldr	r0, [r7, #12]
 800949a:	f7ff ff58 	bl	800934e <get_ldnumber>
 800949e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80094a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	da01      	bge.n	80094aa <find_volume+0x26>
 80094a6:	230b      	movs	r3, #11
 80094a8:	e22d      	b.n	8009906 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80094aa:	4aa1      	ldr	r2, [pc, #644]	@ (8009730 <find_volume+0x2ac>)
 80094ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094b2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80094b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d101      	bne.n	80094be <find_volume+0x3a>
 80094ba:	230c      	movs	r3, #12
 80094bc:	e223      	b.n	8009906 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094c2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80094c4:	79fb      	ldrb	r3, [r7, #7]
 80094c6:	f023 0301 	bic.w	r3, r3, #1
 80094ca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80094cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d01a      	beq.n	800950a <find_volume+0x86>
		stat = disk_status(fs->drv);
 80094d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094d6:	785b      	ldrb	r3, [r3, #1]
 80094d8:	4618      	mov	r0, r3
 80094da:	f7fe f93b 	bl	8007754 <disk_status>
 80094de:	4603      	mov	r3, r0
 80094e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80094e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094e8:	f003 0301 	and.w	r3, r3, #1
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d10c      	bne.n	800950a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80094f0:	79fb      	ldrb	r3, [r7, #7]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d007      	beq.n	8009506 <find_volume+0x82>
 80094f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094fa:	f003 0304 	and.w	r3, r3, #4
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d001      	beq.n	8009506 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009502:	230a      	movs	r3, #10
 8009504:	e1ff      	b.n	8009906 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009506:	2300      	movs	r3, #0
 8009508:	e1fd      	b.n	8009906 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800950a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950c:	2200      	movs	r2, #0
 800950e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009512:	b2da      	uxtb	r2, r3
 8009514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009516:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951a:	785b      	ldrb	r3, [r3, #1]
 800951c:	4618      	mov	r0, r3
 800951e:	f7fe f933 	bl	8007788 <disk_initialize>
 8009522:	4603      	mov	r3, r0
 8009524:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009528:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800952c:	f003 0301 	and.w	r3, r3, #1
 8009530:	2b00      	cmp	r3, #0
 8009532:	d001      	beq.n	8009538 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009534:	2303      	movs	r3, #3
 8009536:	e1e6      	b.n	8009906 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009538:	79fb      	ldrb	r3, [r7, #7]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d007      	beq.n	800954e <find_volume+0xca>
 800953e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009542:	f003 0304 	and.w	r3, r3, #4
 8009546:	2b00      	cmp	r3, #0
 8009548:	d001      	beq.n	800954e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800954a:	230a      	movs	r3, #10
 800954c:	e1db      	b.n	8009906 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800954e:	2300      	movs	r3, #0
 8009550:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009552:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009554:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009556:	f7ff ff3f 	bl	80093d8 <check_fs>
 800955a:	4603      	mov	r3, r0
 800955c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009560:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009564:	2b02      	cmp	r3, #2
 8009566:	d149      	bne.n	80095fc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009568:	2300      	movs	r3, #0
 800956a:	643b      	str	r3, [r7, #64]	@ 0x40
 800956c:	e01e      	b.n	80095ac <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800956e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009570:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8009574:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009576:	011b      	lsls	r3, r3, #4
 8009578:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800957c:	4413      	add	r3, r2
 800957e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009582:	3304      	adds	r3, #4
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d006      	beq.n	8009598 <find_volume+0x114>
 800958a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800958c:	3308      	adds	r3, #8
 800958e:	4618      	mov	r0, r3
 8009590:	f7fe f997 	bl	80078c2 <ld_dword>
 8009594:	4602      	mov	r2, r0
 8009596:	e000      	b.n	800959a <find_volume+0x116>
 8009598:	2200      	movs	r2, #0
 800959a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	3358      	adds	r3, #88	@ 0x58
 80095a0:	443b      	add	r3, r7
 80095a2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80095a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095a8:	3301      	adds	r3, #1
 80095aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80095ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ae:	2b03      	cmp	r3, #3
 80095b0:	d9dd      	bls.n	800956e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80095b2:	2300      	movs	r3, #0
 80095b4:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80095b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d002      	beq.n	80095c2 <find_volume+0x13e>
 80095bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095be:	3b01      	subs	r3, #1
 80095c0:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80095c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	3358      	adds	r3, #88	@ 0x58
 80095c8:	443b      	add	r3, r7
 80095ca:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80095ce:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80095d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d005      	beq.n	80095e2 <find_volume+0x15e>
 80095d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80095d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80095da:	f7ff fefd 	bl	80093d8 <check_fs>
 80095de:	4603      	mov	r3, r0
 80095e0:	e000      	b.n	80095e4 <find_volume+0x160>
 80095e2:	2303      	movs	r3, #3
 80095e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80095e8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d905      	bls.n	80095fc <find_volume+0x178>
 80095f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f2:	3301      	adds	r3, #1
 80095f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80095f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f8:	2b03      	cmp	r3, #3
 80095fa:	d9e2      	bls.n	80095c2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80095fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009600:	2b04      	cmp	r3, #4
 8009602:	d101      	bne.n	8009608 <find_volume+0x184>
 8009604:	2301      	movs	r3, #1
 8009606:	e17e      	b.n	8009906 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009608:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800960c:	2b01      	cmp	r3, #1
 800960e:	d901      	bls.n	8009614 <find_volume+0x190>
 8009610:	230d      	movs	r3, #13
 8009612:	e178      	b.n	8009906 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009616:	3334      	adds	r3, #52	@ 0x34
 8009618:	330b      	adds	r3, #11
 800961a:	4618      	mov	r0, r3
 800961c:	f7fe f938 	bl	8007890 <ld_word>
 8009620:	4603      	mov	r3, r0
 8009622:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009626:	d001      	beq.n	800962c <find_volume+0x1a8>
 8009628:	230d      	movs	r3, #13
 800962a:	e16c      	b.n	8009906 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800962c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962e:	3334      	adds	r3, #52	@ 0x34
 8009630:	3316      	adds	r3, #22
 8009632:	4618      	mov	r0, r3
 8009634:	f7fe f92c 	bl	8007890 <ld_word>
 8009638:	4603      	mov	r3, r0
 800963a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800963c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800963e:	2b00      	cmp	r3, #0
 8009640:	d106      	bne.n	8009650 <find_volume+0x1cc>
 8009642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009644:	3334      	adds	r3, #52	@ 0x34
 8009646:	3324      	adds	r3, #36	@ 0x24
 8009648:	4618      	mov	r0, r3
 800964a:	f7fe f93a 	bl	80078c2 <ld_dword>
 800964e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8009650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009652:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009654:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800965c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009662:	789b      	ldrb	r3, [r3, #2]
 8009664:	2b01      	cmp	r3, #1
 8009666:	d005      	beq.n	8009674 <find_volume+0x1f0>
 8009668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800966a:	789b      	ldrb	r3, [r3, #2]
 800966c:	2b02      	cmp	r3, #2
 800966e:	d001      	beq.n	8009674 <find_volume+0x1f0>
 8009670:	230d      	movs	r3, #13
 8009672:	e148      	b.n	8009906 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009676:	789b      	ldrb	r3, [r3, #2]
 8009678:	461a      	mov	r2, r3
 800967a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800967c:	fb02 f303 	mul.w	r3, r2, r3
 8009680:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009688:	461a      	mov	r2, r3
 800968a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800968e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009690:	895b      	ldrh	r3, [r3, #10]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d008      	beq.n	80096a8 <find_volume+0x224>
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	895b      	ldrh	r3, [r3, #10]
 800969a:	461a      	mov	r2, r3
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	895b      	ldrh	r3, [r3, #10]
 80096a0:	3b01      	subs	r3, #1
 80096a2:	4013      	ands	r3, r2
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d001      	beq.n	80096ac <find_volume+0x228>
 80096a8:	230d      	movs	r3, #13
 80096aa:	e12c      	b.n	8009906 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80096ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ae:	3334      	adds	r3, #52	@ 0x34
 80096b0:	3311      	adds	r3, #17
 80096b2:	4618      	mov	r0, r3
 80096b4:	f7fe f8ec 	bl	8007890 <ld_word>
 80096b8:	4603      	mov	r3, r0
 80096ba:	461a      	mov	r2, r3
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096be:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80096c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c2:	891b      	ldrh	r3, [r3, #8]
 80096c4:	f003 030f 	and.w	r3, r3, #15
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d001      	beq.n	80096d2 <find_volume+0x24e>
 80096ce:	230d      	movs	r3, #13
 80096d0:	e119      	b.n	8009906 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80096d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d4:	3334      	adds	r3, #52	@ 0x34
 80096d6:	3313      	adds	r3, #19
 80096d8:	4618      	mov	r0, r3
 80096da:	f7fe f8d9 	bl	8007890 <ld_word>
 80096de:	4603      	mov	r3, r0
 80096e0:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80096e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d106      	bne.n	80096f6 <find_volume+0x272>
 80096e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ea:	3334      	adds	r3, #52	@ 0x34
 80096ec:	3320      	adds	r3, #32
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7fe f8e7 	bl	80078c2 <ld_dword>
 80096f4:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80096f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f8:	3334      	adds	r3, #52	@ 0x34
 80096fa:	330e      	adds	r3, #14
 80096fc:	4618      	mov	r0, r3
 80096fe:	f7fe f8c7 	bl	8007890 <ld_word>
 8009702:	4603      	mov	r3, r0
 8009704:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009706:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009708:	2b00      	cmp	r3, #0
 800970a:	d101      	bne.n	8009710 <find_volume+0x28c>
 800970c:	230d      	movs	r3, #13
 800970e:	e0fa      	b.n	8009906 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009710:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009712:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009714:	4413      	add	r3, r2
 8009716:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009718:	8912      	ldrh	r2, [r2, #8]
 800971a:	0912      	lsrs	r2, r2, #4
 800971c:	b292      	uxth	r2, r2
 800971e:	4413      	add	r3, r2
 8009720:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009722:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009726:	429a      	cmp	r2, r3
 8009728:	d204      	bcs.n	8009734 <find_volume+0x2b0>
 800972a:	230d      	movs	r3, #13
 800972c:	e0eb      	b.n	8009906 <find_volume+0x482>
 800972e:	bf00      	nop
 8009730:	20054000 	.word	0x20054000
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009734:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009738:	1ad3      	subs	r3, r2, r3
 800973a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800973c:	8952      	ldrh	r2, [r2, #10]
 800973e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009742:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009746:	2b00      	cmp	r3, #0
 8009748:	d101      	bne.n	800974e <find_volume+0x2ca>
 800974a:	230d      	movs	r3, #13
 800974c:	e0db      	b.n	8009906 <find_volume+0x482>
		fmt = FS_FAT32;
 800974e:	2303      	movs	r3, #3
 8009750:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009756:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800975a:	4293      	cmp	r3, r2
 800975c:	d802      	bhi.n	8009764 <find_volume+0x2e0>
 800975e:	2302      	movs	r3, #2
 8009760:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009766:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800976a:	4293      	cmp	r3, r2
 800976c:	d802      	bhi.n	8009774 <find_volume+0x2f0>
 800976e:	2301      	movs	r3, #1
 8009770:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009776:	1c9a      	adds	r2, r3, #2
 8009778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800977c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009780:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009782:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009784:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009786:	441a      	add	r2, r3
 8009788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800978a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800978c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800978e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009790:	441a      	add	r2, r3
 8009792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009794:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8009796:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800979a:	2b03      	cmp	r3, #3
 800979c:	d11e      	bne.n	80097dc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800979e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a0:	3334      	adds	r3, #52	@ 0x34
 80097a2:	332a      	adds	r3, #42	@ 0x2a
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7fe f873 	bl	8007890 <ld_word>
 80097aa:	4603      	mov	r3, r0
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d001      	beq.n	80097b4 <find_volume+0x330>
 80097b0:	230d      	movs	r3, #13
 80097b2:	e0a8      	b.n	8009906 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80097b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b6:	891b      	ldrh	r3, [r3, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d001      	beq.n	80097c0 <find_volume+0x33c>
 80097bc:	230d      	movs	r3, #13
 80097be:	e0a2      	b.n	8009906 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80097c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c2:	3334      	adds	r3, #52	@ 0x34
 80097c4:	332c      	adds	r3, #44	@ 0x2c
 80097c6:	4618      	mov	r0, r3
 80097c8:	f7fe f87b 	bl	80078c2 <ld_dword>
 80097cc:	4602      	mov	r2, r0
 80097ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d0:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80097d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d4:	699b      	ldr	r3, [r3, #24]
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80097da:	e01f      	b.n	800981c <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80097dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097de:	891b      	ldrh	r3, [r3, #8]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <find_volume+0x364>
 80097e4:	230d      	movs	r3, #13
 80097e6:	e08e      	b.n	8009906 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80097e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80097ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097ee:	441a      	add	r2, r3
 80097f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f2:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80097f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80097f8:	2b02      	cmp	r3, #2
 80097fa:	d103      	bne.n	8009804 <find_volume+0x380>
 80097fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fe:	699b      	ldr	r3, [r3, #24]
 8009800:	005b      	lsls	r3, r3, #1
 8009802:	e00a      	b.n	800981a <find_volume+0x396>
 8009804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009806:	699a      	ldr	r2, [r3, #24]
 8009808:	4613      	mov	r3, r2
 800980a:	005b      	lsls	r3, r3, #1
 800980c:	4413      	add	r3, r2
 800980e:	085a      	lsrs	r2, r3, #1
 8009810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009812:	699b      	ldr	r3, [r3, #24]
 8009814:	f003 0301 	and.w	r3, r3, #1
 8009818:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800981a:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	69da      	ldr	r2, [r3, #28]
 8009820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009822:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009826:	0a5b      	lsrs	r3, r3, #9
 8009828:	429a      	cmp	r2, r3
 800982a:	d201      	bcs.n	8009830 <find_volume+0x3ac>
 800982c:	230d      	movs	r3, #13
 800982e:	e06a      	b.n	8009906 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009836:	615a      	str	r2, [r3, #20]
 8009838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983a:	695a      	ldr	r2, [r3, #20]
 800983c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8009840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009842:	2280      	movs	r2, #128	@ 0x80
 8009844:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009846:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800984a:	2b03      	cmp	r3, #3
 800984c:	d149      	bne.n	80098e2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800984e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009850:	3334      	adds	r3, #52	@ 0x34
 8009852:	3330      	adds	r3, #48	@ 0x30
 8009854:	4618      	mov	r0, r3
 8009856:	f7fe f81b 	bl	8007890 <ld_word>
 800985a:	4603      	mov	r3, r0
 800985c:	2b01      	cmp	r3, #1
 800985e:	d140      	bne.n	80098e2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009860:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009862:	3301      	adds	r3, #1
 8009864:	4619      	mov	r1, r3
 8009866:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009868:	f7fe fac4 	bl	8007df4 <move_window>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d137      	bne.n	80098e2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009874:	2200      	movs	r2, #0
 8009876:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987a:	3334      	adds	r3, #52	@ 0x34
 800987c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009880:	4618      	mov	r0, r3
 8009882:	f7fe f805 	bl	8007890 <ld_word>
 8009886:	4603      	mov	r3, r0
 8009888:	461a      	mov	r2, r3
 800988a:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800988e:	429a      	cmp	r2, r3
 8009890:	d127      	bne.n	80098e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009894:	3334      	adds	r3, #52	@ 0x34
 8009896:	4618      	mov	r0, r3
 8009898:	f7fe f813 	bl	80078c2 <ld_dword>
 800989c:	4603      	mov	r3, r0
 800989e:	4a1c      	ldr	r2, [pc, #112]	@ (8009910 <find_volume+0x48c>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d11e      	bne.n	80098e2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80098a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a6:	3334      	adds	r3, #52	@ 0x34
 80098a8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7fe f808 	bl	80078c2 <ld_dword>
 80098b2:	4603      	mov	r3, r0
 80098b4:	4a17      	ldr	r2, [pc, #92]	@ (8009914 <find_volume+0x490>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d113      	bne.n	80098e2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80098ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098bc:	3334      	adds	r3, #52	@ 0x34
 80098be:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fd fffd 	bl	80078c2 <ld_dword>
 80098c8:	4602      	mov	r2, r0
 80098ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098cc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80098ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d0:	3334      	adds	r3, #52	@ 0x34
 80098d2:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7fd fff3 	bl	80078c2 <ld_dword>
 80098dc:	4602      	mov	r2, r0
 80098de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e0:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80098e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e4:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80098e8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80098ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009918 <find_volume+0x494>)
 80098ec:	881b      	ldrh	r3, [r3, #0]
 80098ee:	3301      	adds	r3, #1
 80098f0:	b29a      	uxth	r2, r3
 80098f2:	4b09      	ldr	r3, [pc, #36]	@ (8009918 <find_volume+0x494>)
 80098f4:	801a      	strh	r2, [r3, #0]
 80098f6:	4b08      	ldr	r3, [pc, #32]	@ (8009918 <find_volume+0x494>)
 80098f8:	881a      	ldrh	r2, [r3, #0]
 80098fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80098fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009900:	f7fe fa10 	bl	8007d24 <clear_lock>
#endif
	return FR_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	4618      	mov	r0, r3
 8009908:	3758      	adds	r7, #88	@ 0x58
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	41615252 	.word	0x41615252
 8009914:	61417272 	.word	0x61417272
 8009918:	20054004 	.word	0x20054004

0800991c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009926:	2309      	movs	r3, #9
 8009928:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d01c      	beq.n	800996a <validate+0x4e>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d018      	beq.n	800996a <validate+0x4e>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	781b      	ldrb	r3, [r3, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d013      	beq.n	800996a <validate+0x4e>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	889a      	ldrh	r2, [r3, #4]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	88db      	ldrh	r3, [r3, #6]
 800994c:	429a      	cmp	r2, r3
 800994e:	d10c      	bne.n	800996a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	785b      	ldrb	r3, [r3, #1]
 8009956:	4618      	mov	r0, r3
 8009958:	f7fd fefc 	bl	8007754 <disk_status>
 800995c:	4603      	mov	r3, r0
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d101      	bne.n	800996a <validate+0x4e>
			res = FR_OK;
 8009966:	2300      	movs	r3, #0
 8009968:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800996a:	7bfb      	ldrb	r3, [r7, #15]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d102      	bne.n	8009976 <validate+0x5a>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	e000      	b.n	8009978 <validate+0x5c>
 8009976:	2300      	movs	r3, #0
 8009978:	683a      	ldr	r2, [r7, #0]
 800997a:	6013      	str	r3, [r2, #0]
	return res;
 800997c:	7bfb      	ldrb	r3, [r7, #15]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3710      	adds	r7, #16
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}
	...

08009988 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b088      	sub	sp, #32
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	4613      	mov	r3, r2
 8009994:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800999a:	f107 0310 	add.w	r3, r7, #16
 800999e:	4618      	mov	r0, r3
 80099a0:	f7ff fcd5 	bl	800934e <get_ldnumber>
 80099a4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80099a6:	69fb      	ldr	r3, [r7, #28]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	da01      	bge.n	80099b0 <f_mount+0x28>
 80099ac:	230b      	movs	r3, #11
 80099ae:	e02b      	b.n	8009a08 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80099b0:	4a17      	ldr	r2, [pc, #92]	@ (8009a10 <f_mount+0x88>)
 80099b2:	69fb      	ldr	r3, [r7, #28]
 80099b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099b8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d005      	beq.n	80099cc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80099c0:	69b8      	ldr	r0, [r7, #24]
 80099c2:	f7fe f9af 	bl	8007d24 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	2200      	movs	r2, #0
 80099ca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d002      	beq.n	80099d8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2200      	movs	r2, #0
 80099d6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80099d8:	68fa      	ldr	r2, [r7, #12]
 80099da:	490d      	ldr	r1, [pc, #52]	@ (8009a10 <f_mount+0x88>)
 80099dc:	69fb      	ldr	r3, [r7, #28]
 80099de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <f_mount+0x66>
 80099e8:	79fb      	ldrb	r3, [r7, #7]
 80099ea:	2b01      	cmp	r3, #1
 80099ec:	d001      	beq.n	80099f2 <f_mount+0x6a>
 80099ee:	2300      	movs	r3, #0
 80099f0:	e00a      	b.n	8009a08 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80099f2:	f107 010c 	add.w	r1, r7, #12
 80099f6:	f107 0308 	add.w	r3, r7, #8
 80099fa:	2200      	movs	r2, #0
 80099fc:	4618      	mov	r0, r3
 80099fe:	f7ff fd41 	bl	8009484 <find_volume>
 8009a02:	4603      	mov	r3, r0
 8009a04:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009a06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3720      	adds	r7, #32
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	20054000 	.word	0x20054000

08009a14 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b09a      	sub	sp, #104	@ 0x68
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <f_open+0x18>
 8009a28:	2309      	movs	r3, #9
 8009a2a:	e1b9      	b.n	8009da0 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009a2c:	79fb      	ldrb	r3, [r7, #7]
 8009a2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a32:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009a34:	79fa      	ldrb	r2, [r7, #7]
 8009a36:	f107 0110 	add.w	r1, r7, #16
 8009a3a:	f107 0308 	add.w	r3, r7, #8
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7ff fd20 	bl	8009484 <find_volume>
 8009a44:	4603      	mov	r3, r0
 8009a46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8009a4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	f040 819d 	bne.w	8009d8e <f_open+0x37a>
		dj.obj.fs = fs;
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 8009a58:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8009a5c:	f000 fd62 	bl	800a524 <ff_memalloc>
 8009a60:	65b8      	str	r0, [r7, #88]	@ 0x58
 8009a62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <f_open+0x58>
 8009a68:	2311      	movs	r3, #17
 8009a6a:	e199      	b.n	8009da0 <f_open+0x38c>
 8009a6c:	693b      	ldr	r3, [r7, #16]
 8009a6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a70:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 8009a72:	68ba      	ldr	r2, [r7, #8]
 8009a74:	f107 0314 	add.w	r3, r7, #20
 8009a78:	4611      	mov	r1, r2
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f7ff fbf6 	bl	800926c <follow_path>
 8009a80:	4603      	mov	r3, r0
 8009a82:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009a86:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d118      	bne.n	8009ac0 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009a8e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009a92:	b25b      	sxtb	r3, r3
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	da03      	bge.n	8009aa0 <f_open+0x8c>
				res = FR_INVALID_NAME;
 8009a98:	2306      	movs	r3, #6
 8009a9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009a9e:	e00f      	b.n	8009ac0 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009aa0:	79fb      	ldrb	r3, [r7, #7]
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	bf8c      	ite	hi
 8009aa6:	2301      	movhi	r3, #1
 8009aa8:	2300      	movls	r3, #0
 8009aaa:	b2db      	uxtb	r3, r3
 8009aac:	461a      	mov	r2, r3
 8009aae:	f107 0314 	add.w	r3, r7, #20
 8009ab2:	4611      	mov	r1, r2
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f7fd ffed 	bl	8007a94 <chk_lock>
 8009aba:	4603      	mov	r3, r0
 8009abc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009ac0:	79fb      	ldrb	r3, [r7, #7]
 8009ac2:	f003 031c 	and.w	r3, r3, #28
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d07f      	beq.n	8009bca <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 8009aca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d017      	beq.n	8009b02 <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009ad2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009ad6:	2b04      	cmp	r3, #4
 8009ad8:	d10e      	bne.n	8009af8 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009ada:	f7fe f837 	bl	8007b4c <enq_lock>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d006      	beq.n	8009af2 <f_open+0xde>
 8009ae4:	f107 0314 	add.w	r3, r7, #20
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff f90f 	bl	8008d0c <dir_register>
 8009aee:	4603      	mov	r3, r0
 8009af0:	e000      	b.n	8009af4 <f_open+0xe0>
 8009af2:	2312      	movs	r3, #18
 8009af4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009af8:	79fb      	ldrb	r3, [r7, #7]
 8009afa:	f043 0308 	orr.w	r3, r3, #8
 8009afe:	71fb      	strb	r3, [r7, #7]
 8009b00:	e010      	b.n	8009b24 <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b02:	7ebb      	ldrb	r3, [r7, #26]
 8009b04:	f003 0311 	and.w	r3, r3, #17
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d003      	beq.n	8009b14 <f_open+0x100>
					res = FR_DENIED;
 8009b0c:	2307      	movs	r3, #7
 8009b0e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009b12:	e007      	b.n	8009b24 <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009b14:	79fb      	ldrb	r3, [r7, #7]
 8009b16:	f003 0304 	and.w	r3, r3, #4
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d002      	beq.n	8009b24 <f_open+0x110>
 8009b1e:	2308      	movs	r3, #8
 8009b20:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009b24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d168      	bne.n	8009bfe <f_open+0x1ea>
 8009b2c:	79fb      	ldrb	r3, [r7, #7]
 8009b2e:	f003 0308 	and.w	r3, r3, #8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d063      	beq.n	8009bfe <f_open+0x1ea>
				dw = GET_FATTIME();
 8009b36:	f7fd fe05 	bl	8007744 <get_fattime>
 8009b3a:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b3e:	330e      	adds	r3, #14
 8009b40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fd fefb 	bl	800793e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b4a:	3316      	adds	r3, #22
 8009b4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7fd fef5 	bl	800793e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b56:	330b      	adds	r3, #11
 8009b58:	2220      	movs	r2, #32
 8009b5a:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009b5c:	693b      	ldr	r3, [r7, #16]
 8009b5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b60:	4611      	mov	r1, r2
 8009b62:	4618      	mov	r0, r3
 8009b64:	f7fe fe4a 	bl	80087fc <ld_clust>
 8009b68:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009b6a:	693b      	ldr	r3, [r7, #16]
 8009b6c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009b6e:	2200      	movs	r2, #0
 8009b70:	4618      	mov	r0, r3
 8009b72:	f7fe fe62 	bl	800883a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b78:	331c      	adds	r3, #28
 8009b7a:	2100      	movs	r1, #0
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	f7fd fede 	bl	800793e <st_dword>
					fs->wflag = 1;
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	2201      	movs	r2, #1
 8009b86:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009b88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d037      	beq.n	8009bfe <f_open+0x1ea>
						dw = fs->winsect;
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b92:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 8009b94:	f107 0314 	add.w	r3, r7, #20
 8009b98:	2200      	movs	r2, #0
 8009b9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fe fb75 	bl	800828c <remove_chain>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8009ba8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d126      	bne.n	8009bfe <f_open+0x1ea>
							res = move_window(fs, dw);
 8009bb0:	693b      	ldr	r3, [r7, #16]
 8009bb2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f7fe f91d 	bl	8007df4 <move_window>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009bc4:	3a01      	subs	r2, #1
 8009bc6:	611a      	str	r2, [r3, #16]
 8009bc8:	e019      	b.n	8009bfe <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009bca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d115      	bne.n	8009bfe <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009bd2:	7ebb      	ldrb	r3, [r7, #26]
 8009bd4:	f003 0310 	and.w	r3, r3, #16
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d003      	beq.n	8009be4 <f_open+0x1d0>
					res = FR_NO_FILE;
 8009bdc:	2304      	movs	r3, #4
 8009bde:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009be2:	e00c      	b.n	8009bfe <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009be4:	79fb      	ldrb	r3, [r7, #7]
 8009be6:	f003 0302 	and.w	r3, r3, #2
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d007      	beq.n	8009bfe <f_open+0x1ea>
 8009bee:	7ebb      	ldrb	r3, [r7, #26]
 8009bf0:	f003 0301 	and.w	r3, r3, #1
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d002      	beq.n	8009bfe <f_open+0x1ea>
						res = FR_DENIED;
 8009bf8:	2307      	movs	r3, #7
 8009bfa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8009bfe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d126      	bne.n	8009c54 <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009c06:	79fb      	ldrb	r3, [r7, #7]
 8009c08:	f003 0308 	and.w	r3, r3, #8
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d003      	beq.n	8009c18 <f_open+0x204>
				mode |= FA_MODIFIED;
 8009c10:	79fb      	ldrb	r3, [r7, #7]
 8009c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c16:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009c20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009c26:	79fb      	ldrb	r3, [r7, #7]
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	bf8c      	ite	hi
 8009c2c:	2301      	movhi	r3, #1
 8009c2e:	2300      	movls	r3, #0
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	461a      	mov	r2, r3
 8009c34:	f107 0314 	add.w	r3, r7, #20
 8009c38:	4611      	mov	r1, r2
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fd ffa8 	bl	8007b90 <inc_lock>
 8009c40:	4602      	mov	r2, r0
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d102      	bne.n	8009c54 <f_open+0x240>
 8009c4e:	2302      	movs	r3, #2
 8009c50:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009c54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f040 8095 	bne.w	8009d88 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c62:	4611      	mov	r1, r2
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7fe fdc9 	bl	80087fc <ld_clust>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c72:	331c      	adds	r3, #28
 8009c74:	4618      	mov	r0, r3
 8009c76:	f7fd fe24 	bl	80078c2 <ld_dword>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2200      	movs	r2, #0
 8009c84:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009c86:	693a      	ldr	r2, [r7, #16]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	88da      	ldrh	r2, [r3, #6]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	79fa      	ldrb	r2, [r7, #7]
 8009c98:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	3330      	adds	r3, #48	@ 0x30
 8009cb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7fd fe8e 	bl	80079d8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009cbc:	79fb      	ldrb	r3, [r7, #7]
 8009cbe:	f003 0320 	and.w	r3, r3, #32
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d060      	beq.n	8009d88 <f_open+0x374>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d05c      	beq.n	8009d88 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	68da      	ldr	r2, [r3, #12]
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	895b      	ldrh	r3, [r3, #10]
 8009cda:	025b      	lsls	r3, r3, #9
 8009cdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	68db      	ldr	r3, [r3, #12]
 8009ce8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cea:	e016      	b.n	8009d1a <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f7fe f93a 	bl	8007f6a <get_fat>
 8009cf6:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009cf8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cfa:	2b01      	cmp	r3, #1
 8009cfc:	d802      	bhi.n	8009d04 <f_open+0x2f0>
 8009cfe:	2302      	movs	r3, #2
 8009d00:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009d04:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009d06:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d0a:	d102      	bne.n	8009d12 <f_open+0x2fe>
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009d14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d16:	1ad3      	subs	r3, r2, r3
 8009d18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d1a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d103      	bne.n	8009d2a <f_open+0x316>
 8009d22:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009d24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d8e0      	bhi.n	8009cec <f_open+0x2d8>
				}
				fp->clust = clst;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009d2e:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009d30:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d127      	bne.n	8009d88 <f_open+0x374>
 8009d38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d022      	beq.n	8009d88 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7fe f8f0 	bl	8007f2c <clust2sect>
 8009d4c:	64b8      	str	r0, [r7, #72]	@ 0x48
 8009d4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d103      	bne.n	8009d5c <f_open+0x348>
						res = FR_INT_ERR;
 8009d54:	2302      	movs	r3, #2
 8009d56:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009d5a:	e015      	b.n	8009d88 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009d5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d5e:	0a5a      	lsrs	r2, r3, #9
 8009d60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d62:	441a      	add	r2, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	7858      	ldrb	r0, [r3, #1]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6a1a      	ldr	r2, [r3, #32]
 8009d76:	2301      	movs	r3, #1
 8009d78:	f7fd fd2c 	bl	80077d4 <disk_read>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <f_open+0x374>
 8009d82:	2301      	movs	r3, #1
 8009d84:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 8009d88:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009d8a:	f000 fbd7 	bl	800a53c <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009d8e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d002      	beq.n	8009d9c <f_open+0x388>
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3768      	adds	r7, #104	@ 0x68
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08e      	sub	sp, #56	@ 0x38
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60f8      	str	r0, [r7, #12]
 8009db0:	60b9      	str	r1, [r7, #8]
 8009db2:	607a      	str	r2, [r7, #4]
 8009db4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	f107 0214 	add.w	r2, r7, #20
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7ff fda7 	bl	800991c <validate>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009dd4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d107      	bne.n	8009dec <f_read+0x44>
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	7d5b      	ldrb	r3, [r3, #21]
 8009de0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009de4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d002      	beq.n	8009df2 <f_read+0x4a>
 8009dec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009df0:	e115      	b.n	800a01e <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	7d1b      	ldrb	r3, [r3, #20]
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <f_read+0x5a>
 8009dfe:	2307      	movs	r3, #7
 8009e00:	e10d      	b.n	800a01e <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	68da      	ldr	r2, [r3, #12]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	699b      	ldr	r3, [r3, #24]
 8009e0a:	1ad3      	subs	r3, r2, r3
 8009e0c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009e0e:	687a      	ldr	r2, [r7, #4]
 8009e10:	6a3b      	ldr	r3, [r7, #32]
 8009e12:	429a      	cmp	r2, r3
 8009e14:	f240 80fe 	bls.w	800a014 <f_read+0x26c>
 8009e18:	6a3b      	ldr	r3, [r7, #32]
 8009e1a:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009e1c:	e0fa      	b.n	800a014 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	699b      	ldr	r3, [r3, #24]
 8009e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f040 80c6 	bne.w	8009fb8 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	699b      	ldr	r3, [r3, #24]
 8009e30:	0a5b      	lsrs	r3, r3, #9
 8009e32:	697a      	ldr	r2, [r7, #20]
 8009e34:	8952      	ldrh	r2, [r2, #10]
 8009e36:	3a01      	subs	r2, #1
 8009e38:	4013      	ands	r3, r2
 8009e3a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009e3c:	69fb      	ldr	r3, [r7, #28]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d12f      	bne.n	8009ea2 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	699b      	ldr	r3, [r3, #24]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d103      	bne.n	8009e52 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	689b      	ldr	r3, [r3, #8]
 8009e4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e50:	e013      	b.n	8009e7a <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d007      	beq.n	8009e6a <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	699b      	ldr	r3, [r3, #24]
 8009e5e:	4619      	mov	r1, r3
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f7fe fb10 	bl	8008486 <clmt_clust>
 8009e66:	6338      	str	r0, [r7, #48]	@ 0x30
 8009e68:	e007      	b.n	8009e7a <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009e6a:	68fa      	ldr	r2, [r7, #12]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	69db      	ldr	r3, [r3, #28]
 8009e70:	4619      	mov	r1, r3
 8009e72:	4610      	mov	r0, r2
 8009e74:	f7fe f879 	bl	8007f6a <get_fat>
 8009e78:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d804      	bhi.n	8009e8a <f_read+0xe2>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2202      	movs	r2, #2
 8009e84:	755a      	strb	r2, [r3, #21]
 8009e86:	2302      	movs	r3, #2
 8009e88:	e0c9      	b.n	800a01e <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009e90:	d104      	bne.n	8009e9c <f_read+0xf4>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	2201      	movs	r2, #1
 8009e96:	755a      	strb	r2, [r3, #21]
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e0c0      	b.n	800a01e <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea0:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	69db      	ldr	r3, [r3, #28]
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	4610      	mov	r0, r2
 8009eac:	f7fe f83e 	bl	8007f2c <clust2sect>
 8009eb0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009eb2:	69bb      	ldr	r3, [r7, #24]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d104      	bne.n	8009ec2 <f_read+0x11a>
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	2202      	movs	r2, #2
 8009ebc:	755a      	strb	r2, [r3, #21]
 8009ebe:	2302      	movs	r3, #2
 8009ec0:	e0ad      	b.n	800a01e <f_read+0x276>
			sect += csect;
 8009ec2:	69ba      	ldr	r2, [r7, #24]
 8009ec4:	69fb      	ldr	r3, [r7, #28]
 8009ec6:	4413      	add	r3, r2
 8009ec8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	0a5b      	lsrs	r3, r3, #9
 8009ece:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d039      	beq.n	8009f4a <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009ed6:	69fa      	ldr	r2, [r7, #28]
 8009ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eda:	4413      	add	r3, r2
 8009edc:	697a      	ldr	r2, [r7, #20]
 8009ede:	8952      	ldrh	r2, [r2, #10]
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d905      	bls.n	8009ef0 <f_read+0x148>
					cc = fs->csize - csect;
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	895b      	ldrh	r3, [r3, #10]
 8009ee8:	461a      	mov	r2, r3
 8009eea:	69fb      	ldr	r3, [r7, #28]
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	7858      	ldrb	r0, [r3, #1]
 8009ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef6:	69ba      	ldr	r2, [r7, #24]
 8009ef8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009efa:	f7fd fc6b 	bl	80077d4 <disk_read>
 8009efe:	4603      	mov	r3, r0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d004      	beq.n	8009f0e <f_read+0x166>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2201      	movs	r2, #1
 8009f08:	755a      	strb	r2, [r3, #21]
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e087      	b.n	800a01e <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	7d1b      	ldrb	r3, [r3, #20]
 8009f12:	b25b      	sxtb	r3, r3
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	da14      	bge.n	8009f42 <f_read+0x19a>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	6a1a      	ldr	r2, [r3, #32]
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	1ad3      	subs	r3, r2, r3
 8009f20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d90d      	bls.n	8009f42 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	6a1a      	ldr	r2, [r3, #32]
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	1ad3      	subs	r3, r2, r3
 8009f2e:	025b      	lsls	r3, r3, #9
 8009f30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f32:	18d0      	adds	r0, r2, r3
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	3330      	adds	r3, #48	@ 0x30
 8009f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	f7fd fd2a 	bl	8007996 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f44:	025b      	lsls	r3, r3, #9
 8009f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009f48:	e050      	b.n	8009fec <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6a1b      	ldr	r3, [r3, #32]
 8009f4e:	69ba      	ldr	r2, [r7, #24]
 8009f50:	429a      	cmp	r2, r3
 8009f52:	d02e      	beq.n	8009fb2 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	7d1b      	ldrb	r3, [r3, #20]
 8009f58:	b25b      	sxtb	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	da18      	bge.n	8009f90 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	7858      	ldrb	r0, [r3, #1]
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	6a1a      	ldr	r2, [r3, #32]
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	f7fd fc51 	bl	8007814 <disk_write>
 8009f72:	4603      	mov	r3, r0
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d004      	beq.n	8009f82 <f_read+0x1da>
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2201      	movs	r2, #1
 8009f7c:	755a      	strb	r2, [r3, #21]
 8009f7e:	2301      	movs	r3, #1
 8009f80:	e04d      	b.n	800a01e <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	7d1b      	ldrb	r3, [r3, #20]
 8009f86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f8a:	b2da      	uxtb	r2, r3
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	7858      	ldrb	r0, [r3, #1]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	69ba      	ldr	r2, [r7, #24]
 8009f9e:	f7fd fc19 	bl	80077d4 <disk_read>
 8009fa2:	4603      	mov	r3, r0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d004      	beq.n	8009fb2 <f_read+0x20a>
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	2201      	movs	r2, #1
 8009fac:	755a      	strb	r2, [r3, #21]
 8009fae:	2301      	movs	r3, #1
 8009fb0:	e035      	b.n	800a01e <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	69ba      	ldr	r2, [r7, #24]
 8009fb6:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	699b      	ldr	r3, [r3, #24]
 8009fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fc0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009fc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d901      	bls.n	8009fd2 <f_read+0x22a>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	699b      	ldr	r3, [r3, #24]
 8009fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fe0:	4413      	add	r3, r2
 8009fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fe4:	4619      	mov	r1, r3
 8009fe6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fe8:	f7fd fcd5 	bl	8007996 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ff0:	4413      	add	r3, r2
 8009ff2:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	699a      	ldr	r2, [r3, #24]
 8009ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ffa:	441a      	add	r2, r3
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	619a      	str	r2, [r3, #24]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	681a      	ldr	r2, [r3, #0]
 800a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a006:	441a      	add	r2, r3
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	601a      	str	r2, [r3, #0]
 800a00c:	687a      	ldr	r2, [r7, #4]
 800a00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a010:	1ad3      	subs	r3, r2, r3
 800a012:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2b00      	cmp	r3, #0
 800a018:	f47f af01 	bne.w	8009e1e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3738      	adds	r7, #56	@ 0x38
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a026:	b580      	push	{r7, lr}
 800a028:	b086      	sub	sp, #24
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f107 0208 	add.w	r2, r7, #8
 800a034:	4611      	mov	r1, r2
 800a036:	4618      	mov	r0, r3
 800a038:	f7ff fc70 	bl	800991c <validate>
 800a03c:	4603      	mov	r3, r0
 800a03e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a040:	7dfb      	ldrb	r3, [r7, #23]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d168      	bne.n	800a118 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	7d1b      	ldrb	r3, [r3, #20]
 800a04a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d062      	beq.n	800a118 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	7d1b      	ldrb	r3, [r3, #20]
 800a056:	b25b      	sxtb	r3, r3
 800a058:	2b00      	cmp	r3, #0
 800a05a:	da15      	bge.n	800a088 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	7858      	ldrb	r0, [r3, #1]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a1a      	ldr	r2, [r3, #32]
 800a06a:	2301      	movs	r3, #1
 800a06c:	f7fd fbd2 	bl	8007814 <disk_write>
 800a070:	4603      	mov	r3, r0
 800a072:	2b00      	cmp	r3, #0
 800a074:	d001      	beq.n	800a07a <f_sync+0x54>
 800a076:	2301      	movs	r3, #1
 800a078:	e04f      	b.n	800a11a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	7d1b      	ldrb	r3, [r3, #20]
 800a07e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a082:	b2da      	uxtb	r2, r3
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a088:	f7fd fb5c 	bl	8007744 <get_fattime>
 800a08c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a094:	4619      	mov	r1, r3
 800a096:	4610      	mov	r0, r2
 800a098:	f7fd feac 	bl	8007df4 <move_window>
 800a09c:	4603      	mov	r3, r0
 800a09e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a0a0:	7dfb      	ldrb	r3, [r7, #23]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d138      	bne.n	800a118 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0aa:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	330b      	adds	r3, #11
 800a0b0:	781a      	ldrb	r2, [r3, #0]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	330b      	adds	r3, #11
 800a0b6:	f042 0220 	orr.w	r2, r2, #32
 800a0ba:	b2d2      	uxtb	r2, r2
 800a0bc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6818      	ldr	r0, [r3, #0]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	68f9      	ldr	r1, [r7, #12]
 800a0ca:	f7fe fbb6 	bl	800883a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f103 021c 	add.w	r2, r3, #28
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	68db      	ldr	r3, [r3, #12]
 800a0d8:	4619      	mov	r1, r3
 800a0da:	4610      	mov	r0, r2
 800a0dc:	f7fd fc2f 	bl	800793e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	3316      	adds	r3, #22
 800a0e4:	6939      	ldr	r1, [r7, #16]
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7fd fc29 	bl	800793e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3312      	adds	r3, #18
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fd fc08 	bl	8007908 <st_word>
					fs->wflag = 1;
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	4618      	mov	r0, r3
 800a102:	f7fd fea5 	bl	8007e50 <sync_fs>
 800a106:	4603      	mov	r3, r0
 800a108:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	7d1b      	ldrb	r3, [r3, #20]
 800a10e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a112:	b2da      	uxtb	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a118:	7dfb      	ldrb	r3, [r7, #23]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3718      	adds	r7, #24
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}

0800a122 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a122:	b580      	push	{r7, lr}
 800a124:	b084      	sub	sp, #16
 800a126:	af00      	add	r7, sp, #0
 800a128:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f7ff ff7b 	bl	800a026 <f_sync>
 800a130:	4603      	mov	r3, r0
 800a132:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a134:	7bfb      	ldrb	r3, [r7, #15]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d118      	bne.n	800a16c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f107 0208 	add.w	r2, r7, #8
 800a140:	4611      	mov	r1, r2
 800a142:	4618      	mov	r0, r3
 800a144:	f7ff fbea 	bl	800991c <validate>
 800a148:	4603      	mov	r3, r0
 800a14a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a14c:	7bfb      	ldrb	r3, [r7, #15]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10c      	bne.n	800a16c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	691b      	ldr	r3, [r3, #16]
 800a156:	4618      	mov	r0, r3
 800a158:	f7fd fda8 	bl	8007cac <dec_lock>
 800a15c:	4603      	mov	r3, r0
 800a15e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a160:	7bfb      	ldrb	r3, [r7, #15]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d102      	bne.n	800a16c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2200      	movs	r2, #0
 800a16a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3710      	adds	r7, #16
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}

0800a176 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800a176:	b580      	push	{r7, lr}
 800a178:	b092      	sub	sp, #72	@ 0x48
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	60f8      	str	r0, [r7, #12]
 800a17e:	60b9      	str	r1, [r7, #8]
 800a180:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800a182:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800a186:	f107 030c 	add.w	r3, r7, #12
 800a18a:	2200      	movs	r2, #0
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7ff f979 	bl	8009484 <find_volume>
 800a192:	4603      	mov	r3, r0
 800a194:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800a198:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	f040 8099 	bne.w	800a2d4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800a1a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800a1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1aa:	695a      	ldr	r2, [r3, #20]
 800a1ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ae:	699b      	ldr	r3, [r3, #24]
 800a1b0:	3b02      	subs	r3, #2
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d804      	bhi.n	800a1c0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800a1b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b8:	695a      	ldr	r2, [r3, #20]
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	e089      	b.n	800a2d4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800a1c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d128      	bne.n	800a21e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800a1cc:	2302      	movs	r3, #2
 800a1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800a1d4:	f107 0314 	add.w	r3, r7, #20
 800a1d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fd fec5 	bl	8007f6a <get_fat>
 800a1e0:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800a1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1e8:	d103      	bne.n	800a1f2 <f_getfree+0x7c>
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a1f0:	e063      	b.n	800a2ba <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800a1f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	d103      	bne.n	800a200 <f_getfree+0x8a>
 800a1f8:	2302      	movs	r3, #2
 800a1fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a1fe:	e05c      	b.n	800a2ba <f_getfree+0x144>
					if (stat == 0) nfree++;
 800a200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a202:	2b00      	cmp	r3, #0
 800a204:	d102      	bne.n	800a20c <f_getfree+0x96>
 800a206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a208:	3301      	adds	r3, #1
 800a20a:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800a20c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a20e:	3301      	adds	r3, #1
 800a210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a214:	699b      	ldr	r3, [r3, #24]
 800a216:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a218:	429a      	cmp	r2, r3
 800a21a:	d3db      	bcc.n	800a1d4 <f_getfree+0x5e>
 800a21c:	e04d      	b.n	800a2ba <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800a21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a228:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800a22a:	2300      	movs	r3, #0
 800a22c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a22e:	2300      	movs	r3, #0
 800a230:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800a232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a234:	2b00      	cmp	r3, #0
 800a236:	d113      	bne.n	800a260 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800a238:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a23a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a23c:	1c5a      	adds	r2, r3, #1
 800a23e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a240:	4619      	mov	r1, r3
 800a242:	f7fd fdd7 	bl	8007df4 <move_window>
 800a246:	4603      	mov	r3, r0
 800a248:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800a24c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a250:	2b00      	cmp	r3, #0
 800a252:	d131      	bne.n	800a2b8 <f_getfree+0x142>
							p = fs->win;
 800a254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a256:	3334      	adds	r3, #52	@ 0x34
 800a258:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800a25a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a25e:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800a260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b02      	cmp	r3, #2
 800a266:	d10f      	bne.n	800a288 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800a268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a26a:	f7fd fb11 	bl	8007890 <ld_word>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d102      	bne.n	800a27a <f_getfree+0x104>
 800a274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a276:	3301      	adds	r3, #1
 800a278:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	3302      	adds	r3, #2
 800a27e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a282:	3b02      	subs	r3, #2
 800a284:	637b      	str	r3, [r7, #52]	@ 0x34
 800a286:	e010      	b.n	800a2aa <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800a288:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a28a:	f7fd fb1a 	bl	80078c2 <ld_dword>
 800a28e:	4603      	mov	r3, r0
 800a290:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a294:	2b00      	cmp	r3, #0
 800a296:	d102      	bne.n	800a29e <f_getfree+0x128>
 800a298:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a29a:	3301      	adds	r3, #1
 800a29c:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800a29e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2a0:	3304      	adds	r3, #4
 800a2a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a2a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2a6:	3b04      	subs	r3, #4
 800a2a8:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800a2aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2ac:	3b01      	subs	r3, #1
 800a2ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a2b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d1bd      	bne.n	800a232 <f_getfree+0xbc>
 800a2b6:	e000      	b.n	800a2ba <f_getfree+0x144>
							if (res != FR_OK) break;
 800a2b8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2be:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800a2c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2c4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800a2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2c8:	791a      	ldrb	r2, [r3, #4]
 800a2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2cc:	f042 0201 	orr.w	r2, r2, #1
 800a2d0:	b2d2      	uxtb	r2, r2
 800a2d2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800a2d4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800a2d8:	4618      	mov	r0, r3
 800a2da:	3748      	adds	r7, #72	@ 0x48
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b087      	sub	sp, #28
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	60f8      	str	r0, [r7, #12]
 800a2e8:	60b9      	str	r1, [r7, #8]
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a2f6:	4b1f      	ldr	r3, [pc, #124]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a2f8:	7a5b      	ldrb	r3, [r3, #9]
 800a2fa:	b2db      	uxtb	r3, r3
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d131      	bne.n	800a364 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a300:	4b1c      	ldr	r3, [pc, #112]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a302:	7a5b      	ldrb	r3, [r3, #9]
 800a304:	b2db      	uxtb	r3, r3
 800a306:	461a      	mov	r2, r3
 800a308:	4b1a      	ldr	r3, [pc, #104]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a30a:	2100      	movs	r1, #0
 800a30c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a30e:	4b19      	ldr	r3, [pc, #100]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a310:	7a5b      	ldrb	r3, [r3, #9]
 800a312:	b2db      	uxtb	r3, r3
 800a314:	4a17      	ldr	r2, [pc, #92]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	4413      	add	r3, r2
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a31e:	4b15      	ldr	r3, [pc, #84]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a320:	7a5b      	ldrb	r3, [r3, #9]
 800a322:	b2db      	uxtb	r3, r3
 800a324:	461a      	mov	r2, r3
 800a326:	4b13      	ldr	r3, [pc, #76]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a328:	4413      	add	r3, r2
 800a32a:	79fa      	ldrb	r2, [r7, #7]
 800a32c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a32e:	4b11      	ldr	r3, [pc, #68]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a330:	7a5b      	ldrb	r3, [r3, #9]
 800a332:	b2db      	uxtb	r3, r3
 800a334:	1c5a      	adds	r2, r3, #1
 800a336:	b2d1      	uxtb	r1, r2
 800a338:	4a0e      	ldr	r2, [pc, #56]	@ (800a374 <FATFS_LinkDriverEx+0x94>)
 800a33a:	7251      	strb	r1, [r2, #9]
 800a33c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a33e:	7dbb      	ldrb	r3, [r7, #22]
 800a340:	3330      	adds	r3, #48	@ 0x30
 800a342:	b2da      	uxtb	r2, r3
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	3301      	adds	r3, #1
 800a34c:	223a      	movs	r2, #58	@ 0x3a
 800a34e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	3302      	adds	r3, #2
 800a354:	222f      	movs	r2, #47	@ 0x2f
 800a356:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	3303      	adds	r3, #3
 800a35c:	2200      	movs	r2, #0
 800a35e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a360:	2300      	movs	r3, #0
 800a362:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a364:	7dfb      	ldrb	r3, [r7, #23]
}
 800a366:	4618      	mov	r0, r3
 800a368:	371c      	adds	r7, #28
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	20054028 	.word	0x20054028

0800a378 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b082      	sub	sp, #8
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a382:	2200      	movs	r2, #0
 800a384:	6839      	ldr	r1, [r7, #0]
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f7ff ffaa 	bl	800a2e0 <FATFS_LinkDriverEx>
 800a38c:	4603      	mov	r3, r0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}
	...

0800a398 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	4603      	mov	r3, r0
 800a3a0:	6039      	str	r1, [r7, #0]
 800a3a2:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a3a4:	88fb      	ldrh	r3, [r7, #6]
 800a3a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3a8:	d802      	bhi.n	800a3b0 <ff_convert+0x18>
		c = chr;
 800a3aa:	88fb      	ldrh	r3, [r7, #6]
 800a3ac:	81fb      	strh	r3, [r7, #14]
 800a3ae:	e025      	b.n	800a3fc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d00b      	beq.n	800a3ce <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a3b6:	88fb      	ldrh	r3, [r7, #6]
 800a3b8:	2bff      	cmp	r3, #255	@ 0xff
 800a3ba:	d805      	bhi.n	800a3c8 <ff_convert+0x30>
 800a3bc:	88fb      	ldrh	r3, [r7, #6]
 800a3be:	3b80      	subs	r3, #128	@ 0x80
 800a3c0:	4a12      	ldr	r2, [pc, #72]	@ (800a40c <ff_convert+0x74>)
 800a3c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3c6:	e000      	b.n	800a3ca <ff_convert+0x32>
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	81fb      	strh	r3, [r7, #14]
 800a3cc:	e016      	b.n	800a3fc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	81fb      	strh	r3, [r7, #14]
 800a3d2:	e009      	b.n	800a3e8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a3d4:	89fb      	ldrh	r3, [r7, #14]
 800a3d6:	4a0d      	ldr	r2, [pc, #52]	@ (800a40c <ff_convert+0x74>)
 800a3d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3dc:	88fa      	ldrh	r2, [r7, #6]
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d006      	beq.n	800a3f0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a3e2:	89fb      	ldrh	r3, [r7, #14]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	81fb      	strh	r3, [r7, #14]
 800a3e8:	89fb      	ldrh	r3, [r7, #14]
 800a3ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800a3ec:	d9f2      	bls.n	800a3d4 <ff_convert+0x3c>
 800a3ee:	e000      	b.n	800a3f2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a3f0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a3f2:	89fb      	ldrh	r3, [r7, #14]
 800a3f4:	3380      	adds	r3, #128	@ 0x80
 800a3f6:	b29b      	uxth	r3, r3
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a3fc:	89fb      	ldrh	r3, [r7, #14]
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3714      	adds	r7, #20
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	0800b9e4 	.word	0x0800b9e4

0800a410 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a410:	b480      	push	{r7}
 800a412:	b087      	sub	sp, #28
 800a414:	af00      	add	r7, sp, #0
 800a416:	4603      	mov	r3, r0
 800a418:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a41a:	88fb      	ldrh	r3, [r7, #6]
 800a41c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a420:	d201      	bcs.n	800a426 <ff_wtoupper+0x16>
 800a422:	4b3e      	ldr	r3, [pc, #248]	@ (800a51c <ff_wtoupper+0x10c>)
 800a424:	e000      	b.n	800a428 <ff_wtoupper+0x18>
 800a426:	4b3e      	ldr	r3, [pc, #248]	@ (800a520 <ff_wtoupper+0x110>)
 800a428:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	1c9a      	adds	r2, r3, #2
 800a42e:	617a      	str	r2, [r7, #20]
 800a430:	881b      	ldrh	r3, [r3, #0]
 800a432:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a434:	8a7b      	ldrh	r3, [r7, #18]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d068      	beq.n	800a50c <ff_wtoupper+0xfc>
 800a43a:	88fa      	ldrh	r2, [r7, #6]
 800a43c:	8a7b      	ldrh	r3, [r7, #18]
 800a43e:	429a      	cmp	r2, r3
 800a440:	d364      	bcc.n	800a50c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	1c9a      	adds	r2, r3, #2
 800a446:	617a      	str	r2, [r7, #20]
 800a448:	881b      	ldrh	r3, [r3, #0]
 800a44a:	823b      	strh	r3, [r7, #16]
 800a44c:	8a3b      	ldrh	r3, [r7, #16]
 800a44e:	0a1b      	lsrs	r3, r3, #8
 800a450:	81fb      	strh	r3, [r7, #14]
 800a452:	8a3b      	ldrh	r3, [r7, #16]
 800a454:	b2db      	uxtb	r3, r3
 800a456:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a458:	88fa      	ldrh	r2, [r7, #6]
 800a45a:	8a79      	ldrh	r1, [r7, #18]
 800a45c:	8a3b      	ldrh	r3, [r7, #16]
 800a45e:	440b      	add	r3, r1
 800a460:	429a      	cmp	r2, r3
 800a462:	da49      	bge.n	800a4f8 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a464:	89fb      	ldrh	r3, [r7, #14]
 800a466:	2b08      	cmp	r3, #8
 800a468:	d84f      	bhi.n	800a50a <ff_wtoupper+0xfa>
 800a46a:	a201      	add	r2, pc, #4	@ (adr r2, 800a470 <ff_wtoupper+0x60>)
 800a46c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a470:	0800a495 	.word	0x0800a495
 800a474:	0800a4a7 	.word	0x0800a4a7
 800a478:	0800a4bd 	.word	0x0800a4bd
 800a47c:	0800a4c5 	.word	0x0800a4c5
 800a480:	0800a4cd 	.word	0x0800a4cd
 800a484:	0800a4d5 	.word	0x0800a4d5
 800a488:	0800a4dd 	.word	0x0800a4dd
 800a48c:	0800a4e5 	.word	0x0800a4e5
 800a490:	0800a4ed 	.word	0x0800a4ed
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a494:	88fa      	ldrh	r2, [r7, #6]
 800a496:	8a7b      	ldrh	r3, [r7, #18]
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	005b      	lsls	r3, r3, #1
 800a49c:	697a      	ldr	r2, [r7, #20]
 800a49e:	4413      	add	r3, r2
 800a4a0:	881b      	ldrh	r3, [r3, #0]
 800a4a2:	80fb      	strh	r3, [r7, #6]
 800a4a4:	e027      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a4a6:	88fa      	ldrh	r2, [r7, #6]
 800a4a8:	8a7b      	ldrh	r3, [r7, #18]
 800a4aa:	1ad3      	subs	r3, r2, r3
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	f003 0301 	and.w	r3, r3, #1
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	88fa      	ldrh	r2, [r7, #6]
 800a4b6:	1ad3      	subs	r3, r2, r3
 800a4b8:	80fb      	strh	r3, [r7, #6]
 800a4ba:	e01c      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a4bc:	88fb      	ldrh	r3, [r7, #6]
 800a4be:	3b10      	subs	r3, #16
 800a4c0:	80fb      	strh	r3, [r7, #6]
 800a4c2:	e018      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a4c4:	88fb      	ldrh	r3, [r7, #6]
 800a4c6:	3b20      	subs	r3, #32
 800a4c8:	80fb      	strh	r3, [r7, #6]
 800a4ca:	e014      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a4cc:	88fb      	ldrh	r3, [r7, #6]
 800a4ce:	3b30      	subs	r3, #48	@ 0x30
 800a4d0:	80fb      	strh	r3, [r7, #6]
 800a4d2:	e010      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a4d4:	88fb      	ldrh	r3, [r7, #6]
 800a4d6:	3b1a      	subs	r3, #26
 800a4d8:	80fb      	strh	r3, [r7, #6]
 800a4da:	e00c      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a4dc:	88fb      	ldrh	r3, [r7, #6]
 800a4de:	3308      	adds	r3, #8
 800a4e0:	80fb      	strh	r3, [r7, #6]
 800a4e2:	e008      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a4e4:	88fb      	ldrh	r3, [r7, #6]
 800a4e6:	3b50      	subs	r3, #80	@ 0x50
 800a4e8:	80fb      	strh	r3, [r7, #6]
 800a4ea:	e004      	b.n	800a4f6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a4ec:	88fb      	ldrh	r3, [r7, #6]
 800a4ee:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800a4f2:	80fb      	strh	r3, [r7, #6]
 800a4f4:	bf00      	nop
			}
			break;
 800a4f6:	e008      	b.n	800a50a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a4f8:	89fb      	ldrh	r3, [r7, #14]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d195      	bne.n	800a42a <ff_wtoupper+0x1a>
 800a4fe:	8a3b      	ldrh	r3, [r7, #16]
 800a500:	005b      	lsls	r3, r3, #1
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	4413      	add	r3, r2
 800a506:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a508:	e78f      	b.n	800a42a <ff_wtoupper+0x1a>
			break;
 800a50a:	bf00      	nop
	}

	return chr;
 800a50c:	88fb      	ldrh	r3, [r7, #6]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	371c      	adds	r7, #28
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	0800bae4 	.word	0x0800bae4
 800a520:	0800bcd8 	.word	0x0800bcd8

0800a524 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f000 f811 	bl	800a554 <malloc>
 800a532:	4603      	mov	r3, r0
}
 800a534:	4618      	mov	r0, r3
 800a536:	3708      	adds	r7, #8
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 f80d 	bl	800a564 <free>
}
 800a54a:	bf00      	nop
 800a54c:	3708      	adds	r7, #8
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}
	...

0800a554 <malloc>:
 800a554:	4b02      	ldr	r3, [pc, #8]	@ (800a560 <malloc+0xc>)
 800a556:	4601      	mov	r1, r0
 800a558:	6818      	ldr	r0, [r3, #0]
 800a55a:	f000 b82d 	b.w	800a5b8 <_malloc_r>
 800a55e:	bf00      	nop
 800a560:	20040018 	.word	0x20040018

0800a564 <free>:
 800a564:	4b02      	ldr	r3, [pc, #8]	@ (800a570 <free+0xc>)
 800a566:	4601      	mov	r1, r0
 800a568:	6818      	ldr	r0, [r3, #0]
 800a56a:	f000 ba29 	b.w	800a9c0 <_free_r>
 800a56e:	bf00      	nop
 800a570:	20040018 	.word	0x20040018

0800a574 <sbrk_aligned>:
 800a574:	b570      	push	{r4, r5, r6, lr}
 800a576:	4e0f      	ldr	r6, [pc, #60]	@ (800a5b4 <sbrk_aligned+0x40>)
 800a578:	460c      	mov	r4, r1
 800a57a:	6831      	ldr	r1, [r6, #0]
 800a57c:	4605      	mov	r5, r0
 800a57e:	b911      	cbnz	r1, 800a586 <sbrk_aligned+0x12>
 800a580:	f000 f9e0 	bl	800a944 <_sbrk_r>
 800a584:	6030      	str	r0, [r6, #0]
 800a586:	4621      	mov	r1, r4
 800a588:	4628      	mov	r0, r5
 800a58a:	f000 f9db 	bl	800a944 <_sbrk_r>
 800a58e:	1c43      	adds	r3, r0, #1
 800a590:	d103      	bne.n	800a59a <sbrk_aligned+0x26>
 800a592:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a596:	4620      	mov	r0, r4
 800a598:	bd70      	pop	{r4, r5, r6, pc}
 800a59a:	1cc4      	adds	r4, r0, #3
 800a59c:	f024 0403 	bic.w	r4, r4, #3
 800a5a0:	42a0      	cmp	r0, r4
 800a5a2:	d0f8      	beq.n	800a596 <sbrk_aligned+0x22>
 800a5a4:	1a21      	subs	r1, r4, r0
 800a5a6:	4628      	mov	r0, r5
 800a5a8:	f000 f9cc 	bl	800a944 <_sbrk_r>
 800a5ac:	3001      	adds	r0, #1
 800a5ae:	d1f2      	bne.n	800a596 <sbrk_aligned+0x22>
 800a5b0:	e7ef      	b.n	800a592 <sbrk_aligned+0x1e>
 800a5b2:	bf00      	nop
 800a5b4:	20054034 	.word	0x20054034

0800a5b8 <_malloc_r>:
 800a5b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5bc:	1ccd      	adds	r5, r1, #3
 800a5be:	f025 0503 	bic.w	r5, r5, #3
 800a5c2:	3508      	adds	r5, #8
 800a5c4:	2d0c      	cmp	r5, #12
 800a5c6:	bf38      	it	cc
 800a5c8:	250c      	movcc	r5, #12
 800a5ca:	2d00      	cmp	r5, #0
 800a5cc:	4606      	mov	r6, r0
 800a5ce:	db01      	blt.n	800a5d4 <_malloc_r+0x1c>
 800a5d0:	42a9      	cmp	r1, r5
 800a5d2:	d904      	bls.n	800a5de <_malloc_r+0x26>
 800a5d4:	230c      	movs	r3, #12
 800a5d6:	6033      	str	r3, [r6, #0]
 800a5d8:	2000      	movs	r0, #0
 800a5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6b4 <_malloc_r+0xfc>
 800a5e2:	f000 f869 	bl	800a6b8 <__malloc_lock>
 800a5e6:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ea:	461c      	mov	r4, r3
 800a5ec:	bb44      	cbnz	r4, 800a640 <_malloc_r+0x88>
 800a5ee:	4629      	mov	r1, r5
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	f7ff ffbf 	bl	800a574 <sbrk_aligned>
 800a5f6:	1c43      	adds	r3, r0, #1
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	d158      	bne.n	800a6ae <_malloc_r+0xf6>
 800a5fc:	f8d8 4000 	ldr.w	r4, [r8]
 800a600:	4627      	mov	r7, r4
 800a602:	2f00      	cmp	r7, #0
 800a604:	d143      	bne.n	800a68e <_malloc_r+0xd6>
 800a606:	2c00      	cmp	r4, #0
 800a608:	d04b      	beq.n	800a6a2 <_malloc_r+0xea>
 800a60a:	6823      	ldr	r3, [r4, #0]
 800a60c:	4639      	mov	r1, r7
 800a60e:	4630      	mov	r0, r6
 800a610:	eb04 0903 	add.w	r9, r4, r3
 800a614:	f000 f996 	bl	800a944 <_sbrk_r>
 800a618:	4581      	cmp	r9, r0
 800a61a:	d142      	bne.n	800a6a2 <_malloc_r+0xea>
 800a61c:	6821      	ldr	r1, [r4, #0]
 800a61e:	1a6d      	subs	r5, r5, r1
 800a620:	4629      	mov	r1, r5
 800a622:	4630      	mov	r0, r6
 800a624:	f7ff ffa6 	bl	800a574 <sbrk_aligned>
 800a628:	3001      	adds	r0, #1
 800a62a:	d03a      	beq.n	800a6a2 <_malloc_r+0xea>
 800a62c:	6823      	ldr	r3, [r4, #0]
 800a62e:	442b      	add	r3, r5
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	f8d8 3000 	ldr.w	r3, [r8]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	bb62      	cbnz	r2, 800a694 <_malloc_r+0xdc>
 800a63a:	f8c8 7000 	str.w	r7, [r8]
 800a63e:	e00f      	b.n	800a660 <_malloc_r+0xa8>
 800a640:	6822      	ldr	r2, [r4, #0]
 800a642:	1b52      	subs	r2, r2, r5
 800a644:	d420      	bmi.n	800a688 <_malloc_r+0xd0>
 800a646:	2a0b      	cmp	r2, #11
 800a648:	d917      	bls.n	800a67a <_malloc_r+0xc2>
 800a64a:	1961      	adds	r1, r4, r5
 800a64c:	42a3      	cmp	r3, r4
 800a64e:	6025      	str	r5, [r4, #0]
 800a650:	bf18      	it	ne
 800a652:	6059      	strne	r1, [r3, #4]
 800a654:	6863      	ldr	r3, [r4, #4]
 800a656:	bf08      	it	eq
 800a658:	f8c8 1000 	streq.w	r1, [r8]
 800a65c:	5162      	str	r2, [r4, r5]
 800a65e:	604b      	str	r3, [r1, #4]
 800a660:	4630      	mov	r0, r6
 800a662:	f000 f82f 	bl	800a6c4 <__malloc_unlock>
 800a666:	f104 000b 	add.w	r0, r4, #11
 800a66a:	1d23      	adds	r3, r4, #4
 800a66c:	f020 0007 	bic.w	r0, r0, #7
 800a670:	1ac2      	subs	r2, r0, r3
 800a672:	bf1c      	itt	ne
 800a674:	1a1b      	subne	r3, r3, r0
 800a676:	50a3      	strne	r3, [r4, r2]
 800a678:	e7af      	b.n	800a5da <_malloc_r+0x22>
 800a67a:	6862      	ldr	r2, [r4, #4]
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	bf0c      	ite	eq
 800a680:	f8c8 2000 	streq.w	r2, [r8]
 800a684:	605a      	strne	r2, [r3, #4]
 800a686:	e7eb      	b.n	800a660 <_malloc_r+0xa8>
 800a688:	4623      	mov	r3, r4
 800a68a:	6864      	ldr	r4, [r4, #4]
 800a68c:	e7ae      	b.n	800a5ec <_malloc_r+0x34>
 800a68e:	463c      	mov	r4, r7
 800a690:	687f      	ldr	r7, [r7, #4]
 800a692:	e7b6      	b.n	800a602 <_malloc_r+0x4a>
 800a694:	461a      	mov	r2, r3
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	42a3      	cmp	r3, r4
 800a69a:	d1fb      	bne.n	800a694 <_malloc_r+0xdc>
 800a69c:	2300      	movs	r3, #0
 800a69e:	6053      	str	r3, [r2, #4]
 800a6a0:	e7de      	b.n	800a660 <_malloc_r+0xa8>
 800a6a2:	230c      	movs	r3, #12
 800a6a4:	6033      	str	r3, [r6, #0]
 800a6a6:	4630      	mov	r0, r6
 800a6a8:	f000 f80c 	bl	800a6c4 <__malloc_unlock>
 800a6ac:	e794      	b.n	800a5d8 <_malloc_r+0x20>
 800a6ae:	6005      	str	r5, [r0, #0]
 800a6b0:	e7d6      	b.n	800a660 <_malloc_r+0xa8>
 800a6b2:	bf00      	nop
 800a6b4:	20054038 	.word	0x20054038

0800a6b8 <__malloc_lock>:
 800a6b8:	4801      	ldr	r0, [pc, #4]	@ (800a6c0 <__malloc_lock+0x8>)
 800a6ba:	f000 b97e 	b.w	800a9ba <__retarget_lock_acquire_recursive>
 800a6be:	bf00      	nop
 800a6c0:	20054178 	.word	0x20054178

0800a6c4 <__malloc_unlock>:
 800a6c4:	4801      	ldr	r0, [pc, #4]	@ (800a6cc <__malloc_unlock+0x8>)
 800a6c6:	f000 b979 	b.w	800a9bc <__retarget_lock_release_recursive>
 800a6ca:	bf00      	nop
 800a6cc:	20054178 	.word	0x20054178

0800a6d0 <std>:
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	b510      	push	{r4, lr}
 800a6d4:	4604      	mov	r4, r0
 800a6d6:	e9c0 3300 	strd	r3, r3, [r0]
 800a6da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a6de:	6083      	str	r3, [r0, #8]
 800a6e0:	8181      	strh	r1, [r0, #12]
 800a6e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800a6e4:	81c2      	strh	r2, [r0, #14]
 800a6e6:	6183      	str	r3, [r0, #24]
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	2208      	movs	r2, #8
 800a6ec:	305c      	adds	r0, #92	@ 0x5c
 800a6ee:	f000 f921 	bl	800a934 <memset>
 800a6f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a728 <std+0x58>)
 800a6f4:	6263      	str	r3, [r4, #36]	@ 0x24
 800a6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a72c <std+0x5c>)
 800a6f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a6fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a730 <std+0x60>)
 800a6fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a6fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a734 <std+0x64>)
 800a700:	6323      	str	r3, [r4, #48]	@ 0x30
 800a702:	4b0d      	ldr	r3, [pc, #52]	@ (800a738 <std+0x68>)
 800a704:	6224      	str	r4, [r4, #32]
 800a706:	429c      	cmp	r4, r3
 800a708:	d006      	beq.n	800a718 <std+0x48>
 800a70a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a70e:	4294      	cmp	r4, r2
 800a710:	d002      	beq.n	800a718 <std+0x48>
 800a712:	33d0      	adds	r3, #208	@ 0xd0
 800a714:	429c      	cmp	r4, r3
 800a716:	d105      	bne.n	800a724 <std+0x54>
 800a718:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a720:	f000 b94a 	b.w	800a9b8 <__retarget_lock_init_recursive>
 800a724:	bd10      	pop	{r4, pc}
 800a726:	bf00      	nop
 800a728:	0800b149 	.word	0x0800b149
 800a72c:	0800b16b 	.word	0x0800b16b
 800a730:	0800b1a3 	.word	0x0800b1a3
 800a734:	0800b1c7 	.word	0x0800b1c7
 800a738:	2005403c 	.word	0x2005403c

0800a73c <stdio_exit_handler>:
 800a73c:	4a02      	ldr	r2, [pc, #8]	@ (800a748 <stdio_exit_handler+0xc>)
 800a73e:	4903      	ldr	r1, [pc, #12]	@ (800a74c <stdio_exit_handler+0x10>)
 800a740:	4803      	ldr	r0, [pc, #12]	@ (800a750 <stdio_exit_handler+0x14>)
 800a742:	f000 b869 	b.w	800a818 <_fwalk_sglue>
 800a746:	bf00      	nop
 800a748:	2004000c 	.word	0x2004000c
 800a74c:	0800b0f9 	.word	0x0800b0f9
 800a750:	2004001c 	.word	0x2004001c

0800a754 <cleanup_stdio>:
 800a754:	6841      	ldr	r1, [r0, #4]
 800a756:	4b0c      	ldr	r3, [pc, #48]	@ (800a788 <cleanup_stdio+0x34>)
 800a758:	4299      	cmp	r1, r3
 800a75a:	b510      	push	{r4, lr}
 800a75c:	4604      	mov	r4, r0
 800a75e:	d001      	beq.n	800a764 <cleanup_stdio+0x10>
 800a760:	f000 fcca 	bl	800b0f8 <_fflush_r>
 800a764:	68a1      	ldr	r1, [r4, #8]
 800a766:	4b09      	ldr	r3, [pc, #36]	@ (800a78c <cleanup_stdio+0x38>)
 800a768:	4299      	cmp	r1, r3
 800a76a:	d002      	beq.n	800a772 <cleanup_stdio+0x1e>
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 fcc3 	bl	800b0f8 <_fflush_r>
 800a772:	68e1      	ldr	r1, [r4, #12]
 800a774:	4b06      	ldr	r3, [pc, #24]	@ (800a790 <cleanup_stdio+0x3c>)
 800a776:	4299      	cmp	r1, r3
 800a778:	d004      	beq.n	800a784 <cleanup_stdio+0x30>
 800a77a:	4620      	mov	r0, r4
 800a77c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a780:	f000 bcba 	b.w	800b0f8 <_fflush_r>
 800a784:	bd10      	pop	{r4, pc}
 800a786:	bf00      	nop
 800a788:	2005403c 	.word	0x2005403c
 800a78c:	200540a4 	.word	0x200540a4
 800a790:	2005410c 	.word	0x2005410c

0800a794 <global_stdio_init.part.0>:
 800a794:	b510      	push	{r4, lr}
 800a796:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c4 <global_stdio_init.part.0+0x30>)
 800a798:	4c0b      	ldr	r4, [pc, #44]	@ (800a7c8 <global_stdio_init.part.0+0x34>)
 800a79a:	4a0c      	ldr	r2, [pc, #48]	@ (800a7cc <global_stdio_init.part.0+0x38>)
 800a79c:	601a      	str	r2, [r3, #0]
 800a79e:	4620      	mov	r0, r4
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	2104      	movs	r1, #4
 800a7a4:	f7ff ff94 	bl	800a6d0 <std>
 800a7a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	2109      	movs	r1, #9
 800a7b0:	f7ff ff8e 	bl	800a6d0 <std>
 800a7b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a7b8:	2202      	movs	r2, #2
 800a7ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7be:	2112      	movs	r1, #18
 800a7c0:	f7ff bf86 	b.w	800a6d0 <std>
 800a7c4:	20054174 	.word	0x20054174
 800a7c8:	2005403c 	.word	0x2005403c
 800a7cc:	0800a73d 	.word	0x0800a73d

0800a7d0 <__sfp_lock_acquire>:
 800a7d0:	4801      	ldr	r0, [pc, #4]	@ (800a7d8 <__sfp_lock_acquire+0x8>)
 800a7d2:	f000 b8f2 	b.w	800a9ba <__retarget_lock_acquire_recursive>
 800a7d6:	bf00      	nop
 800a7d8:	20054179 	.word	0x20054179

0800a7dc <__sfp_lock_release>:
 800a7dc:	4801      	ldr	r0, [pc, #4]	@ (800a7e4 <__sfp_lock_release+0x8>)
 800a7de:	f000 b8ed 	b.w	800a9bc <__retarget_lock_release_recursive>
 800a7e2:	bf00      	nop
 800a7e4:	20054179 	.word	0x20054179

0800a7e8 <__sinit>:
 800a7e8:	b510      	push	{r4, lr}
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	f7ff fff0 	bl	800a7d0 <__sfp_lock_acquire>
 800a7f0:	6a23      	ldr	r3, [r4, #32]
 800a7f2:	b11b      	cbz	r3, 800a7fc <__sinit+0x14>
 800a7f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7f8:	f7ff bff0 	b.w	800a7dc <__sfp_lock_release>
 800a7fc:	4b04      	ldr	r3, [pc, #16]	@ (800a810 <__sinit+0x28>)
 800a7fe:	6223      	str	r3, [r4, #32]
 800a800:	4b04      	ldr	r3, [pc, #16]	@ (800a814 <__sinit+0x2c>)
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d1f5      	bne.n	800a7f4 <__sinit+0xc>
 800a808:	f7ff ffc4 	bl	800a794 <global_stdio_init.part.0>
 800a80c:	e7f2      	b.n	800a7f4 <__sinit+0xc>
 800a80e:	bf00      	nop
 800a810:	0800a755 	.word	0x0800a755
 800a814:	20054174 	.word	0x20054174

0800a818 <_fwalk_sglue>:
 800a818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a81c:	4607      	mov	r7, r0
 800a81e:	4688      	mov	r8, r1
 800a820:	4614      	mov	r4, r2
 800a822:	2600      	movs	r6, #0
 800a824:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a828:	f1b9 0901 	subs.w	r9, r9, #1
 800a82c:	d505      	bpl.n	800a83a <_fwalk_sglue+0x22>
 800a82e:	6824      	ldr	r4, [r4, #0]
 800a830:	2c00      	cmp	r4, #0
 800a832:	d1f7      	bne.n	800a824 <_fwalk_sglue+0xc>
 800a834:	4630      	mov	r0, r6
 800a836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a83a:	89ab      	ldrh	r3, [r5, #12]
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d907      	bls.n	800a850 <_fwalk_sglue+0x38>
 800a840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a844:	3301      	adds	r3, #1
 800a846:	d003      	beq.n	800a850 <_fwalk_sglue+0x38>
 800a848:	4629      	mov	r1, r5
 800a84a:	4638      	mov	r0, r7
 800a84c:	47c0      	blx	r8
 800a84e:	4306      	orrs	r6, r0
 800a850:	3568      	adds	r5, #104	@ 0x68
 800a852:	e7e9      	b.n	800a828 <_fwalk_sglue+0x10>

0800a854 <iprintf>:
 800a854:	b40f      	push	{r0, r1, r2, r3}
 800a856:	b507      	push	{r0, r1, r2, lr}
 800a858:	4906      	ldr	r1, [pc, #24]	@ (800a874 <iprintf+0x20>)
 800a85a:	ab04      	add	r3, sp, #16
 800a85c:	6808      	ldr	r0, [r1, #0]
 800a85e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a862:	6881      	ldr	r1, [r0, #8]
 800a864:	9301      	str	r3, [sp, #4]
 800a866:	f000 f91f 	bl	800aaa8 <_vfiprintf_r>
 800a86a:	b003      	add	sp, #12
 800a86c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a870:	b004      	add	sp, #16
 800a872:	4770      	bx	lr
 800a874:	20040018 	.word	0x20040018

0800a878 <_puts_r>:
 800a878:	6a03      	ldr	r3, [r0, #32]
 800a87a:	b570      	push	{r4, r5, r6, lr}
 800a87c:	6884      	ldr	r4, [r0, #8]
 800a87e:	4605      	mov	r5, r0
 800a880:	460e      	mov	r6, r1
 800a882:	b90b      	cbnz	r3, 800a888 <_puts_r+0x10>
 800a884:	f7ff ffb0 	bl	800a7e8 <__sinit>
 800a888:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a88a:	07db      	lsls	r3, r3, #31
 800a88c:	d405      	bmi.n	800a89a <_puts_r+0x22>
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	0598      	lsls	r0, r3, #22
 800a892:	d402      	bmi.n	800a89a <_puts_r+0x22>
 800a894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a896:	f000 f890 	bl	800a9ba <__retarget_lock_acquire_recursive>
 800a89a:	89a3      	ldrh	r3, [r4, #12]
 800a89c:	0719      	lsls	r1, r3, #28
 800a89e:	d502      	bpl.n	800a8a6 <_puts_r+0x2e>
 800a8a0:	6923      	ldr	r3, [r4, #16]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d135      	bne.n	800a912 <_puts_r+0x9a>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	f000 fccf 	bl	800b24c <__swsetup_r>
 800a8ae:	b380      	cbz	r0, 800a912 <_puts_r+0x9a>
 800a8b0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a8b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a8b6:	07da      	lsls	r2, r3, #31
 800a8b8:	d405      	bmi.n	800a8c6 <_puts_r+0x4e>
 800a8ba:	89a3      	ldrh	r3, [r4, #12]
 800a8bc:	059b      	lsls	r3, r3, #22
 800a8be:	d402      	bmi.n	800a8c6 <_puts_r+0x4e>
 800a8c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8c2:	f000 f87b 	bl	800a9bc <__retarget_lock_release_recursive>
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	bd70      	pop	{r4, r5, r6, pc}
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	da04      	bge.n	800a8d8 <_puts_r+0x60>
 800a8ce:	69a2      	ldr	r2, [r4, #24]
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	dc17      	bgt.n	800a904 <_puts_r+0x8c>
 800a8d4:	290a      	cmp	r1, #10
 800a8d6:	d015      	beq.n	800a904 <_puts_r+0x8c>
 800a8d8:	6823      	ldr	r3, [r4, #0]
 800a8da:	1c5a      	adds	r2, r3, #1
 800a8dc:	6022      	str	r2, [r4, #0]
 800a8de:	7019      	strb	r1, [r3, #0]
 800a8e0:	68a3      	ldr	r3, [r4, #8]
 800a8e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	60a3      	str	r3, [r4, #8]
 800a8ea:	2900      	cmp	r1, #0
 800a8ec:	d1ed      	bne.n	800a8ca <_puts_r+0x52>
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	da11      	bge.n	800a916 <_puts_r+0x9e>
 800a8f2:	4622      	mov	r2, r4
 800a8f4:	210a      	movs	r1, #10
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	f000 fc69 	bl	800b1ce <__swbuf_r>
 800a8fc:	3001      	adds	r0, #1
 800a8fe:	d0d7      	beq.n	800a8b0 <_puts_r+0x38>
 800a900:	250a      	movs	r5, #10
 800a902:	e7d7      	b.n	800a8b4 <_puts_r+0x3c>
 800a904:	4622      	mov	r2, r4
 800a906:	4628      	mov	r0, r5
 800a908:	f000 fc61 	bl	800b1ce <__swbuf_r>
 800a90c:	3001      	adds	r0, #1
 800a90e:	d1e7      	bne.n	800a8e0 <_puts_r+0x68>
 800a910:	e7ce      	b.n	800a8b0 <_puts_r+0x38>
 800a912:	3e01      	subs	r6, #1
 800a914:	e7e4      	b.n	800a8e0 <_puts_r+0x68>
 800a916:	6823      	ldr	r3, [r4, #0]
 800a918:	1c5a      	adds	r2, r3, #1
 800a91a:	6022      	str	r2, [r4, #0]
 800a91c:	220a      	movs	r2, #10
 800a91e:	701a      	strb	r2, [r3, #0]
 800a920:	e7ee      	b.n	800a900 <_puts_r+0x88>
	...

0800a924 <puts>:
 800a924:	4b02      	ldr	r3, [pc, #8]	@ (800a930 <puts+0xc>)
 800a926:	4601      	mov	r1, r0
 800a928:	6818      	ldr	r0, [r3, #0]
 800a92a:	f7ff bfa5 	b.w	800a878 <_puts_r>
 800a92e:	bf00      	nop
 800a930:	20040018 	.word	0x20040018

0800a934 <memset>:
 800a934:	4402      	add	r2, r0
 800a936:	4603      	mov	r3, r0
 800a938:	4293      	cmp	r3, r2
 800a93a:	d100      	bne.n	800a93e <memset+0xa>
 800a93c:	4770      	bx	lr
 800a93e:	f803 1b01 	strb.w	r1, [r3], #1
 800a942:	e7f9      	b.n	800a938 <memset+0x4>

0800a944 <_sbrk_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	4d06      	ldr	r5, [pc, #24]	@ (800a960 <_sbrk_r+0x1c>)
 800a948:	2300      	movs	r3, #0
 800a94a:	4604      	mov	r4, r0
 800a94c:	4608      	mov	r0, r1
 800a94e:	602b      	str	r3, [r5, #0]
 800a950:	f7f7 fa2e 	bl	8001db0 <_sbrk>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	d102      	bne.n	800a95e <_sbrk_r+0x1a>
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	b103      	cbz	r3, 800a95e <_sbrk_r+0x1a>
 800a95c:	6023      	str	r3, [r4, #0]
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	2005417c 	.word	0x2005417c

0800a964 <__errno>:
 800a964:	4b01      	ldr	r3, [pc, #4]	@ (800a96c <__errno+0x8>)
 800a966:	6818      	ldr	r0, [r3, #0]
 800a968:	4770      	bx	lr
 800a96a:	bf00      	nop
 800a96c:	20040018 	.word	0x20040018

0800a970 <__libc_init_array>:
 800a970:	b570      	push	{r4, r5, r6, lr}
 800a972:	4d0d      	ldr	r5, [pc, #52]	@ (800a9a8 <__libc_init_array+0x38>)
 800a974:	4c0d      	ldr	r4, [pc, #52]	@ (800a9ac <__libc_init_array+0x3c>)
 800a976:	1b64      	subs	r4, r4, r5
 800a978:	10a4      	asrs	r4, r4, #2
 800a97a:	2600      	movs	r6, #0
 800a97c:	42a6      	cmp	r6, r4
 800a97e:	d109      	bne.n	800a994 <__libc_init_array+0x24>
 800a980:	4d0b      	ldr	r5, [pc, #44]	@ (800a9b0 <__libc_init_array+0x40>)
 800a982:	4c0c      	ldr	r4, [pc, #48]	@ (800a9b4 <__libc_init_array+0x44>)
 800a984:	f000 fd82 	bl	800b48c <_init>
 800a988:	1b64      	subs	r4, r4, r5
 800a98a:	10a4      	asrs	r4, r4, #2
 800a98c:	2600      	movs	r6, #0
 800a98e:	42a6      	cmp	r6, r4
 800a990:	d105      	bne.n	800a99e <__libc_init_array+0x2e>
 800a992:	bd70      	pop	{r4, r5, r6, pc}
 800a994:	f855 3b04 	ldr.w	r3, [r5], #4
 800a998:	4798      	blx	r3
 800a99a:	3601      	adds	r6, #1
 800a99c:	e7ee      	b.n	800a97c <__libc_init_array+0xc>
 800a99e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9a2:	4798      	blx	r3
 800a9a4:	3601      	adds	r6, #1
 800a9a6:	e7f2      	b.n	800a98e <__libc_init_array+0x1e>
 800a9a8:	0800bdd0 	.word	0x0800bdd0
 800a9ac:	0800bdd0 	.word	0x0800bdd0
 800a9b0:	0800bdd0 	.word	0x0800bdd0
 800a9b4:	0800bdd4 	.word	0x0800bdd4

0800a9b8 <__retarget_lock_init_recursive>:
 800a9b8:	4770      	bx	lr

0800a9ba <__retarget_lock_acquire_recursive>:
 800a9ba:	4770      	bx	lr

0800a9bc <__retarget_lock_release_recursive>:
 800a9bc:	4770      	bx	lr
	...

0800a9c0 <_free_r>:
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4605      	mov	r5, r0
 800a9c4:	2900      	cmp	r1, #0
 800a9c6:	d041      	beq.n	800aa4c <_free_r+0x8c>
 800a9c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9cc:	1f0c      	subs	r4, r1, #4
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	bfb8      	it	lt
 800a9d2:	18e4      	addlt	r4, r4, r3
 800a9d4:	f7ff fe70 	bl	800a6b8 <__malloc_lock>
 800a9d8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa50 <_free_r+0x90>)
 800a9da:	6813      	ldr	r3, [r2, #0]
 800a9dc:	b933      	cbnz	r3, 800a9ec <_free_r+0x2c>
 800a9de:	6063      	str	r3, [r4, #4]
 800a9e0:	6014      	str	r4, [r2, #0]
 800a9e2:	4628      	mov	r0, r5
 800a9e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9e8:	f7ff be6c 	b.w	800a6c4 <__malloc_unlock>
 800a9ec:	42a3      	cmp	r3, r4
 800a9ee:	d908      	bls.n	800aa02 <_free_r+0x42>
 800a9f0:	6820      	ldr	r0, [r4, #0]
 800a9f2:	1821      	adds	r1, r4, r0
 800a9f4:	428b      	cmp	r3, r1
 800a9f6:	bf01      	itttt	eq
 800a9f8:	6819      	ldreq	r1, [r3, #0]
 800a9fa:	685b      	ldreq	r3, [r3, #4]
 800a9fc:	1809      	addeq	r1, r1, r0
 800a9fe:	6021      	streq	r1, [r4, #0]
 800aa00:	e7ed      	b.n	800a9de <_free_r+0x1e>
 800aa02:	461a      	mov	r2, r3
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	b10b      	cbz	r3, 800aa0c <_free_r+0x4c>
 800aa08:	42a3      	cmp	r3, r4
 800aa0a:	d9fa      	bls.n	800aa02 <_free_r+0x42>
 800aa0c:	6811      	ldr	r1, [r2, #0]
 800aa0e:	1850      	adds	r0, r2, r1
 800aa10:	42a0      	cmp	r0, r4
 800aa12:	d10b      	bne.n	800aa2c <_free_r+0x6c>
 800aa14:	6820      	ldr	r0, [r4, #0]
 800aa16:	4401      	add	r1, r0
 800aa18:	1850      	adds	r0, r2, r1
 800aa1a:	4283      	cmp	r3, r0
 800aa1c:	6011      	str	r1, [r2, #0]
 800aa1e:	d1e0      	bne.n	800a9e2 <_free_r+0x22>
 800aa20:	6818      	ldr	r0, [r3, #0]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	6053      	str	r3, [r2, #4]
 800aa26:	4408      	add	r0, r1
 800aa28:	6010      	str	r0, [r2, #0]
 800aa2a:	e7da      	b.n	800a9e2 <_free_r+0x22>
 800aa2c:	d902      	bls.n	800aa34 <_free_r+0x74>
 800aa2e:	230c      	movs	r3, #12
 800aa30:	602b      	str	r3, [r5, #0]
 800aa32:	e7d6      	b.n	800a9e2 <_free_r+0x22>
 800aa34:	6820      	ldr	r0, [r4, #0]
 800aa36:	1821      	adds	r1, r4, r0
 800aa38:	428b      	cmp	r3, r1
 800aa3a:	bf04      	itt	eq
 800aa3c:	6819      	ldreq	r1, [r3, #0]
 800aa3e:	685b      	ldreq	r3, [r3, #4]
 800aa40:	6063      	str	r3, [r4, #4]
 800aa42:	bf04      	itt	eq
 800aa44:	1809      	addeq	r1, r1, r0
 800aa46:	6021      	streq	r1, [r4, #0]
 800aa48:	6054      	str	r4, [r2, #4]
 800aa4a:	e7ca      	b.n	800a9e2 <_free_r+0x22>
 800aa4c:	bd38      	pop	{r3, r4, r5, pc}
 800aa4e:	bf00      	nop
 800aa50:	20054038 	.word	0x20054038

0800aa54 <__sfputc_r>:
 800aa54:	6893      	ldr	r3, [r2, #8]
 800aa56:	3b01      	subs	r3, #1
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	b410      	push	{r4}
 800aa5c:	6093      	str	r3, [r2, #8]
 800aa5e:	da08      	bge.n	800aa72 <__sfputc_r+0x1e>
 800aa60:	6994      	ldr	r4, [r2, #24]
 800aa62:	42a3      	cmp	r3, r4
 800aa64:	db01      	blt.n	800aa6a <__sfputc_r+0x16>
 800aa66:	290a      	cmp	r1, #10
 800aa68:	d103      	bne.n	800aa72 <__sfputc_r+0x1e>
 800aa6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa6e:	f000 bbae 	b.w	800b1ce <__swbuf_r>
 800aa72:	6813      	ldr	r3, [r2, #0]
 800aa74:	1c58      	adds	r0, r3, #1
 800aa76:	6010      	str	r0, [r2, #0]
 800aa78:	7019      	strb	r1, [r3, #0]
 800aa7a:	4608      	mov	r0, r1
 800aa7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <__sfputs_r>:
 800aa82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa84:	4606      	mov	r6, r0
 800aa86:	460f      	mov	r7, r1
 800aa88:	4614      	mov	r4, r2
 800aa8a:	18d5      	adds	r5, r2, r3
 800aa8c:	42ac      	cmp	r4, r5
 800aa8e:	d101      	bne.n	800aa94 <__sfputs_r+0x12>
 800aa90:	2000      	movs	r0, #0
 800aa92:	e007      	b.n	800aaa4 <__sfputs_r+0x22>
 800aa94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa98:	463a      	mov	r2, r7
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f7ff ffda 	bl	800aa54 <__sfputc_r>
 800aaa0:	1c43      	adds	r3, r0, #1
 800aaa2:	d1f3      	bne.n	800aa8c <__sfputs_r+0xa>
 800aaa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aaa8 <_vfiprintf_r>:
 800aaa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaac:	460d      	mov	r5, r1
 800aaae:	b09d      	sub	sp, #116	@ 0x74
 800aab0:	4614      	mov	r4, r2
 800aab2:	4698      	mov	r8, r3
 800aab4:	4606      	mov	r6, r0
 800aab6:	b118      	cbz	r0, 800aac0 <_vfiprintf_r+0x18>
 800aab8:	6a03      	ldr	r3, [r0, #32]
 800aaba:	b90b      	cbnz	r3, 800aac0 <_vfiprintf_r+0x18>
 800aabc:	f7ff fe94 	bl	800a7e8 <__sinit>
 800aac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aac2:	07d9      	lsls	r1, r3, #31
 800aac4:	d405      	bmi.n	800aad2 <_vfiprintf_r+0x2a>
 800aac6:	89ab      	ldrh	r3, [r5, #12]
 800aac8:	059a      	lsls	r2, r3, #22
 800aaca:	d402      	bmi.n	800aad2 <_vfiprintf_r+0x2a>
 800aacc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aace:	f7ff ff74 	bl	800a9ba <__retarget_lock_acquire_recursive>
 800aad2:	89ab      	ldrh	r3, [r5, #12]
 800aad4:	071b      	lsls	r3, r3, #28
 800aad6:	d501      	bpl.n	800aadc <_vfiprintf_r+0x34>
 800aad8:	692b      	ldr	r3, [r5, #16]
 800aada:	b99b      	cbnz	r3, 800ab04 <_vfiprintf_r+0x5c>
 800aadc:	4629      	mov	r1, r5
 800aade:	4630      	mov	r0, r6
 800aae0:	f000 fbb4 	bl	800b24c <__swsetup_r>
 800aae4:	b170      	cbz	r0, 800ab04 <_vfiprintf_r+0x5c>
 800aae6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aae8:	07dc      	lsls	r4, r3, #31
 800aaea:	d504      	bpl.n	800aaf6 <_vfiprintf_r+0x4e>
 800aaec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aaf0:	b01d      	add	sp, #116	@ 0x74
 800aaf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf6:	89ab      	ldrh	r3, [r5, #12]
 800aaf8:	0598      	lsls	r0, r3, #22
 800aafa:	d4f7      	bmi.n	800aaec <_vfiprintf_r+0x44>
 800aafc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aafe:	f7ff ff5d 	bl	800a9bc <__retarget_lock_release_recursive>
 800ab02:	e7f3      	b.n	800aaec <_vfiprintf_r+0x44>
 800ab04:	2300      	movs	r3, #0
 800ab06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab08:	2320      	movs	r3, #32
 800ab0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab12:	2330      	movs	r3, #48	@ 0x30
 800ab14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800acc4 <_vfiprintf_r+0x21c>
 800ab18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab1c:	f04f 0901 	mov.w	r9, #1
 800ab20:	4623      	mov	r3, r4
 800ab22:	469a      	mov	sl, r3
 800ab24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab28:	b10a      	cbz	r2, 800ab2e <_vfiprintf_r+0x86>
 800ab2a:	2a25      	cmp	r2, #37	@ 0x25
 800ab2c:	d1f9      	bne.n	800ab22 <_vfiprintf_r+0x7a>
 800ab2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ab32:	d00b      	beq.n	800ab4c <_vfiprintf_r+0xa4>
 800ab34:	465b      	mov	r3, fp
 800ab36:	4622      	mov	r2, r4
 800ab38:	4629      	mov	r1, r5
 800ab3a:	4630      	mov	r0, r6
 800ab3c:	f7ff ffa1 	bl	800aa82 <__sfputs_r>
 800ab40:	3001      	adds	r0, #1
 800ab42:	f000 80a7 	beq.w	800ac94 <_vfiprintf_r+0x1ec>
 800ab46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab48:	445a      	add	r2, fp
 800ab4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	f000 809f 	beq.w	800ac94 <_vfiprintf_r+0x1ec>
 800ab56:	2300      	movs	r3, #0
 800ab58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab60:	f10a 0a01 	add.w	sl, sl, #1
 800ab64:	9304      	str	r3, [sp, #16]
 800ab66:	9307      	str	r3, [sp, #28]
 800ab68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab6e:	4654      	mov	r4, sl
 800ab70:	2205      	movs	r2, #5
 800ab72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab76:	4853      	ldr	r0, [pc, #332]	@ (800acc4 <_vfiprintf_r+0x21c>)
 800ab78:	f7f5 fb42 	bl	8000200 <memchr>
 800ab7c:	9a04      	ldr	r2, [sp, #16]
 800ab7e:	b9d8      	cbnz	r0, 800abb8 <_vfiprintf_r+0x110>
 800ab80:	06d1      	lsls	r1, r2, #27
 800ab82:	bf44      	itt	mi
 800ab84:	2320      	movmi	r3, #32
 800ab86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab8a:	0713      	lsls	r3, r2, #28
 800ab8c:	bf44      	itt	mi
 800ab8e:	232b      	movmi	r3, #43	@ 0x2b
 800ab90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab94:	f89a 3000 	ldrb.w	r3, [sl]
 800ab98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab9a:	d015      	beq.n	800abc8 <_vfiprintf_r+0x120>
 800ab9c:	9a07      	ldr	r2, [sp, #28]
 800ab9e:	4654      	mov	r4, sl
 800aba0:	2000      	movs	r0, #0
 800aba2:	f04f 0c0a 	mov.w	ip, #10
 800aba6:	4621      	mov	r1, r4
 800aba8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abac:	3b30      	subs	r3, #48	@ 0x30
 800abae:	2b09      	cmp	r3, #9
 800abb0:	d94b      	bls.n	800ac4a <_vfiprintf_r+0x1a2>
 800abb2:	b1b0      	cbz	r0, 800abe2 <_vfiprintf_r+0x13a>
 800abb4:	9207      	str	r2, [sp, #28]
 800abb6:	e014      	b.n	800abe2 <_vfiprintf_r+0x13a>
 800abb8:	eba0 0308 	sub.w	r3, r0, r8
 800abbc:	fa09 f303 	lsl.w	r3, r9, r3
 800abc0:	4313      	orrs	r3, r2
 800abc2:	9304      	str	r3, [sp, #16]
 800abc4:	46a2      	mov	sl, r4
 800abc6:	e7d2      	b.n	800ab6e <_vfiprintf_r+0xc6>
 800abc8:	9b03      	ldr	r3, [sp, #12]
 800abca:	1d19      	adds	r1, r3, #4
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	9103      	str	r1, [sp, #12]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	bfbb      	ittet	lt
 800abd4:	425b      	neglt	r3, r3
 800abd6:	f042 0202 	orrlt.w	r2, r2, #2
 800abda:	9307      	strge	r3, [sp, #28]
 800abdc:	9307      	strlt	r3, [sp, #28]
 800abde:	bfb8      	it	lt
 800abe0:	9204      	strlt	r2, [sp, #16]
 800abe2:	7823      	ldrb	r3, [r4, #0]
 800abe4:	2b2e      	cmp	r3, #46	@ 0x2e
 800abe6:	d10a      	bne.n	800abfe <_vfiprintf_r+0x156>
 800abe8:	7863      	ldrb	r3, [r4, #1]
 800abea:	2b2a      	cmp	r3, #42	@ 0x2a
 800abec:	d132      	bne.n	800ac54 <_vfiprintf_r+0x1ac>
 800abee:	9b03      	ldr	r3, [sp, #12]
 800abf0:	1d1a      	adds	r2, r3, #4
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	9203      	str	r2, [sp, #12]
 800abf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abfa:	3402      	adds	r4, #2
 800abfc:	9305      	str	r3, [sp, #20]
 800abfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800acd4 <_vfiprintf_r+0x22c>
 800ac02:	7821      	ldrb	r1, [r4, #0]
 800ac04:	2203      	movs	r2, #3
 800ac06:	4650      	mov	r0, sl
 800ac08:	f7f5 fafa 	bl	8000200 <memchr>
 800ac0c:	b138      	cbz	r0, 800ac1e <_vfiprintf_r+0x176>
 800ac0e:	9b04      	ldr	r3, [sp, #16]
 800ac10:	eba0 000a 	sub.w	r0, r0, sl
 800ac14:	2240      	movs	r2, #64	@ 0x40
 800ac16:	4082      	lsls	r2, r0
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	3401      	adds	r4, #1
 800ac1c:	9304      	str	r3, [sp, #16]
 800ac1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac22:	4829      	ldr	r0, [pc, #164]	@ (800acc8 <_vfiprintf_r+0x220>)
 800ac24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac28:	2206      	movs	r2, #6
 800ac2a:	f7f5 fae9 	bl	8000200 <memchr>
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d03f      	beq.n	800acb2 <_vfiprintf_r+0x20a>
 800ac32:	4b26      	ldr	r3, [pc, #152]	@ (800accc <_vfiprintf_r+0x224>)
 800ac34:	bb1b      	cbnz	r3, 800ac7e <_vfiprintf_r+0x1d6>
 800ac36:	9b03      	ldr	r3, [sp, #12]
 800ac38:	3307      	adds	r3, #7
 800ac3a:	f023 0307 	bic.w	r3, r3, #7
 800ac3e:	3308      	adds	r3, #8
 800ac40:	9303      	str	r3, [sp, #12]
 800ac42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac44:	443b      	add	r3, r7
 800ac46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac48:	e76a      	b.n	800ab20 <_vfiprintf_r+0x78>
 800ac4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac4e:	460c      	mov	r4, r1
 800ac50:	2001      	movs	r0, #1
 800ac52:	e7a8      	b.n	800aba6 <_vfiprintf_r+0xfe>
 800ac54:	2300      	movs	r3, #0
 800ac56:	3401      	adds	r4, #1
 800ac58:	9305      	str	r3, [sp, #20]
 800ac5a:	4619      	mov	r1, r3
 800ac5c:	f04f 0c0a 	mov.w	ip, #10
 800ac60:	4620      	mov	r0, r4
 800ac62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac66:	3a30      	subs	r2, #48	@ 0x30
 800ac68:	2a09      	cmp	r2, #9
 800ac6a:	d903      	bls.n	800ac74 <_vfiprintf_r+0x1cc>
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d0c6      	beq.n	800abfe <_vfiprintf_r+0x156>
 800ac70:	9105      	str	r1, [sp, #20]
 800ac72:	e7c4      	b.n	800abfe <_vfiprintf_r+0x156>
 800ac74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac78:	4604      	mov	r4, r0
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e7f0      	b.n	800ac60 <_vfiprintf_r+0x1b8>
 800ac7e:	ab03      	add	r3, sp, #12
 800ac80:	9300      	str	r3, [sp, #0]
 800ac82:	462a      	mov	r2, r5
 800ac84:	4b12      	ldr	r3, [pc, #72]	@ (800acd0 <_vfiprintf_r+0x228>)
 800ac86:	a904      	add	r1, sp, #16
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f3af 8000 	nop.w
 800ac8e:	4607      	mov	r7, r0
 800ac90:	1c78      	adds	r0, r7, #1
 800ac92:	d1d6      	bne.n	800ac42 <_vfiprintf_r+0x19a>
 800ac94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac96:	07d9      	lsls	r1, r3, #31
 800ac98:	d405      	bmi.n	800aca6 <_vfiprintf_r+0x1fe>
 800ac9a:	89ab      	ldrh	r3, [r5, #12]
 800ac9c:	059a      	lsls	r2, r3, #22
 800ac9e:	d402      	bmi.n	800aca6 <_vfiprintf_r+0x1fe>
 800aca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aca2:	f7ff fe8b 	bl	800a9bc <__retarget_lock_release_recursive>
 800aca6:	89ab      	ldrh	r3, [r5, #12]
 800aca8:	065b      	lsls	r3, r3, #25
 800acaa:	f53f af1f 	bmi.w	800aaec <_vfiprintf_r+0x44>
 800acae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acb0:	e71e      	b.n	800aaf0 <_vfiprintf_r+0x48>
 800acb2:	ab03      	add	r3, sp, #12
 800acb4:	9300      	str	r3, [sp, #0]
 800acb6:	462a      	mov	r2, r5
 800acb8:	4b05      	ldr	r3, [pc, #20]	@ (800acd0 <_vfiprintf_r+0x228>)
 800acba:	a904      	add	r1, sp, #16
 800acbc:	4630      	mov	r0, r6
 800acbe:	f000 f879 	bl	800adb4 <_printf_i>
 800acc2:	e7e4      	b.n	800ac8e <_vfiprintf_r+0x1e6>
 800acc4:	0800bd94 	.word	0x0800bd94
 800acc8:	0800bd9e 	.word	0x0800bd9e
 800accc:	00000000 	.word	0x00000000
 800acd0:	0800aa83 	.word	0x0800aa83
 800acd4:	0800bd9a 	.word	0x0800bd9a

0800acd8 <_printf_common>:
 800acd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acdc:	4616      	mov	r6, r2
 800acde:	4698      	mov	r8, r3
 800ace0:	688a      	ldr	r2, [r1, #8]
 800ace2:	690b      	ldr	r3, [r1, #16]
 800ace4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ace8:	4293      	cmp	r3, r2
 800acea:	bfb8      	it	lt
 800acec:	4613      	movlt	r3, r2
 800acee:	6033      	str	r3, [r6, #0]
 800acf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acf4:	4607      	mov	r7, r0
 800acf6:	460c      	mov	r4, r1
 800acf8:	b10a      	cbz	r2, 800acfe <_printf_common+0x26>
 800acfa:	3301      	adds	r3, #1
 800acfc:	6033      	str	r3, [r6, #0]
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	0699      	lsls	r1, r3, #26
 800ad02:	bf42      	ittt	mi
 800ad04:	6833      	ldrmi	r3, [r6, #0]
 800ad06:	3302      	addmi	r3, #2
 800ad08:	6033      	strmi	r3, [r6, #0]
 800ad0a:	6825      	ldr	r5, [r4, #0]
 800ad0c:	f015 0506 	ands.w	r5, r5, #6
 800ad10:	d106      	bne.n	800ad20 <_printf_common+0x48>
 800ad12:	f104 0a19 	add.w	sl, r4, #25
 800ad16:	68e3      	ldr	r3, [r4, #12]
 800ad18:	6832      	ldr	r2, [r6, #0]
 800ad1a:	1a9b      	subs	r3, r3, r2
 800ad1c:	42ab      	cmp	r3, r5
 800ad1e:	dc26      	bgt.n	800ad6e <_printf_common+0x96>
 800ad20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad24:	6822      	ldr	r2, [r4, #0]
 800ad26:	3b00      	subs	r3, #0
 800ad28:	bf18      	it	ne
 800ad2a:	2301      	movne	r3, #1
 800ad2c:	0692      	lsls	r2, r2, #26
 800ad2e:	d42b      	bmi.n	800ad88 <_printf_common+0xb0>
 800ad30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad34:	4641      	mov	r1, r8
 800ad36:	4638      	mov	r0, r7
 800ad38:	47c8      	blx	r9
 800ad3a:	3001      	adds	r0, #1
 800ad3c:	d01e      	beq.n	800ad7c <_printf_common+0xa4>
 800ad3e:	6823      	ldr	r3, [r4, #0]
 800ad40:	6922      	ldr	r2, [r4, #16]
 800ad42:	f003 0306 	and.w	r3, r3, #6
 800ad46:	2b04      	cmp	r3, #4
 800ad48:	bf02      	ittt	eq
 800ad4a:	68e5      	ldreq	r5, [r4, #12]
 800ad4c:	6833      	ldreq	r3, [r6, #0]
 800ad4e:	1aed      	subeq	r5, r5, r3
 800ad50:	68a3      	ldr	r3, [r4, #8]
 800ad52:	bf0c      	ite	eq
 800ad54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad58:	2500      	movne	r5, #0
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	bfc4      	itt	gt
 800ad5e:	1a9b      	subgt	r3, r3, r2
 800ad60:	18ed      	addgt	r5, r5, r3
 800ad62:	2600      	movs	r6, #0
 800ad64:	341a      	adds	r4, #26
 800ad66:	42b5      	cmp	r5, r6
 800ad68:	d11a      	bne.n	800ada0 <_printf_common+0xc8>
 800ad6a:	2000      	movs	r0, #0
 800ad6c:	e008      	b.n	800ad80 <_printf_common+0xa8>
 800ad6e:	2301      	movs	r3, #1
 800ad70:	4652      	mov	r2, sl
 800ad72:	4641      	mov	r1, r8
 800ad74:	4638      	mov	r0, r7
 800ad76:	47c8      	blx	r9
 800ad78:	3001      	adds	r0, #1
 800ad7a:	d103      	bne.n	800ad84 <_printf_common+0xac>
 800ad7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad84:	3501      	adds	r5, #1
 800ad86:	e7c6      	b.n	800ad16 <_printf_common+0x3e>
 800ad88:	18e1      	adds	r1, r4, r3
 800ad8a:	1c5a      	adds	r2, r3, #1
 800ad8c:	2030      	movs	r0, #48	@ 0x30
 800ad8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad92:	4422      	add	r2, r4
 800ad94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad9c:	3302      	adds	r3, #2
 800ad9e:	e7c7      	b.n	800ad30 <_printf_common+0x58>
 800ada0:	2301      	movs	r3, #1
 800ada2:	4622      	mov	r2, r4
 800ada4:	4641      	mov	r1, r8
 800ada6:	4638      	mov	r0, r7
 800ada8:	47c8      	blx	r9
 800adaa:	3001      	adds	r0, #1
 800adac:	d0e6      	beq.n	800ad7c <_printf_common+0xa4>
 800adae:	3601      	adds	r6, #1
 800adb0:	e7d9      	b.n	800ad66 <_printf_common+0x8e>
	...

0800adb4 <_printf_i>:
 800adb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adb8:	7e0f      	ldrb	r7, [r1, #24]
 800adba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800adbc:	2f78      	cmp	r7, #120	@ 0x78
 800adbe:	4691      	mov	r9, r2
 800adc0:	4680      	mov	r8, r0
 800adc2:	460c      	mov	r4, r1
 800adc4:	469a      	mov	sl, r3
 800adc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adca:	d807      	bhi.n	800addc <_printf_i+0x28>
 800adcc:	2f62      	cmp	r7, #98	@ 0x62
 800adce:	d80a      	bhi.n	800ade6 <_printf_i+0x32>
 800add0:	2f00      	cmp	r7, #0
 800add2:	f000 80d1 	beq.w	800af78 <_printf_i+0x1c4>
 800add6:	2f58      	cmp	r7, #88	@ 0x58
 800add8:	f000 80b8 	beq.w	800af4c <_printf_i+0x198>
 800addc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ade0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ade4:	e03a      	b.n	800ae5c <_printf_i+0xa8>
 800ade6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800adea:	2b15      	cmp	r3, #21
 800adec:	d8f6      	bhi.n	800addc <_printf_i+0x28>
 800adee:	a101      	add	r1, pc, #4	@ (adr r1, 800adf4 <_printf_i+0x40>)
 800adf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800adf4:	0800ae4d 	.word	0x0800ae4d
 800adf8:	0800ae61 	.word	0x0800ae61
 800adfc:	0800addd 	.word	0x0800addd
 800ae00:	0800addd 	.word	0x0800addd
 800ae04:	0800addd 	.word	0x0800addd
 800ae08:	0800addd 	.word	0x0800addd
 800ae0c:	0800ae61 	.word	0x0800ae61
 800ae10:	0800addd 	.word	0x0800addd
 800ae14:	0800addd 	.word	0x0800addd
 800ae18:	0800addd 	.word	0x0800addd
 800ae1c:	0800addd 	.word	0x0800addd
 800ae20:	0800af5f 	.word	0x0800af5f
 800ae24:	0800ae8b 	.word	0x0800ae8b
 800ae28:	0800af19 	.word	0x0800af19
 800ae2c:	0800addd 	.word	0x0800addd
 800ae30:	0800addd 	.word	0x0800addd
 800ae34:	0800af81 	.word	0x0800af81
 800ae38:	0800addd 	.word	0x0800addd
 800ae3c:	0800ae8b 	.word	0x0800ae8b
 800ae40:	0800addd 	.word	0x0800addd
 800ae44:	0800addd 	.word	0x0800addd
 800ae48:	0800af21 	.word	0x0800af21
 800ae4c:	6833      	ldr	r3, [r6, #0]
 800ae4e:	1d1a      	adds	r2, r3, #4
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	6032      	str	r2, [r6, #0]
 800ae54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	e09c      	b.n	800af9a <_printf_i+0x1e6>
 800ae60:	6833      	ldr	r3, [r6, #0]
 800ae62:	6820      	ldr	r0, [r4, #0]
 800ae64:	1d19      	adds	r1, r3, #4
 800ae66:	6031      	str	r1, [r6, #0]
 800ae68:	0606      	lsls	r6, r0, #24
 800ae6a:	d501      	bpl.n	800ae70 <_printf_i+0xbc>
 800ae6c:	681d      	ldr	r5, [r3, #0]
 800ae6e:	e003      	b.n	800ae78 <_printf_i+0xc4>
 800ae70:	0645      	lsls	r5, r0, #25
 800ae72:	d5fb      	bpl.n	800ae6c <_printf_i+0xb8>
 800ae74:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae78:	2d00      	cmp	r5, #0
 800ae7a:	da03      	bge.n	800ae84 <_printf_i+0xd0>
 800ae7c:	232d      	movs	r3, #45	@ 0x2d
 800ae7e:	426d      	negs	r5, r5
 800ae80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae84:	4858      	ldr	r0, [pc, #352]	@ (800afe8 <_printf_i+0x234>)
 800ae86:	230a      	movs	r3, #10
 800ae88:	e011      	b.n	800aeae <_printf_i+0xfa>
 800ae8a:	6821      	ldr	r1, [r4, #0]
 800ae8c:	6833      	ldr	r3, [r6, #0]
 800ae8e:	0608      	lsls	r0, r1, #24
 800ae90:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae94:	d402      	bmi.n	800ae9c <_printf_i+0xe8>
 800ae96:	0649      	lsls	r1, r1, #25
 800ae98:	bf48      	it	mi
 800ae9a:	b2ad      	uxthmi	r5, r5
 800ae9c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae9e:	4852      	ldr	r0, [pc, #328]	@ (800afe8 <_printf_i+0x234>)
 800aea0:	6033      	str	r3, [r6, #0]
 800aea2:	bf14      	ite	ne
 800aea4:	230a      	movne	r3, #10
 800aea6:	2308      	moveq	r3, #8
 800aea8:	2100      	movs	r1, #0
 800aeaa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeae:	6866      	ldr	r6, [r4, #4]
 800aeb0:	60a6      	str	r6, [r4, #8]
 800aeb2:	2e00      	cmp	r6, #0
 800aeb4:	db05      	blt.n	800aec2 <_printf_i+0x10e>
 800aeb6:	6821      	ldr	r1, [r4, #0]
 800aeb8:	432e      	orrs	r6, r5
 800aeba:	f021 0104 	bic.w	r1, r1, #4
 800aebe:	6021      	str	r1, [r4, #0]
 800aec0:	d04b      	beq.n	800af5a <_printf_i+0x1a6>
 800aec2:	4616      	mov	r6, r2
 800aec4:	fbb5 f1f3 	udiv	r1, r5, r3
 800aec8:	fb03 5711 	mls	r7, r3, r1, r5
 800aecc:	5dc7      	ldrb	r7, [r0, r7]
 800aece:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aed2:	462f      	mov	r7, r5
 800aed4:	42bb      	cmp	r3, r7
 800aed6:	460d      	mov	r5, r1
 800aed8:	d9f4      	bls.n	800aec4 <_printf_i+0x110>
 800aeda:	2b08      	cmp	r3, #8
 800aedc:	d10b      	bne.n	800aef6 <_printf_i+0x142>
 800aede:	6823      	ldr	r3, [r4, #0]
 800aee0:	07df      	lsls	r7, r3, #31
 800aee2:	d508      	bpl.n	800aef6 <_printf_i+0x142>
 800aee4:	6923      	ldr	r3, [r4, #16]
 800aee6:	6861      	ldr	r1, [r4, #4]
 800aee8:	4299      	cmp	r1, r3
 800aeea:	bfde      	ittt	le
 800aeec:	2330      	movle	r3, #48	@ 0x30
 800aeee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aef2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aef6:	1b92      	subs	r2, r2, r6
 800aef8:	6122      	str	r2, [r4, #16]
 800aefa:	f8cd a000 	str.w	sl, [sp]
 800aefe:	464b      	mov	r3, r9
 800af00:	aa03      	add	r2, sp, #12
 800af02:	4621      	mov	r1, r4
 800af04:	4640      	mov	r0, r8
 800af06:	f7ff fee7 	bl	800acd8 <_printf_common>
 800af0a:	3001      	adds	r0, #1
 800af0c:	d14a      	bne.n	800afa4 <_printf_i+0x1f0>
 800af0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af12:	b004      	add	sp, #16
 800af14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	f043 0320 	orr.w	r3, r3, #32
 800af1e:	6023      	str	r3, [r4, #0]
 800af20:	4832      	ldr	r0, [pc, #200]	@ (800afec <_printf_i+0x238>)
 800af22:	2778      	movs	r7, #120	@ 0x78
 800af24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af28:	6823      	ldr	r3, [r4, #0]
 800af2a:	6831      	ldr	r1, [r6, #0]
 800af2c:	061f      	lsls	r7, r3, #24
 800af2e:	f851 5b04 	ldr.w	r5, [r1], #4
 800af32:	d402      	bmi.n	800af3a <_printf_i+0x186>
 800af34:	065f      	lsls	r7, r3, #25
 800af36:	bf48      	it	mi
 800af38:	b2ad      	uxthmi	r5, r5
 800af3a:	6031      	str	r1, [r6, #0]
 800af3c:	07d9      	lsls	r1, r3, #31
 800af3e:	bf44      	itt	mi
 800af40:	f043 0320 	orrmi.w	r3, r3, #32
 800af44:	6023      	strmi	r3, [r4, #0]
 800af46:	b11d      	cbz	r5, 800af50 <_printf_i+0x19c>
 800af48:	2310      	movs	r3, #16
 800af4a:	e7ad      	b.n	800aea8 <_printf_i+0xf4>
 800af4c:	4826      	ldr	r0, [pc, #152]	@ (800afe8 <_printf_i+0x234>)
 800af4e:	e7e9      	b.n	800af24 <_printf_i+0x170>
 800af50:	6823      	ldr	r3, [r4, #0]
 800af52:	f023 0320 	bic.w	r3, r3, #32
 800af56:	6023      	str	r3, [r4, #0]
 800af58:	e7f6      	b.n	800af48 <_printf_i+0x194>
 800af5a:	4616      	mov	r6, r2
 800af5c:	e7bd      	b.n	800aeda <_printf_i+0x126>
 800af5e:	6833      	ldr	r3, [r6, #0]
 800af60:	6825      	ldr	r5, [r4, #0]
 800af62:	6961      	ldr	r1, [r4, #20]
 800af64:	1d18      	adds	r0, r3, #4
 800af66:	6030      	str	r0, [r6, #0]
 800af68:	062e      	lsls	r6, r5, #24
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	d501      	bpl.n	800af72 <_printf_i+0x1be>
 800af6e:	6019      	str	r1, [r3, #0]
 800af70:	e002      	b.n	800af78 <_printf_i+0x1c4>
 800af72:	0668      	lsls	r0, r5, #25
 800af74:	d5fb      	bpl.n	800af6e <_printf_i+0x1ba>
 800af76:	8019      	strh	r1, [r3, #0]
 800af78:	2300      	movs	r3, #0
 800af7a:	6123      	str	r3, [r4, #16]
 800af7c:	4616      	mov	r6, r2
 800af7e:	e7bc      	b.n	800aefa <_printf_i+0x146>
 800af80:	6833      	ldr	r3, [r6, #0]
 800af82:	1d1a      	adds	r2, r3, #4
 800af84:	6032      	str	r2, [r6, #0]
 800af86:	681e      	ldr	r6, [r3, #0]
 800af88:	6862      	ldr	r2, [r4, #4]
 800af8a:	2100      	movs	r1, #0
 800af8c:	4630      	mov	r0, r6
 800af8e:	f7f5 f937 	bl	8000200 <memchr>
 800af92:	b108      	cbz	r0, 800af98 <_printf_i+0x1e4>
 800af94:	1b80      	subs	r0, r0, r6
 800af96:	6060      	str	r0, [r4, #4]
 800af98:	6863      	ldr	r3, [r4, #4]
 800af9a:	6123      	str	r3, [r4, #16]
 800af9c:	2300      	movs	r3, #0
 800af9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afa2:	e7aa      	b.n	800aefa <_printf_i+0x146>
 800afa4:	6923      	ldr	r3, [r4, #16]
 800afa6:	4632      	mov	r2, r6
 800afa8:	4649      	mov	r1, r9
 800afaa:	4640      	mov	r0, r8
 800afac:	47d0      	blx	sl
 800afae:	3001      	adds	r0, #1
 800afb0:	d0ad      	beq.n	800af0e <_printf_i+0x15a>
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	079b      	lsls	r3, r3, #30
 800afb6:	d413      	bmi.n	800afe0 <_printf_i+0x22c>
 800afb8:	68e0      	ldr	r0, [r4, #12]
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	4298      	cmp	r0, r3
 800afbe:	bfb8      	it	lt
 800afc0:	4618      	movlt	r0, r3
 800afc2:	e7a6      	b.n	800af12 <_printf_i+0x15e>
 800afc4:	2301      	movs	r3, #1
 800afc6:	4632      	mov	r2, r6
 800afc8:	4649      	mov	r1, r9
 800afca:	4640      	mov	r0, r8
 800afcc:	47d0      	blx	sl
 800afce:	3001      	adds	r0, #1
 800afd0:	d09d      	beq.n	800af0e <_printf_i+0x15a>
 800afd2:	3501      	adds	r5, #1
 800afd4:	68e3      	ldr	r3, [r4, #12]
 800afd6:	9903      	ldr	r1, [sp, #12]
 800afd8:	1a5b      	subs	r3, r3, r1
 800afda:	42ab      	cmp	r3, r5
 800afdc:	dcf2      	bgt.n	800afc4 <_printf_i+0x210>
 800afde:	e7eb      	b.n	800afb8 <_printf_i+0x204>
 800afe0:	2500      	movs	r5, #0
 800afe2:	f104 0619 	add.w	r6, r4, #25
 800afe6:	e7f5      	b.n	800afd4 <_printf_i+0x220>
 800afe8:	0800bda5 	.word	0x0800bda5
 800afec:	0800bdb6 	.word	0x0800bdb6

0800aff0 <__sflush_r>:
 800aff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aff8:	0716      	lsls	r6, r2, #28
 800affa:	4605      	mov	r5, r0
 800affc:	460c      	mov	r4, r1
 800affe:	d454      	bmi.n	800b0aa <__sflush_r+0xba>
 800b000:	684b      	ldr	r3, [r1, #4]
 800b002:	2b00      	cmp	r3, #0
 800b004:	dc02      	bgt.n	800b00c <__sflush_r+0x1c>
 800b006:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b008:	2b00      	cmp	r3, #0
 800b00a:	dd48      	ble.n	800b09e <__sflush_r+0xae>
 800b00c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b00e:	2e00      	cmp	r6, #0
 800b010:	d045      	beq.n	800b09e <__sflush_r+0xae>
 800b012:	2300      	movs	r3, #0
 800b014:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b018:	682f      	ldr	r7, [r5, #0]
 800b01a:	6a21      	ldr	r1, [r4, #32]
 800b01c:	602b      	str	r3, [r5, #0]
 800b01e:	d030      	beq.n	800b082 <__sflush_r+0x92>
 800b020:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b022:	89a3      	ldrh	r3, [r4, #12]
 800b024:	0759      	lsls	r1, r3, #29
 800b026:	d505      	bpl.n	800b034 <__sflush_r+0x44>
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	1ad2      	subs	r2, r2, r3
 800b02c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b02e:	b10b      	cbz	r3, 800b034 <__sflush_r+0x44>
 800b030:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b032:	1ad2      	subs	r2, r2, r3
 800b034:	2300      	movs	r3, #0
 800b036:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b038:	6a21      	ldr	r1, [r4, #32]
 800b03a:	4628      	mov	r0, r5
 800b03c:	47b0      	blx	r6
 800b03e:	1c43      	adds	r3, r0, #1
 800b040:	89a3      	ldrh	r3, [r4, #12]
 800b042:	d106      	bne.n	800b052 <__sflush_r+0x62>
 800b044:	6829      	ldr	r1, [r5, #0]
 800b046:	291d      	cmp	r1, #29
 800b048:	d82b      	bhi.n	800b0a2 <__sflush_r+0xb2>
 800b04a:	4a2a      	ldr	r2, [pc, #168]	@ (800b0f4 <__sflush_r+0x104>)
 800b04c:	40ca      	lsrs	r2, r1
 800b04e:	07d6      	lsls	r6, r2, #31
 800b050:	d527      	bpl.n	800b0a2 <__sflush_r+0xb2>
 800b052:	2200      	movs	r2, #0
 800b054:	6062      	str	r2, [r4, #4]
 800b056:	04d9      	lsls	r1, r3, #19
 800b058:	6922      	ldr	r2, [r4, #16]
 800b05a:	6022      	str	r2, [r4, #0]
 800b05c:	d504      	bpl.n	800b068 <__sflush_r+0x78>
 800b05e:	1c42      	adds	r2, r0, #1
 800b060:	d101      	bne.n	800b066 <__sflush_r+0x76>
 800b062:	682b      	ldr	r3, [r5, #0]
 800b064:	b903      	cbnz	r3, 800b068 <__sflush_r+0x78>
 800b066:	6560      	str	r0, [r4, #84]	@ 0x54
 800b068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b06a:	602f      	str	r7, [r5, #0]
 800b06c:	b1b9      	cbz	r1, 800b09e <__sflush_r+0xae>
 800b06e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b072:	4299      	cmp	r1, r3
 800b074:	d002      	beq.n	800b07c <__sflush_r+0x8c>
 800b076:	4628      	mov	r0, r5
 800b078:	f7ff fca2 	bl	800a9c0 <_free_r>
 800b07c:	2300      	movs	r3, #0
 800b07e:	6363      	str	r3, [r4, #52]	@ 0x34
 800b080:	e00d      	b.n	800b09e <__sflush_r+0xae>
 800b082:	2301      	movs	r3, #1
 800b084:	4628      	mov	r0, r5
 800b086:	47b0      	blx	r6
 800b088:	4602      	mov	r2, r0
 800b08a:	1c50      	adds	r0, r2, #1
 800b08c:	d1c9      	bne.n	800b022 <__sflush_r+0x32>
 800b08e:	682b      	ldr	r3, [r5, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d0c6      	beq.n	800b022 <__sflush_r+0x32>
 800b094:	2b1d      	cmp	r3, #29
 800b096:	d001      	beq.n	800b09c <__sflush_r+0xac>
 800b098:	2b16      	cmp	r3, #22
 800b09a:	d11e      	bne.n	800b0da <__sflush_r+0xea>
 800b09c:	602f      	str	r7, [r5, #0]
 800b09e:	2000      	movs	r0, #0
 800b0a0:	e022      	b.n	800b0e8 <__sflush_r+0xf8>
 800b0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0a6:	b21b      	sxth	r3, r3
 800b0a8:	e01b      	b.n	800b0e2 <__sflush_r+0xf2>
 800b0aa:	690f      	ldr	r7, [r1, #16]
 800b0ac:	2f00      	cmp	r7, #0
 800b0ae:	d0f6      	beq.n	800b09e <__sflush_r+0xae>
 800b0b0:	0793      	lsls	r3, r2, #30
 800b0b2:	680e      	ldr	r6, [r1, #0]
 800b0b4:	bf08      	it	eq
 800b0b6:	694b      	ldreq	r3, [r1, #20]
 800b0b8:	600f      	str	r7, [r1, #0]
 800b0ba:	bf18      	it	ne
 800b0bc:	2300      	movne	r3, #0
 800b0be:	eba6 0807 	sub.w	r8, r6, r7
 800b0c2:	608b      	str	r3, [r1, #8]
 800b0c4:	f1b8 0f00 	cmp.w	r8, #0
 800b0c8:	dde9      	ble.n	800b09e <__sflush_r+0xae>
 800b0ca:	6a21      	ldr	r1, [r4, #32]
 800b0cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0ce:	4643      	mov	r3, r8
 800b0d0:	463a      	mov	r2, r7
 800b0d2:	4628      	mov	r0, r5
 800b0d4:	47b0      	blx	r6
 800b0d6:	2800      	cmp	r0, #0
 800b0d8:	dc08      	bgt.n	800b0ec <__sflush_r+0xfc>
 800b0da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0e2:	81a3      	strh	r3, [r4, #12]
 800b0e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0ec:	4407      	add	r7, r0
 800b0ee:	eba8 0800 	sub.w	r8, r8, r0
 800b0f2:	e7e7      	b.n	800b0c4 <__sflush_r+0xd4>
 800b0f4:	20400001 	.word	0x20400001

0800b0f8 <_fflush_r>:
 800b0f8:	b538      	push	{r3, r4, r5, lr}
 800b0fa:	690b      	ldr	r3, [r1, #16]
 800b0fc:	4605      	mov	r5, r0
 800b0fe:	460c      	mov	r4, r1
 800b100:	b913      	cbnz	r3, 800b108 <_fflush_r+0x10>
 800b102:	2500      	movs	r5, #0
 800b104:	4628      	mov	r0, r5
 800b106:	bd38      	pop	{r3, r4, r5, pc}
 800b108:	b118      	cbz	r0, 800b112 <_fflush_r+0x1a>
 800b10a:	6a03      	ldr	r3, [r0, #32]
 800b10c:	b90b      	cbnz	r3, 800b112 <_fflush_r+0x1a>
 800b10e:	f7ff fb6b 	bl	800a7e8 <__sinit>
 800b112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d0f3      	beq.n	800b102 <_fflush_r+0xa>
 800b11a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b11c:	07d0      	lsls	r0, r2, #31
 800b11e:	d404      	bmi.n	800b12a <_fflush_r+0x32>
 800b120:	0599      	lsls	r1, r3, #22
 800b122:	d402      	bmi.n	800b12a <_fflush_r+0x32>
 800b124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b126:	f7ff fc48 	bl	800a9ba <__retarget_lock_acquire_recursive>
 800b12a:	4628      	mov	r0, r5
 800b12c:	4621      	mov	r1, r4
 800b12e:	f7ff ff5f 	bl	800aff0 <__sflush_r>
 800b132:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b134:	07da      	lsls	r2, r3, #31
 800b136:	4605      	mov	r5, r0
 800b138:	d4e4      	bmi.n	800b104 <_fflush_r+0xc>
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	059b      	lsls	r3, r3, #22
 800b13e:	d4e1      	bmi.n	800b104 <_fflush_r+0xc>
 800b140:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b142:	f7ff fc3b 	bl	800a9bc <__retarget_lock_release_recursive>
 800b146:	e7dd      	b.n	800b104 <_fflush_r+0xc>

0800b148 <__sread>:
 800b148:	b510      	push	{r4, lr}
 800b14a:	460c      	mov	r4, r1
 800b14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b150:	f000 f956 	bl	800b400 <_read_r>
 800b154:	2800      	cmp	r0, #0
 800b156:	bfab      	itete	ge
 800b158:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b15a:	89a3      	ldrhlt	r3, [r4, #12]
 800b15c:	181b      	addge	r3, r3, r0
 800b15e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b162:	bfac      	ite	ge
 800b164:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b166:	81a3      	strhlt	r3, [r4, #12]
 800b168:	bd10      	pop	{r4, pc}

0800b16a <__swrite>:
 800b16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b16e:	461f      	mov	r7, r3
 800b170:	898b      	ldrh	r3, [r1, #12]
 800b172:	05db      	lsls	r3, r3, #23
 800b174:	4605      	mov	r5, r0
 800b176:	460c      	mov	r4, r1
 800b178:	4616      	mov	r6, r2
 800b17a:	d505      	bpl.n	800b188 <__swrite+0x1e>
 800b17c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b180:	2302      	movs	r3, #2
 800b182:	2200      	movs	r2, #0
 800b184:	f000 f92a 	bl	800b3dc <_lseek_r>
 800b188:	89a3      	ldrh	r3, [r4, #12]
 800b18a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b18e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b192:	81a3      	strh	r3, [r4, #12]
 800b194:	4632      	mov	r2, r6
 800b196:	463b      	mov	r3, r7
 800b198:	4628      	mov	r0, r5
 800b19a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b19e:	f000 b941 	b.w	800b424 <_write_r>

0800b1a2 <__sseek>:
 800b1a2:	b510      	push	{r4, lr}
 800b1a4:	460c      	mov	r4, r1
 800b1a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1aa:	f000 f917 	bl	800b3dc <_lseek_r>
 800b1ae:	1c43      	adds	r3, r0, #1
 800b1b0:	89a3      	ldrh	r3, [r4, #12]
 800b1b2:	bf15      	itete	ne
 800b1b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b1b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b1ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b1be:	81a3      	strheq	r3, [r4, #12]
 800b1c0:	bf18      	it	ne
 800b1c2:	81a3      	strhne	r3, [r4, #12]
 800b1c4:	bd10      	pop	{r4, pc}

0800b1c6 <__sclose>:
 800b1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ca:	f000 b93d 	b.w	800b448 <_close_r>

0800b1ce <__swbuf_r>:
 800b1ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d0:	460e      	mov	r6, r1
 800b1d2:	4614      	mov	r4, r2
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	b118      	cbz	r0, 800b1e0 <__swbuf_r+0x12>
 800b1d8:	6a03      	ldr	r3, [r0, #32]
 800b1da:	b90b      	cbnz	r3, 800b1e0 <__swbuf_r+0x12>
 800b1dc:	f7ff fb04 	bl	800a7e8 <__sinit>
 800b1e0:	69a3      	ldr	r3, [r4, #24]
 800b1e2:	60a3      	str	r3, [r4, #8]
 800b1e4:	89a3      	ldrh	r3, [r4, #12]
 800b1e6:	071a      	lsls	r2, r3, #28
 800b1e8:	d501      	bpl.n	800b1ee <__swbuf_r+0x20>
 800b1ea:	6923      	ldr	r3, [r4, #16]
 800b1ec:	b943      	cbnz	r3, 800b200 <__swbuf_r+0x32>
 800b1ee:	4621      	mov	r1, r4
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	f000 f82b 	bl	800b24c <__swsetup_r>
 800b1f6:	b118      	cbz	r0, 800b200 <__swbuf_r+0x32>
 800b1f8:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b1fc:	4638      	mov	r0, r7
 800b1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b200:	6823      	ldr	r3, [r4, #0]
 800b202:	6922      	ldr	r2, [r4, #16]
 800b204:	1a98      	subs	r0, r3, r2
 800b206:	6963      	ldr	r3, [r4, #20]
 800b208:	b2f6      	uxtb	r6, r6
 800b20a:	4283      	cmp	r3, r0
 800b20c:	4637      	mov	r7, r6
 800b20e:	dc05      	bgt.n	800b21c <__swbuf_r+0x4e>
 800b210:	4621      	mov	r1, r4
 800b212:	4628      	mov	r0, r5
 800b214:	f7ff ff70 	bl	800b0f8 <_fflush_r>
 800b218:	2800      	cmp	r0, #0
 800b21a:	d1ed      	bne.n	800b1f8 <__swbuf_r+0x2a>
 800b21c:	68a3      	ldr	r3, [r4, #8]
 800b21e:	3b01      	subs	r3, #1
 800b220:	60a3      	str	r3, [r4, #8]
 800b222:	6823      	ldr	r3, [r4, #0]
 800b224:	1c5a      	adds	r2, r3, #1
 800b226:	6022      	str	r2, [r4, #0]
 800b228:	701e      	strb	r6, [r3, #0]
 800b22a:	6962      	ldr	r2, [r4, #20]
 800b22c:	1c43      	adds	r3, r0, #1
 800b22e:	429a      	cmp	r2, r3
 800b230:	d004      	beq.n	800b23c <__swbuf_r+0x6e>
 800b232:	89a3      	ldrh	r3, [r4, #12]
 800b234:	07db      	lsls	r3, r3, #31
 800b236:	d5e1      	bpl.n	800b1fc <__swbuf_r+0x2e>
 800b238:	2e0a      	cmp	r6, #10
 800b23a:	d1df      	bne.n	800b1fc <__swbuf_r+0x2e>
 800b23c:	4621      	mov	r1, r4
 800b23e:	4628      	mov	r0, r5
 800b240:	f7ff ff5a 	bl	800b0f8 <_fflush_r>
 800b244:	2800      	cmp	r0, #0
 800b246:	d0d9      	beq.n	800b1fc <__swbuf_r+0x2e>
 800b248:	e7d6      	b.n	800b1f8 <__swbuf_r+0x2a>
	...

0800b24c <__swsetup_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	4b29      	ldr	r3, [pc, #164]	@ (800b2f4 <__swsetup_r+0xa8>)
 800b250:	4605      	mov	r5, r0
 800b252:	6818      	ldr	r0, [r3, #0]
 800b254:	460c      	mov	r4, r1
 800b256:	b118      	cbz	r0, 800b260 <__swsetup_r+0x14>
 800b258:	6a03      	ldr	r3, [r0, #32]
 800b25a:	b90b      	cbnz	r3, 800b260 <__swsetup_r+0x14>
 800b25c:	f7ff fac4 	bl	800a7e8 <__sinit>
 800b260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b264:	0719      	lsls	r1, r3, #28
 800b266:	d422      	bmi.n	800b2ae <__swsetup_r+0x62>
 800b268:	06da      	lsls	r2, r3, #27
 800b26a:	d407      	bmi.n	800b27c <__swsetup_r+0x30>
 800b26c:	2209      	movs	r2, #9
 800b26e:	602a      	str	r2, [r5, #0]
 800b270:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b274:	81a3      	strh	r3, [r4, #12]
 800b276:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b27a:	e033      	b.n	800b2e4 <__swsetup_r+0x98>
 800b27c:	0758      	lsls	r0, r3, #29
 800b27e:	d512      	bpl.n	800b2a6 <__swsetup_r+0x5a>
 800b280:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b282:	b141      	cbz	r1, 800b296 <__swsetup_r+0x4a>
 800b284:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b288:	4299      	cmp	r1, r3
 800b28a:	d002      	beq.n	800b292 <__swsetup_r+0x46>
 800b28c:	4628      	mov	r0, r5
 800b28e:	f7ff fb97 	bl	800a9c0 <_free_r>
 800b292:	2300      	movs	r3, #0
 800b294:	6363      	str	r3, [r4, #52]	@ 0x34
 800b296:	89a3      	ldrh	r3, [r4, #12]
 800b298:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b29c:	81a3      	strh	r3, [r4, #12]
 800b29e:	2300      	movs	r3, #0
 800b2a0:	6063      	str	r3, [r4, #4]
 800b2a2:	6923      	ldr	r3, [r4, #16]
 800b2a4:	6023      	str	r3, [r4, #0]
 800b2a6:	89a3      	ldrh	r3, [r4, #12]
 800b2a8:	f043 0308 	orr.w	r3, r3, #8
 800b2ac:	81a3      	strh	r3, [r4, #12]
 800b2ae:	6923      	ldr	r3, [r4, #16]
 800b2b0:	b94b      	cbnz	r3, 800b2c6 <__swsetup_r+0x7a>
 800b2b2:	89a3      	ldrh	r3, [r4, #12]
 800b2b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b2b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2bc:	d003      	beq.n	800b2c6 <__swsetup_r+0x7a>
 800b2be:	4621      	mov	r1, r4
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	f000 f83f 	bl	800b344 <__smakebuf_r>
 800b2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2ca:	f013 0201 	ands.w	r2, r3, #1
 800b2ce:	d00a      	beq.n	800b2e6 <__swsetup_r+0x9a>
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	60a2      	str	r2, [r4, #8]
 800b2d4:	6962      	ldr	r2, [r4, #20]
 800b2d6:	4252      	negs	r2, r2
 800b2d8:	61a2      	str	r2, [r4, #24]
 800b2da:	6922      	ldr	r2, [r4, #16]
 800b2dc:	b942      	cbnz	r2, 800b2f0 <__swsetup_r+0xa4>
 800b2de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b2e2:	d1c5      	bne.n	800b270 <__swsetup_r+0x24>
 800b2e4:	bd38      	pop	{r3, r4, r5, pc}
 800b2e6:	0799      	lsls	r1, r3, #30
 800b2e8:	bf58      	it	pl
 800b2ea:	6962      	ldrpl	r2, [r4, #20]
 800b2ec:	60a2      	str	r2, [r4, #8]
 800b2ee:	e7f4      	b.n	800b2da <__swsetup_r+0x8e>
 800b2f0:	2000      	movs	r0, #0
 800b2f2:	e7f7      	b.n	800b2e4 <__swsetup_r+0x98>
 800b2f4:	20040018 	.word	0x20040018

0800b2f8 <__swhatbuf_r>:
 800b2f8:	b570      	push	{r4, r5, r6, lr}
 800b2fa:	460c      	mov	r4, r1
 800b2fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b300:	2900      	cmp	r1, #0
 800b302:	b096      	sub	sp, #88	@ 0x58
 800b304:	4615      	mov	r5, r2
 800b306:	461e      	mov	r6, r3
 800b308:	da0d      	bge.n	800b326 <__swhatbuf_r+0x2e>
 800b30a:	89a3      	ldrh	r3, [r4, #12]
 800b30c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b310:	f04f 0100 	mov.w	r1, #0
 800b314:	bf14      	ite	ne
 800b316:	2340      	movne	r3, #64	@ 0x40
 800b318:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b31c:	2000      	movs	r0, #0
 800b31e:	6031      	str	r1, [r6, #0]
 800b320:	602b      	str	r3, [r5, #0]
 800b322:	b016      	add	sp, #88	@ 0x58
 800b324:	bd70      	pop	{r4, r5, r6, pc}
 800b326:	466a      	mov	r2, sp
 800b328:	f000 f89e 	bl	800b468 <_fstat_r>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	dbec      	blt.n	800b30a <__swhatbuf_r+0x12>
 800b330:	9901      	ldr	r1, [sp, #4]
 800b332:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b336:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b33a:	4259      	negs	r1, r3
 800b33c:	4159      	adcs	r1, r3
 800b33e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b342:	e7eb      	b.n	800b31c <__swhatbuf_r+0x24>

0800b344 <__smakebuf_r>:
 800b344:	898b      	ldrh	r3, [r1, #12]
 800b346:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b348:	079d      	lsls	r5, r3, #30
 800b34a:	4606      	mov	r6, r0
 800b34c:	460c      	mov	r4, r1
 800b34e:	d507      	bpl.n	800b360 <__smakebuf_r+0x1c>
 800b350:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b354:	6023      	str	r3, [r4, #0]
 800b356:	6123      	str	r3, [r4, #16]
 800b358:	2301      	movs	r3, #1
 800b35a:	6163      	str	r3, [r4, #20]
 800b35c:	b003      	add	sp, #12
 800b35e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b360:	ab01      	add	r3, sp, #4
 800b362:	466a      	mov	r2, sp
 800b364:	f7ff ffc8 	bl	800b2f8 <__swhatbuf_r>
 800b368:	9f00      	ldr	r7, [sp, #0]
 800b36a:	4605      	mov	r5, r0
 800b36c:	4639      	mov	r1, r7
 800b36e:	4630      	mov	r0, r6
 800b370:	f7ff f922 	bl	800a5b8 <_malloc_r>
 800b374:	b948      	cbnz	r0, 800b38a <__smakebuf_r+0x46>
 800b376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b37a:	059a      	lsls	r2, r3, #22
 800b37c:	d4ee      	bmi.n	800b35c <__smakebuf_r+0x18>
 800b37e:	f023 0303 	bic.w	r3, r3, #3
 800b382:	f043 0302 	orr.w	r3, r3, #2
 800b386:	81a3      	strh	r3, [r4, #12]
 800b388:	e7e2      	b.n	800b350 <__smakebuf_r+0xc>
 800b38a:	89a3      	ldrh	r3, [r4, #12]
 800b38c:	6020      	str	r0, [r4, #0]
 800b38e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b392:	81a3      	strh	r3, [r4, #12]
 800b394:	9b01      	ldr	r3, [sp, #4]
 800b396:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b39a:	b15b      	cbz	r3, 800b3b4 <__smakebuf_r+0x70>
 800b39c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	f000 f80b 	bl	800b3bc <_isatty_r>
 800b3a6:	b128      	cbz	r0, 800b3b4 <__smakebuf_r+0x70>
 800b3a8:	89a3      	ldrh	r3, [r4, #12]
 800b3aa:	f023 0303 	bic.w	r3, r3, #3
 800b3ae:	f043 0301 	orr.w	r3, r3, #1
 800b3b2:	81a3      	strh	r3, [r4, #12]
 800b3b4:	89a3      	ldrh	r3, [r4, #12]
 800b3b6:	431d      	orrs	r5, r3
 800b3b8:	81a5      	strh	r5, [r4, #12]
 800b3ba:	e7cf      	b.n	800b35c <__smakebuf_r+0x18>

0800b3bc <_isatty_r>:
 800b3bc:	b538      	push	{r3, r4, r5, lr}
 800b3be:	4d06      	ldr	r5, [pc, #24]	@ (800b3d8 <_isatty_r+0x1c>)
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	4604      	mov	r4, r0
 800b3c4:	4608      	mov	r0, r1
 800b3c6:	602b      	str	r3, [r5, #0]
 800b3c8:	f7f6 fcd9 	bl	8001d7e <_isatty>
 800b3cc:	1c43      	adds	r3, r0, #1
 800b3ce:	d102      	bne.n	800b3d6 <_isatty_r+0x1a>
 800b3d0:	682b      	ldr	r3, [r5, #0]
 800b3d2:	b103      	cbz	r3, 800b3d6 <_isatty_r+0x1a>
 800b3d4:	6023      	str	r3, [r4, #0]
 800b3d6:	bd38      	pop	{r3, r4, r5, pc}
 800b3d8:	2005417c 	.word	0x2005417c

0800b3dc <_lseek_r>:
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	4d07      	ldr	r5, [pc, #28]	@ (800b3fc <_lseek_r+0x20>)
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	4608      	mov	r0, r1
 800b3e4:	4611      	mov	r1, r2
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	602a      	str	r2, [r5, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	f7f6 fcd2 	bl	8001d94 <_lseek>
 800b3f0:	1c43      	adds	r3, r0, #1
 800b3f2:	d102      	bne.n	800b3fa <_lseek_r+0x1e>
 800b3f4:	682b      	ldr	r3, [r5, #0]
 800b3f6:	b103      	cbz	r3, 800b3fa <_lseek_r+0x1e>
 800b3f8:	6023      	str	r3, [r4, #0]
 800b3fa:	bd38      	pop	{r3, r4, r5, pc}
 800b3fc:	2005417c 	.word	0x2005417c

0800b400 <_read_r>:
 800b400:	b538      	push	{r3, r4, r5, lr}
 800b402:	4d07      	ldr	r5, [pc, #28]	@ (800b420 <_read_r+0x20>)
 800b404:	4604      	mov	r4, r0
 800b406:	4608      	mov	r0, r1
 800b408:	4611      	mov	r1, r2
 800b40a:	2200      	movs	r2, #0
 800b40c:	602a      	str	r2, [r5, #0]
 800b40e:	461a      	mov	r2, r3
 800b410:	f7f6 fc7c 	bl	8001d0c <_read>
 800b414:	1c43      	adds	r3, r0, #1
 800b416:	d102      	bne.n	800b41e <_read_r+0x1e>
 800b418:	682b      	ldr	r3, [r5, #0]
 800b41a:	b103      	cbz	r3, 800b41e <_read_r+0x1e>
 800b41c:	6023      	str	r3, [r4, #0]
 800b41e:	bd38      	pop	{r3, r4, r5, pc}
 800b420:	2005417c 	.word	0x2005417c

0800b424 <_write_r>:
 800b424:	b538      	push	{r3, r4, r5, lr}
 800b426:	4d07      	ldr	r5, [pc, #28]	@ (800b444 <_write_r+0x20>)
 800b428:	4604      	mov	r4, r0
 800b42a:	4608      	mov	r0, r1
 800b42c:	4611      	mov	r1, r2
 800b42e:	2200      	movs	r2, #0
 800b430:	602a      	str	r2, [r5, #0]
 800b432:	461a      	mov	r2, r3
 800b434:	f7f5 f8ca 	bl	80005cc <_write>
 800b438:	1c43      	adds	r3, r0, #1
 800b43a:	d102      	bne.n	800b442 <_write_r+0x1e>
 800b43c:	682b      	ldr	r3, [r5, #0]
 800b43e:	b103      	cbz	r3, 800b442 <_write_r+0x1e>
 800b440:	6023      	str	r3, [r4, #0]
 800b442:	bd38      	pop	{r3, r4, r5, pc}
 800b444:	2005417c 	.word	0x2005417c

0800b448 <_close_r>:
 800b448:	b538      	push	{r3, r4, r5, lr}
 800b44a:	4d06      	ldr	r5, [pc, #24]	@ (800b464 <_close_r+0x1c>)
 800b44c:	2300      	movs	r3, #0
 800b44e:	4604      	mov	r4, r0
 800b450:	4608      	mov	r0, r1
 800b452:	602b      	str	r3, [r5, #0]
 800b454:	f7f6 fc77 	bl	8001d46 <_close>
 800b458:	1c43      	adds	r3, r0, #1
 800b45a:	d102      	bne.n	800b462 <_close_r+0x1a>
 800b45c:	682b      	ldr	r3, [r5, #0]
 800b45e:	b103      	cbz	r3, 800b462 <_close_r+0x1a>
 800b460:	6023      	str	r3, [r4, #0]
 800b462:	bd38      	pop	{r3, r4, r5, pc}
 800b464:	2005417c 	.word	0x2005417c

0800b468 <_fstat_r>:
 800b468:	b538      	push	{r3, r4, r5, lr}
 800b46a:	4d07      	ldr	r5, [pc, #28]	@ (800b488 <_fstat_r+0x20>)
 800b46c:	2300      	movs	r3, #0
 800b46e:	4604      	mov	r4, r0
 800b470:	4608      	mov	r0, r1
 800b472:	4611      	mov	r1, r2
 800b474:	602b      	str	r3, [r5, #0]
 800b476:	f7f6 fc72 	bl	8001d5e <_fstat>
 800b47a:	1c43      	adds	r3, r0, #1
 800b47c:	d102      	bne.n	800b484 <_fstat_r+0x1c>
 800b47e:	682b      	ldr	r3, [r5, #0]
 800b480:	b103      	cbz	r3, 800b484 <_fstat_r+0x1c>
 800b482:	6023      	str	r3, [r4, #0]
 800b484:	bd38      	pop	{r3, r4, r5, pc}
 800b486:	bf00      	nop
 800b488:	2005417c 	.word	0x2005417c

0800b48c <_init>:
 800b48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48e:	bf00      	nop
 800b490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b492:	bc08      	pop	{r3}
 800b494:	469e      	mov	lr, r3
 800b496:	4770      	bx	lr

0800b498 <_fini>:
 800b498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b49a:	bf00      	nop
 800b49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b49e:	bc08      	pop	{r3}
 800b4a0:	469e      	mov	lr, r3
 800b4a2:	4770      	bx	lr
