

================================================================
== Vitis HLS Report for 'fir_Pipeline_MAC'
================================================================
* Date:           Mon Oct  4 12:42:15 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |       24|       24|        18|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 21 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 127, i8 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %acc"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir.cpp:32]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir.cpp:32]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp, void %.split, void %.exitStub" [fir.cpp:32]   --->   Operation 29 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [12/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 30 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln32_15 = add i8 %i_1, i8 240" [fir.cpp:32]   --->   Operation 31 'add' 'add_ln32_15' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln32 = store i8 %add_ln32_15, i8 %i" [fir.cpp:32]   --->   Operation 32 'store' 'store_ln32' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.38>
ST_2 : Operation 33 [11/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 33 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.38>
ST_3 : Operation 34 [10/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 34 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.38>
ST_4 : Operation 35 [9/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 35 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.38>
ST_5 : Operation 36 [8/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 36 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.38>
ST_6 : Operation 37 [7/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 37 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln32_3 = add i8 %i_1, i8 252" [fir.cpp:32]   --->   Operation 38 'add' 'add_ln32_3' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln32_4 = add i8 %i_1, i8 251" [fir.cpp:32]   --->   Operation 39 'add' 'add_ln32_4' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln32_5 = add i8 %i_1, i8 250" [fir.cpp:32]   --->   Operation 40 'add' 'add_ln32_5' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln32_6 = add i8 %i_1, i8 249" [fir.cpp:32]   --->   Operation 41 'add' 'add_ln32_6' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln32_11 = add i8 %i_1, i8 244" [fir.cpp:32]   --->   Operation 42 'add' 'add_ln32_11' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln32_12 = add i8 %i_1, i8 243" [fir.cpp:32]   --->   Operation 43 'add' 'add_ln32_12' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (1.91ns)   --->   "%add_ln32_13 = add i8 %i_1, i8 242" [fir.cpp:32]   --->   Operation 44 'add' 'add_ln32_13' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.91ns)   --->   "%add_ln32_14 = add i8 %i_1, i8 241" [fir.cpp:32]   --->   Operation 45 'add' 'add_ln32_14' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 46 [6/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 46 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln32 = add i8 %i_1, i8 255" [fir.cpp:32]   --->   Operation 47 'add' 'add_ln32' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln32_1 = add i8 %i_1, i8 254" [fir.cpp:32]   --->   Operation 48 'add' 'add_ln32_1' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln32_2 = add i8 %i_1, i8 253" [fir.cpp:32]   --->   Operation 49 'add' 'add_ln32_2' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i8 %add_ln32_3" [fir.cpp:35]   --->   Operation 50 'sext' 'sext_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i64 %sext_ln35_3" [fir.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 52 [5/5] (6.97ns)   --->   "%mul_ln35_20 = mul i129 %zext_ln35_25, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 52 'mul' 'mul_ln35_20' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i8 %add_ln32_4" [fir.cpp:35]   --->   Operation 53 'sext' 'sext_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i64 %sext_ln35_4" [fir.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 55 [5/5] (6.97ns)   --->   "%mul_ln35_21 = mul i129 %zext_ln35_27, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 55 'mul' 'mul_ln35_21' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i8 %add_ln32_5" [fir.cpp:35]   --->   Operation 56 'sext' 'sext_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i64 %sext_ln35_5" [fir.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 58 [5/5] (6.97ns)   --->   "%mul_ln35_22 = mul i129 %zext_ln35_29, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 58 'mul' 'mul_ln35_22' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i8 %add_ln32_6" [fir.cpp:35]   --->   Operation 59 'sext' 'sext_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i64 %sext_ln35_6" [fir.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 61 [5/5] (6.97ns)   --->   "%mul_ln35_23 = mul i129 %zext_ln35_31, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 61 'mul' 'mul_ln35_23' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (1.91ns)   --->   "%add_ln32_7 = add i8 %i_1, i8 248" [fir.cpp:32]   --->   Operation 62 'add' 'add_ln32_7' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln32_8 = add i8 %i_1, i8 247" [fir.cpp:32]   --->   Operation 63 'add' 'add_ln32_8' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.91ns)   --->   "%add_ln32_9 = add i8 %i_1, i8 246" [fir.cpp:32]   --->   Operation 64 'add' 'add_ln32_9' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln32_10 = add i8 %i_1, i8 245" [fir.cpp:32]   --->   Operation 65 'add' 'add_ln32_10' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i8 %add_ln32_11" [fir.cpp:35]   --->   Operation 66 'sext' 'sext_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i64 %sext_ln35_11" [fir.cpp:35]   --->   Operation 67 'zext' 'zext_ln35_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 68 [5/5] (6.97ns)   --->   "%mul_ln35_28 = mul i129 %zext_ln35_41, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 68 'mul' 'mul_ln35_28' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i8 %add_ln32_12" [fir.cpp:35]   --->   Operation 69 'sext' 'sext_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i64 %sext_ln35_12" [fir.cpp:35]   --->   Operation 70 'zext' 'zext_ln35_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 71 [5/5] (6.97ns)   --->   "%mul_ln35_29 = mul i129 %zext_ln35_43, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 71 'mul' 'mul_ln35_29' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i8 %add_ln32_13" [fir.cpp:35]   --->   Operation 72 'sext' 'sext_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i64 %sext_ln35_13" [fir.cpp:35]   --->   Operation 73 'zext' 'zext_ln35_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 74 [5/5] (6.97ns)   --->   "%mul_ln35_30 = mul i129 %zext_ln35_45, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 74 'mul' 'mul_ln35_30' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i8 %add_ln32_14" [fir.cpp:35]   --->   Operation 75 'sext' 'sext_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i64 %sext_ln35_14" [fir.cpp:35]   --->   Operation 76 'zext' 'zext_ln35_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 77 [5/5] (6.97ns)   --->   "%mul_ln35_31 = mul i129 %zext_ln35_47, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 77 'mul' 'mul_ln35_31' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 78 [5/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 78 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i8 %add_ln32" [fir.cpp:35]   --->   Operation 79 'sext' 'sext_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i64 %sext_ln35" [fir.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 81 [5/5] (6.97ns)   --->   "%mul_ln35_17 = mul i129 %zext_ln35_19, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 81 'mul' 'mul_ln35_17' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i8 %add_ln32_1" [fir.cpp:35]   --->   Operation 82 'sext' 'sext_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i64 %sext_ln35_1" [fir.cpp:35]   --->   Operation 83 'zext' 'zext_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 84 [5/5] (6.97ns)   --->   "%mul_ln35_18 = mul i129 %zext_ln35_21, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 84 'mul' 'mul_ln35_18' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i8 %add_ln32_2" [fir.cpp:35]   --->   Operation 85 'sext' 'sext_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i64 %sext_ln35_2" [fir.cpp:35]   --->   Operation 86 'zext' 'zext_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 87 [5/5] (6.97ns)   --->   "%mul_ln35_19 = mul i129 %zext_ln35_23, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 87 'mul' 'mul_ln35_19' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [4/5] (6.97ns)   --->   "%mul_ln35_20 = mul i129 %zext_ln35_25, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 88 'mul' 'mul_ln35_20' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [4/5] (6.97ns)   --->   "%mul_ln35_21 = mul i129 %zext_ln35_27, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 89 'mul' 'mul_ln35_21' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [4/5] (6.97ns)   --->   "%mul_ln35_22 = mul i129 %zext_ln35_29, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 90 'mul' 'mul_ln35_22' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [4/5] (6.97ns)   --->   "%mul_ln35_23 = mul i129 %zext_ln35_31, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 91 'mul' 'mul_ln35_23' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i8 %add_ln32_7" [fir.cpp:35]   --->   Operation 92 'sext' 'sext_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i64 %sext_ln35_7" [fir.cpp:35]   --->   Operation 93 'zext' 'zext_ln35_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 94 [5/5] (6.97ns)   --->   "%mul_ln35_24 = mul i129 %zext_ln35_33, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 94 'mul' 'mul_ln35_24' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i8 %add_ln32_8" [fir.cpp:35]   --->   Operation 95 'sext' 'sext_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i64 %sext_ln35_8" [fir.cpp:35]   --->   Operation 96 'zext' 'zext_ln35_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 97 [5/5] (6.97ns)   --->   "%mul_ln35_25 = mul i129 %zext_ln35_35, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 97 'mul' 'mul_ln35_25' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i8 %add_ln32_9" [fir.cpp:35]   --->   Operation 98 'sext' 'sext_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i64 %sext_ln35_9" [fir.cpp:35]   --->   Operation 99 'zext' 'zext_ln35_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 100 [5/5] (6.97ns)   --->   "%mul_ln35_26 = mul i129 %zext_ln35_37, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 100 'mul' 'mul_ln35_26' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i8 %add_ln32_10" [fir.cpp:35]   --->   Operation 101 'sext' 'sext_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i64 %sext_ln35_10" [fir.cpp:35]   --->   Operation 102 'zext' 'zext_ln35_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 103 [5/5] (6.97ns)   --->   "%mul_ln35_27 = mul i129 %zext_ln35_39, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 103 'mul' 'mul_ln35_27' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [4/5] (6.97ns)   --->   "%mul_ln35_28 = mul i129 %zext_ln35_41, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 104 'mul' 'mul_ln35_28' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [4/5] (6.97ns)   --->   "%mul_ln35_29 = mul i129 %zext_ln35_43, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 105 'mul' 'mul_ln35_29' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/5] (6.97ns)   --->   "%mul_ln35_30 = mul i129 %zext_ln35_45, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 106 'mul' 'mul_ln35_30' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/5] (6.97ns)   --->   "%mul_ln35_31 = mul i129 %zext_ln35_47, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 107 'mul' 'mul_ln35_31' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.97>
ST_9 : Operation 108 [4/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 108 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [4/5] (6.97ns)   --->   "%mul_ln35_17 = mul i129 %zext_ln35_19, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 109 'mul' 'mul_ln35_17' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [4/5] (6.97ns)   --->   "%mul_ln35_18 = mul i129 %zext_ln35_21, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 110 'mul' 'mul_ln35_18' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [4/5] (6.97ns)   --->   "%mul_ln35_19 = mul i129 %zext_ln35_23, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 111 'mul' 'mul_ln35_19' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [3/5] (6.97ns)   --->   "%mul_ln35_20 = mul i129 %zext_ln35_25, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 112 'mul' 'mul_ln35_20' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/5] (6.97ns)   --->   "%mul_ln35_21 = mul i129 %zext_ln35_27, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 113 'mul' 'mul_ln35_21' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [3/5] (6.97ns)   --->   "%mul_ln35_22 = mul i129 %zext_ln35_29, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 114 'mul' 'mul_ln35_22' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [3/5] (6.97ns)   --->   "%mul_ln35_23 = mul i129 %zext_ln35_31, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 115 'mul' 'mul_ln35_23' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [4/5] (6.97ns)   --->   "%mul_ln35_24 = mul i129 %zext_ln35_33, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 116 'mul' 'mul_ln35_24' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [4/5] (6.97ns)   --->   "%mul_ln35_25 = mul i129 %zext_ln35_35, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 117 'mul' 'mul_ln35_25' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [4/5] (6.97ns)   --->   "%mul_ln35_26 = mul i129 %zext_ln35_37, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 118 'mul' 'mul_ln35_26' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [4/5] (6.97ns)   --->   "%mul_ln35_27 = mul i129 %zext_ln35_39, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 119 'mul' 'mul_ln35_27' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [3/5] (6.97ns)   --->   "%mul_ln35_28 = mul i129 %zext_ln35_41, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 120 'mul' 'mul_ln35_28' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [3/5] (6.97ns)   --->   "%mul_ln35_29 = mul i129 %zext_ln35_43, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 121 'mul' 'mul_ln35_29' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [3/5] (6.97ns)   --->   "%mul_ln35_30 = mul i129 %zext_ln35_45, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 122 'mul' 'mul_ln35_30' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [3/5] (6.97ns)   --->   "%mul_ln35_31 = mul i129 %zext_ln35_47, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 123 'mul' 'mul_ln35_31' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 124 [3/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 124 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [3/5] (6.97ns)   --->   "%mul_ln35_17 = mul i129 %zext_ln35_19, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 125 'mul' 'mul_ln35_17' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [3/5] (6.97ns)   --->   "%mul_ln35_18 = mul i129 %zext_ln35_21, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 126 'mul' 'mul_ln35_18' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [3/5] (6.97ns)   --->   "%mul_ln35_19 = mul i129 %zext_ln35_23, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 127 'mul' 'mul_ln35_19' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [2/5] (6.97ns)   --->   "%mul_ln35_20 = mul i129 %zext_ln35_25, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 128 'mul' 'mul_ln35_20' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [2/5] (6.97ns)   --->   "%mul_ln35_21 = mul i129 %zext_ln35_27, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 129 'mul' 'mul_ln35_21' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [2/5] (6.97ns)   --->   "%mul_ln35_22 = mul i129 %zext_ln35_29, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 130 'mul' 'mul_ln35_22' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [2/5] (6.97ns)   --->   "%mul_ln35_23 = mul i129 %zext_ln35_31, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 131 'mul' 'mul_ln35_23' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [3/5] (6.97ns)   --->   "%mul_ln35_24 = mul i129 %zext_ln35_33, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 132 'mul' 'mul_ln35_24' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [3/5] (6.97ns)   --->   "%mul_ln35_25 = mul i129 %zext_ln35_35, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 133 'mul' 'mul_ln35_25' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [3/5] (6.97ns)   --->   "%mul_ln35_26 = mul i129 %zext_ln35_37, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 134 'mul' 'mul_ln35_26' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [3/5] (6.97ns)   --->   "%mul_ln35_27 = mul i129 %zext_ln35_39, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 135 'mul' 'mul_ln35_27' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [2/5] (6.97ns)   --->   "%mul_ln35_28 = mul i129 %zext_ln35_41, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 136 'mul' 'mul_ln35_28' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [2/5] (6.97ns)   --->   "%mul_ln35_29 = mul i129 %zext_ln35_43, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 137 'mul' 'mul_ln35_29' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [2/5] (6.97ns)   --->   "%mul_ln35_30 = mul i129 %zext_ln35_45, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 138 'mul' 'mul_ln35_30' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/5] (6.97ns)   --->   "%mul_ln35_31 = mul i129 %zext_ln35_47, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 139 'mul' 'mul_ln35_31' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 140 [2/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 140 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [2/5] (6.97ns)   --->   "%mul_ln35_17 = mul i129 %zext_ln35_19, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 141 'mul' 'mul_ln35_17' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [2/5] (6.97ns)   --->   "%mul_ln35_18 = mul i129 %zext_ln35_21, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 142 'mul' 'mul_ln35_18' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [2/5] (6.97ns)   --->   "%mul_ln35_19 = mul i129 %zext_ln35_23, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 143 'mul' 'mul_ln35_19' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/5] (6.97ns)   --->   "%mul_ln35_20 = mul i129 %zext_ln35_25, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 144 'mul' 'mul_ln35_20' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_20, i32 69, i32 128" [fir.cpp:35]   --->   Operation 145 'partselect' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i60 %tmp_21" [fir.cpp:35]   --->   Operation 146 'zext' 'zext_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_20 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 147 'getelementptr' 'shift_reg_13_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_20 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 148 'getelementptr' 'shift_reg_14_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_20 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 149 'getelementptr' 'shift_reg_15_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_20 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 150 'getelementptr' 'shift_reg_16_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_20 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 151 'getelementptr' 'shift_reg_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_20 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 152 'getelementptr' 'shift_reg_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_20 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 153 'getelementptr' 'shift_reg_2_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_20 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 154 'getelementptr' 'shift_reg_3_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_20 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 155 'getelementptr' 'shift_reg_4_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_20 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 156 'getelementptr' 'shift_reg_5_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_20 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 157 'getelementptr' 'shift_reg_6_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_20 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 158 'getelementptr' 'shift_reg_7_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_20 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 159 'getelementptr' 'shift_reg_8_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_20 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 160 'getelementptr' 'shift_reg_9_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_20 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 161 'getelementptr' 'shift_reg_10_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_20 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 162 'getelementptr' 'shift_reg_11_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_20 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_26" [fir.cpp:35]   --->   Operation 163 'getelementptr' 'shift_reg_12_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 164 [1/5] (6.97ns)   --->   "%mul_ln35_21 = mul i129 %zext_ln35_27, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 164 'mul' 'mul_ln35_21' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_21, i32 69, i32 128" [fir.cpp:35]   --->   Operation 165 'partselect' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i60 %tmp_22" [fir.cpp:35]   --->   Operation 166 'zext' 'zext_ln35_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_21 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 167 'getelementptr' 'shift_reg_12_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_21 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 168 'getelementptr' 'shift_reg_13_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_21 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 169 'getelementptr' 'shift_reg_14_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_21 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 170 'getelementptr' 'shift_reg_15_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_21 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 171 'getelementptr' 'shift_reg_16_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_21 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 172 'getelementptr' 'shift_reg_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_21 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 173 'getelementptr' 'shift_reg_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_21 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 174 'getelementptr' 'shift_reg_2_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_21 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 175 'getelementptr' 'shift_reg_3_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_21 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 176 'getelementptr' 'shift_reg_4_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_21 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 177 'getelementptr' 'shift_reg_5_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_21 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 178 'getelementptr' 'shift_reg_6_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_21 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 179 'getelementptr' 'shift_reg_7_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_21 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 180 'getelementptr' 'shift_reg_8_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_21 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 181 'getelementptr' 'shift_reg_9_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_21 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 182 'getelementptr' 'shift_reg_10_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_21 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_28" [fir.cpp:35]   --->   Operation 183 'getelementptr' 'shift_reg_11_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 184 [1/5] (6.97ns)   --->   "%mul_ln35_22 = mul i129 %zext_ln35_29, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 184 'mul' 'mul_ln35_22' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_22, i32 69, i32 128" [fir.cpp:35]   --->   Operation 185 'partselect' 'tmp_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i60 %tmp_23" [fir.cpp:35]   --->   Operation 186 'zext' 'zext_ln35_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_22 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 187 'getelementptr' 'shift_reg_11_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_22 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 188 'getelementptr' 'shift_reg_12_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_22 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 189 'getelementptr' 'shift_reg_13_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_22 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 190 'getelementptr' 'shift_reg_14_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_22 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 191 'getelementptr' 'shift_reg_15_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_22 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 192 'getelementptr' 'shift_reg_16_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_22 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 193 'getelementptr' 'shift_reg_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_22 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 194 'getelementptr' 'shift_reg_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_22 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 195 'getelementptr' 'shift_reg_2_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_22 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 196 'getelementptr' 'shift_reg_3_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_22 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 197 'getelementptr' 'shift_reg_4_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_22 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 198 'getelementptr' 'shift_reg_5_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_22 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 199 'getelementptr' 'shift_reg_6_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_22 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 200 'getelementptr' 'shift_reg_7_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_22 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 201 'getelementptr' 'shift_reg_8_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_22 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 202 'getelementptr' 'shift_reg_9_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_22 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_30" [fir.cpp:35]   --->   Operation 203 'getelementptr' 'shift_reg_10_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 204 [1/5] (6.97ns)   --->   "%mul_ln35_23 = mul i129 %zext_ln35_31, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 204 'mul' 'mul_ln35_23' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_23, i32 69, i32 128" [fir.cpp:35]   --->   Operation 205 'partselect' 'tmp_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i60 %tmp_24" [fir.cpp:35]   --->   Operation 206 'zext' 'zext_ln35_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_23 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 207 'getelementptr' 'shift_reg_10_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_23 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 208 'getelementptr' 'shift_reg_11_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_23 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 209 'getelementptr' 'shift_reg_12_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_23 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 210 'getelementptr' 'shift_reg_13_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_23 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 211 'getelementptr' 'shift_reg_14_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_23 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 212 'getelementptr' 'shift_reg_15_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_23 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 213 'getelementptr' 'shift_reg_16_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_23 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 214 'getelementptr' 'shift_reg_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_23 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 215 'getelementptr' 'shift_reg_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_23 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 216 'getelementptr' 'shift_reg_2_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_23 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 217 'getelementptr' 'shift_reg_3_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_23 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 218 'getelementptr' 'shift_reg_4_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_23 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 219 'getelementptr' 'shift_reg_5_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_23 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 220 'getelementptr' 'shift_reg_6_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_23 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 221 'getelementptr' 'shift_reg_7_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_23 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 222 'getelementptr' 'shift_reg_8_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_23 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_32" [fir.cpp:35]   --->   Operation 223 'getelementptr' 'shift_reg_9_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 224 [2/5] (6.97ns)   --->   "%mul_ln35_24 = mul i129 %zext_ln35_33, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 224 'mul' 'mul_ln35_24' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [2/5] (6.97ns)   --->   "%mul_ln35_25 = mul i129 %zext_ln35_35, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 225 'mul' 'mul_ln35_25' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [2/5] (6.97ns)   --->   "%mul_ln35_26 = mul i129 %zext_ln35_37, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 226 'mul' 'mul_ln35_26' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [2/5] (6.97ns)   --->   "%mul_ln35_27 = mul i129 %zext_ln35_39, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 227 'mul' 'mul_ln35_27' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [1/5] (6.97ns)   --->   "%mul_ln35_28 = mul i129 %zext_ln35_41, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 228 'mul' 'mul_ln35_28' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_28, i32 69, i32 128" [fir.cpp:35]   --->   Operation 229 'partselect' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i60 %tmp_29" [fir.cpp:35]   --->   Operation 230 'zext' 'zext_ln35_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_28 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 231 'getelementptr' 'shift_reg_5_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_28 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 232 'getelementptr' 'shift_reg_6_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_28 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 233 'getelementptr' 'shift_reg_7_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_28 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 234 'getelementptr' 'shift_reg_8_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_28 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 235 'getelementptr' 'shift_reg_9_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_28 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 236 'getelementptr' 'shift_reg_10_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_28 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 237 'getelementptr' 'shift_reg_11_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_28 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 238 'getelementptr' 'shift_reg_12_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_28 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 239 'getelementptr' 'shift_reg_13_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_28 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 240 'getelementptr' 'shift_reg_14_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_28 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 241 'getelementptr' 'shift_reg_15_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_28 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 242 'getelementptr' 'shift_reg_16_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_28 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 243 'getelementptr' 'shift_reg_0_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_28 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 244 'getelementptr' 'shift_reg_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_28 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 245 'getelementptr' 'shift_reg_2_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_28 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 246 'getelementptr' 'shift_reg_3_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_28 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_42" [fir.cpp:35]   --->   Operation 247 'getelementptr' 'shift_reg_4_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 248 [1/5] (6.97ns)   --->   "%mul_ln35_29 = mul i129 %zext_ln35_43, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 248 'mul' 'mul_ln35_29' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_29, i32 69, i32 128" [fir.cpp:35]   --->   Operation 249 'partselect' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i60 %tmp_30" [fir.cpp:35]   --->   Operation 250 'zext' 'zext_ln35_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_29 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 251 'getelementptr' 'shift_reg_4_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_29 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 252 'getelementptr' 'shift_reg_5_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_29 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 253 'getelementptr' 'shift_reg_6_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_29 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 254 'getelementptr' 'shift_reg_7_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_29 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 255 'getelementptr' 'shift_reg_8_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_29 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 256 'getelementptr' 'shift_reg_9_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_29 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 257 'getelementptr' 'shift_reg_10_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_29 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 258 'getelementptr' 'shift_reg_11_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_29 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 259 'getelementptr' 'shift_reg_12_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_29 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 260 'getelementptr' 'shift_reg_13_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_29 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 261 'getelementptr' 'shift_reg_14_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_29 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 262 'getelementptr' 'shift_reg_15_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_29 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 263 'getelementptr' 'shift_reg_16_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_29 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 264 'getelementptr' 'shift_reg_0_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_29 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 265 'getelementptr' 'shift_reg_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_29 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 266 'getelementptr' 'shift_reg_2_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_29 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_44" [fir.cpp:35]   --->   Operation 267 'getelementptr' 'shift_reg_3_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 268 [1/5] (6.97ns)   --->   "%mul_ln35_30 = mul i129 %zext_ln35_45, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 268 'mul' 'mul_ln35_30' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_30, i32 69, i32 128" [fir.cpp:35]   --->   Operation 269 'partselect' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i60 %tmp_31" [fir.cpp:35]   --->   Operation 270 'zext' 'zext_ln35_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_30 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 271 'getelementptr' 'shift_reg_3_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_30 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 272 'getelementptr' 'shift_reg_4_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_30 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 273 'getelementptr' 'shift_reg_5_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_30 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 274 'getelementptr' 'shift_reg_6_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_30 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 275 'getelementptr' 'shift_reg_7_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_30 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 276 'getelementptr' 'shift_reg_8_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_30 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 277 'getelementptr' 'shift_reg_9_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_30 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 278 'getelementptr' 'shift_reg_10_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_30 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 279 'getelementptr' 'shift_reg_11_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_30 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 280 'getelementptr' 'shift_reg_12_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_30 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 281 'getelementptr' 'shift_reg_13_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_30 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 282 'getelementptr' 'shift_reg_14_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_30 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 283 'getelementptr' 'shift_reg_15_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_30 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 284 'getelementptr' 'shift_reg_16_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_30 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 285 'getelementptr' 'shift_reg_0_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_30 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 286 'getelementptr' 'shift_reg_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_30 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_46" [fir.cpp:35]   --->   Operation 287 'getelementptr' 'shift_reg_2_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 288 [1/5] (6.97ns)   --->   "%mul_ln35_31 = mul i129 %zext_ln35_47, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 288 'mul' 'mul_ln35_31' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_31, i32 69, i32 128" [fir.cpp:35]   --->   Operation 289 'partselect' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i60 %tmp_32" [fir.cpp:35]   --->   Operation 290 'zext' 'zext_ln35_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_31 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 291 'getelementptr' 'shift_reg_2_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_31 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 292 'getelementptr' 'shift_reg_3_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_31 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 293 'getelementptr' 'shift_reg_4_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_31 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 294 'getelementptr' 'shift_reg_5_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_31 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 295 'getelementptr' 'shift_reg_6_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_31 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 296 'getelementptr' 'shift_reg_7_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_31 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 297 'getelementptr' 'shift_reg_8_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_31 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 298 'getelementptr' 'shift_reg_9_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_31 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 299 'getelementptr' 'shift_reg_10_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_31 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 300 'getelementptr' 'shift_reg_11_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_31 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 301 'getelementptr' 'shift_reg_12_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_31 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 302 'getelementptr' 'shift_reg_13_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_31 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 303 'getelementptr' 'shift_reg_14_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_31 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 304 'getelementptr' 'shift_reg_15_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_31 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 305 'getelementptr' 'shift_reg_16_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_31 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 306 'getelementptr' 'shift_reg_0_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_31 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_48" [fir.cpp:35]   --->   Operation 307 'getelementptr' 'shift_reg_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %i_1" [fir.cpp:32]   --->   Operation 308 'trunc' 'trunc_ln32' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 309 [1/12] (4.38ns)   --->   "%urem_ln35 = urem i8 %i_1, i8 17" [fir.cpp:35]   --->   Operation 309 'urem' 'urem_ln35' <Predicate = (!tmp)> <Delay = 4.38> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i5 %urem_ln35" [fir.cpp:35]   --->   Operation 310 'trunc' 'trunc_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch815, i5 0, void %branch799, i5 1, void %branch800, i5 2, void %branch801, i5 3, void %branch802, i5 4, void %branch803, i5 5, void %branch804, i5 6, void %branch805, i5 7, void %branch806, i5 8, void %branch807, i5 9, void %branch808, i5 10, void %branch809, i5 11, void %branch810, i5 12, void %branch811, i5 13, void %branch812, i5 14, void %branch813, i5 15, void %branch814" [fir.cpp:35]   --->   Operation 311 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i8 %i_1" [fir.cpp:35]   --->   Operation 312 'trunc' 'trunc_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %i_1, i32 3, i32 6" [fir.cpp:35]   --->   Operation 313 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 314 [1/5] (6.97ns)   --->   "%mul_ln35_17 = mul i129 %zext_ln35_19, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 314 'mul' 'mul_ln35_17' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_17, i32 69, i32 128" [fir.cpp:35]   --->   Operation 315 'partselect' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i60 %tmp_18" [fir.cpp:35]   --->   Operation 316 'zext' 'zext_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_17 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 317 'getelementptr' 'shift_reg_16_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_17 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 318 'getelementptr' 'shift_reg_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_17 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 319 'getelementptr' 'shift_reg_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_17 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 320 'getelementptr' 'shift_reg_2_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_17 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 321 'getelementptr' 'shift_reg_3_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_17 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 322 'getelementptr' 'shift_reg_4_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_17 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 323 'getelementptr' 'shift_reg_5_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_17 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 324 'getelementptr' 'shift_reg_6_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_17 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 325 'getelementptr' 'shift_reg_7_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_17 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 326 'getelementptr' 'shift_reg_8_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_17 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 327 'getelementptr' 'shift_reg_9_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_17 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 328 'getelementptr' 'shift_reg_10_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_17 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 329 'getelementptr' 'shift_reg_11_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_17 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 330 'getelementptr' 'shift_reg_12_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_17 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 331 'getelementptr' 'shift_reg_13_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_17 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 332 'getelementptr' 'shift_reg_14_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_17 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_20" [fir.cpp:35]   --->   Operation 333 'getelementptr' 'shift_reg_15_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch798, i5 0, void %branch782, i5 1, void %branch783, i5 2, void %branch784, i5 3, void %branch785, i5 4, void %branch786, i5 5, void %branch787, i5 6, void %branch788, i5 7, void %branch789, i5 8, void %branch790, i5 9, void %branch791, i5 10, void %branch792, i5 11, void %branch793, i5 12, void %branch794, i5 13, void %branch795, i5 14, void %branch796, i5 15, void %branch797" [fir.cpp:35]   --->   Operation 334 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 335 [1/5] (6.97ns)   --->   "%mul_ln35_18 = mul i129 %zext_ln35_21, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 335 'mul' 'mul_ln35_18' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_18, i32 69, i32 128" [fir.cpp:35]   --->   Operation 336 'partselect' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i60 %tmp_19" [fir.cpp:35]   --->   Operation 337 'zext' 'zext_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_18 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 338 'getelementptr' 'shift_reg_15_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_18 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 339 'getelementptr' 'shift_reg_16_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_18 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 340 'getelementptr' 'shift_reg_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_18 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 341 'getelementptr' 'shift_reg_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_18 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 342 'getelementptr' 'shift_reg_2_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_18 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 343 'getelementptr' 'shift_reg_3_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_18 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 344 'getelementptr' 'shift_reg_4_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_18 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 345 'getelementptr' 'shift_reg_5_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_18 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 346 'getelementptr' 'shift_reg_6_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_18 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 347 'getelementptr' 'shift_reg_7_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_18 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 348 'getelementptr' 'shift_reg_8_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_18 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 349 'getelementptr' 'shift_reg_9_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_18 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 350 'getelementptr' 'shift_reg_10_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_18 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 351 'getelementptr' 'shift_reg_11_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_18 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 352 'getelementptr' 'shift_reg_12_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_18 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 353 'getelementptr' 'shift_reg_13_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_18 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_22" [fir.cpp:35]   --->   Operation 354 'getelementptr' 'shift_reg_14_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch781, i5 0, void %branch765, i5 1, void %branch766, i5 2, void %branch767, i5 3, void %branch768, i5 4, void %branch769, i5 5, void %branch770, i5 6, void %branch771, i5 7, void %branch772, i5 8, void %branch773, i5 9, void %branch774, i5 10, void %branch775, i5 11, void %branch776, i5 12, void %branch777, i5 13, void %branch778, i5 14, void %branch779, i5 15, void %branch780" [fir.cpp:35]   --->   Operation 355 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 356 [1/5] (6.97ns)   --->   "%mul_ln35_19 = mul i129 %zext_ln35_23, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 356 'mul' 'mul_ln35_19' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_19, i32 69, i32 128" [fir.cpp:35]   --->   Operation 357 'partselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i60 %tmp_20" [fir.cpp:35]   --->   Operation 358 'zext' 'zext_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_19 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 359 'getelementptr' 'shift_reg_14_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_19 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 360 'getelementptr' 'shift_reg_15_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_19 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 361 'getelementptr' 'shift_reg_16_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_19 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 362 'getelementptr' 'shift_reg_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_19 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 363 'getelementptr' 'shift_reg_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_19 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 364 'getelementptr' 'shift_reg_2_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_19 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 365 'getelementptr' 'shift_reg_3_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_19 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 366 'getelementptr' 'shift_reg_4_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_19 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 367 'getelementptr' 'shift_reg_5_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_19 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 368 'getelementptr' 'shift_reg_6_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_19 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 369 'getelementptr' 'shift_reg_7_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_19 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 370 'getelementptr' 'shift_reg_8_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_19 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 371 'getelementptr' 'shift_reg_9_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_19 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 372 'getelementptr' 'shift_reg_10_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_19 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 373 'getelementptr' 'shift_reg_11_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_19 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 374 'getelementptr' 'shift_reg_12_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_19 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_24" [fir.cpp:35]   --->   Operation 375 'getelementptr' 'shift_reg_13_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch764, i5 0, void %branch748, i5 1, void %branch749, i5 2, void %branch750, i5 3, void %branch751, i5 4, void %branch752, i5 5, void %branch753, i5 6, void %branch754, i5 7, void %branch755, i5 8, void %branch756, i5 9, void %branch757, i5 10, void %branch758, i5 11, void %branch759, i5 12, void %branch760, i5 13, void %branch761, i5 14, void %branch762, i5 15, void %branch763" [fir.cpp:35]   --->   Operation 376 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 377 [1/1] (1.87ns)   --->   "%add_ln35_3 = add i7 %trunc_ln32, i7 124" [fir.cpp:35]   --->   Operation 377 'add' 'add_ln35_3' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch747, i5 0, void %branch731, i5 1, void %branch732, i5 2, void %branch733, i5 3, void %branch734, i5 4, void %branch735, i5 5, void %branch736, i5 6, void %branch737, i5 7, void %branch738, i5 8, void %branch739, i5 9, void %branch740, i5 10, void %branch741, i5 11, void %branch742, i5 12, void %branch743, i5 13, void %branch744, i5 14, void %branch745, i5 15, void %branch746" [fir.cpp:35]   --->   Operation 378 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 379 [2/2] (2.32ns)   --->   "%shift_reg_11_load_19 = load i3 %shift_reg_11_addr_20" [fir.cpp:35]   --->   Operation 379 'load' 'shift_reg_11_load_19' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 380 [2/2] (2.32ns)   --->   "%shift_reg_10_load_19 = load i3 %shift_reg_10_addr_20" [fir.cpp:35]   --->   Operation 380 'load' 'shift_reg_10_load_19' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 381 [2/2] (2.32ns)   --->   "%shift_reg_9_load_19 = load i3 %shift_reg_9_addr_20" [fir.cpp:35]   --->   Operation 381 'load' 'shift_reg_9_load_19' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 382 [2/2] (2.32ns)   --->   "%shift_reg_8_load_19 = load i3 %shift_reg_8_addr_20" [fir.cpp:35]   --->   Operation 382 'load' 'shift_reg_8_load_19' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 383 [2/2] (2.32ns)   --->   "%shift_reg_7_load_19 = load i3 %shift_reg_7_addr_20" [fir.cpp:35]   --->   Operation 383 'load' 'shift_reg_7_load_19' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 384 [2/2] (2.32ns)   --->   "%shift_reg_6_load_19 = load i3 %shift_reg_6_addr_20" [fir.cpp:35]   --->   Operation 384 'load' 'shift_reg_6_load_19' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 385 [2/2] (2.32ns)   --->   "%shift_reg_5_load_19 = load i3 %shift_reg_5_addr_20" [fir.cpp:35]   --->   Operation 385 'load' 'shift_reg_5_load_19' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 386 [2/2] (2.32ns)   --->   "%shift_reg_4_load_19 = load i3 %shift_reg_4_addr_20" [fir.cpp:35]   --->   Operation 386 'load' 'shift_reg_4_load_19' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 387 [2/2] (2.32ns)   --->   "%shift_reg_3_load_19 = load i3 %shift_reg_3_addr_20" [fir.cpp:35]   --->   Operation 387 'load' 'shift_reg_3_load_19' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 388 [2/2] (2.32ns)   --->   "%shift_reg_2_load_19 = load i3 %shift_reg_2_addr_20" [fir.cpp:35]   --->   Operation 388 'load' 'shift_reg_2_load_19' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 389 [2/2] (2.32ns)   --->   "%shift_reg_1_load_19 = load i3 %shift_reg_1_addr_20" [fir.cpp:35]   --->   Operation 389 'load' 'shift_reg_1_load_19' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 390 [2/2] (2.32ns)   --->   "%shift_reg_0_load_19 = load i3 %shift_reg_0_addr_20" [fir.cpp:35]   --->   Operation 390 'load' 'shift_reg_0_load_19' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 391 [2/2] (2.32ns)   --->   "%shift_reg_16_load_19 = load i3 %shift_reg_16_addr_20" [fir.cpp:35]   --->   Operation 391 'load' 'shift_reg_16_load_19' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 392 [2/2] (2.32ns)   --->   "%shift_reg_15_load_19 = load i3 %shift_reg_15_addr_20" [fir.cpp:35]   --->   Operation 392 'load' 'shift_reg_15_load_19' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 393 [2/2] (2.32ns)   --->   "%shift_reg_14_load_19 = load i3 %shift_reg_14_addr_20" [fir.cpp:35]   --->   Operation 393 'load' 'shift_reg_14_load_19' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 394 [2/2] (2.32ns)   --->   "%shift_reg_13_load_19 = load i3 %shift_reg_13_addr_20" [fir.cpp:35]   --->   Operation 394 'load' 'shift_reg_13_load_19' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 395 [2/2] (2.32ns)   --->   "%shift_reg_12_load_19 = load i3 %shift_reg_12_addr_20" [fir.cpp:35]   --->   Operation 395 'load' 'shift_reg_12_load_19' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%lshr_ln35_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_3, i32 3, i32 6" [fir.cpp:35]   --->   Operation 396 'partselect' 'lshr_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i4 %lshr_ln35_4" [fir.cpp:35]   --->   Operation 397 'zext' 'zext_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_4 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 398 'getelementptr' 'fir_int_int_c_4_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 399 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_4 = load i4 %fir_int_int_c_4_addr_4" [fir.cpp:35]   --->   Operation 399 'load' 'fir_int_int_c_4_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_4 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 400 'getelementptr' 'fir_int_int_c_5_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 401 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_4 = load i4 %fir_int_int_c_5_addr_4" [fir.cpp:35]   --->   Operation 401 'load' 'fir_int_int_c_5_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_4 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 402 'getelementptr' 'fir_int_int_c_6_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 403 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_4 = load i4 %fir_int_int_c_6_addr_4" [fir.cpp:35]   --->   Operation 403 'load' 'fir_int_int_c_6_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_4 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 404 'getelementptr' 'fir_int_int_c_7_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 405 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_4 = load i4 %fir_int_int_c_7_addr_4" [fir.cpp:35]   --->   Operation 405 'load' 'fir_int_int_c_7_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 406 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_4 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 406 'getelementptr' 'fir_int_int_c_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 407 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_4 = load i4 %fir_int_int_c_0_addr_4" [fir.cpp:35]   --->   Operation 407 'load' 'fir_int_int_c_0_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_4 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 408 'getelementptr' 'fir_int_int_c_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 409 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_4 = load i4 %fir_int_int_c_1_addr_4" [fir.cpp:35]   --->   Operation 409 'load' 'fir_int_int_c_1_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 410 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_4 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 410 'getelementptr' 'fir_int_int_c_2_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 411 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_4 = load i4 %fir_int_int_c_2_addr_4" [fir.cpp:35]   --->   Operation 411 'load' 'fir_int_int_c_2_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_4 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_5" [fir.cpp:35]   --->   Operation 412 'getelementptr' 'fir_int_int_c_3_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 413 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_4 = load i4 %fir_int_int_c_3_addr_4" [fir.cpp:35]   --->   Operation 413 'load' 'fir_int_int_c_3_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 414 [1/1] (1.87ns)   --->   "%add_ln35_4 = add i7 %trunc_ln32, i7 123" [fir.cpp:35]   --->   Operation 414 'add' 'add_ln35_4' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch730, i5 0, void %branch714, i5 1, void %branch715, i5 2, void %branch716, i5 3, void %branch717, i5 4, void %branch718, i5 5, void %branch719, i5 6, void %branch720, i5 7, void %branch721, i5 8, void %branch722, i5 9, void %branch723, i5 10, void %branch724, i5 11, void %branch725, i5 12, void %branch726, i5 13, void %branch727, i5 14, void %branch728, i5 15, void %branch729" [fir.cpp:35]   --->   Operation 415 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 416 [2/2] (2.32ns)   --->   "%shift_reg_10_load_20 = load i3 %shift_reg_10_addr_21" [fir.cpp:35]   --->   Operation 416 'load' 'shift_reg_10_load_20' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 417 [2/2] (2.32ns)   --->   "%shift_reg_9_load_20 = load i3 %shift_reg_9_addr_21" [fir.cpp:35]   --->   Operation 417 'load' 'shift_reg_9_load_20' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 418 [2/2] (2.32ns)   --->   "%shift_reg_8_load_20 = load i3 %shift_reg_8_addr_21" [fir.cpp:35]   --->   Operation 418 'load' 'shift_reg_8_load_20' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 419 [2/2] (2.32ns)   --->   "%shift_reg_7_load_20 = load i3 %shift_reg_7_addr_21" [fir.cpp:35]   --->   Operation 419 'load' 'shift_reg_7_load_20' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 420 [2/2] (2.32ns)   --->   "%shift_reg_6_load_20 = load i3 %shift_reg_6_addr_21" [fir.cpp:35]   --->   Operation 420 'load' 'shift_reg_6_load_20' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 421 [2/2] (2.32ns)   --->   "%shift_reg_5_load_20 = load i3 %shift_reg_5_addr_21" [fir.cpp:35]   --->   Operation 421 'load' 'shift_reg_5_load_20' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 422 [2/2] (2.32ns)   --->   "%shift_reg_4_load_20 = load i3 %shift_reg_4_addr_21" [fir.cpp:35]   --->   Operation 422 'load' 'shift_reg_4_load_20' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 423 [2/2] (2.32ns)   --->   "%shift_reg_3_load_20 = load i3 %shift_reg_3_addr_21" [fir.cpp:35]   --->   Operation 423 'load' 'shift_reg_3_load_20' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 424 [2/2] (2.32ns)   --->   "%shift_reg_2_load_20 = load i3 %shift_reg_2_addr_21" [fir.cpp:35]   --->   Operation 424 'load' 'shift_reg_2_load_20' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 425 [2/2] (2.32ns)   --->   "%shift_reg_1_load_20 = load i3 %shift_reg_1_addr_21" [fir.cpp:35]   --->   Operation 425 'load' 'shift_reg_1_load_20' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 426 [2/2] (2.32ns)   --->   "%shift_reg_0_load_20 = load i3 %shift_reg_0_addr_21" [fir.cpp:35]   --->   Operation 426 'load' 'shift_reg_0_load_20' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 427 [2/2] (2.32ns)   --->   "%shift_reg_16_load_20 = load i3 %shift_reg_16_addr_21" [fir.cpp:35]   --->   Operation 427 'load' 'shift_reg_16_load_20' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 428 [2/2] (2.32ns)   --->   "%shift_reg_15_load_20 = load i3 %shift_reg_15_addr_21" [fir.cpp:35]   --->   Operation 428 'load' 'shift_reg_15_load_20' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 429 [2/2] (2.32ns)   --->   "%shift_reg_14_load_20 = load i3 %shift_reg_14_addr_21" [fir.cpp:35]   --->   Operation 429 'load' 'shift_reg_14_load_20' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 430 [2/2] (2.32ns)   --->   "%shift_reg_13_load_20 = load i3 %shift_reg_13_addr_21" [fir.cpp:35]   --->   Operation 430 'load' 'shift_reg_13_load_20' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 431 [2/2] (2.32ns)   --->   "%shift_reg_12_load_20 = load i3 %shift_reg_12_addr_21" [fir.cpp:35]   --->   Operation 431 'load' 'shift_reg_12_load_20' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 432 [2/2] (2.32ns)   --->   "%shift_reg_11_load_20 = load i3 %shift_reg_11_addr_21" [fir.cpp:35]   --->   Operation 432 'load' 'shift_reg_11_load_20' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%lshr_ln35_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_4, i32 3, i32 6" [fir.cpp:35]   --->   Operation 433 'partselect' 'lshr_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i4 %lshr_ln35_5" [fir.cpp:35]   --->   Operation 434 'zext' 'zext_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_5 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 435 'getelementptr' 'fir_int_int_c_3_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 436 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_5 = load i4 %fir_int_int_c_3_addr_5" [fir.cpp:35]   --->   Operation 436 'load' 'fir_int_int_c_3_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_5 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 437 'getelementptr' 'fir_int_int_c_4_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 438 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_5 = load i4 %fir_int_int_c_4_addr_5" [fir.cpp:35]   --->   Operation 438 'load' 'fir_int_int_c_4_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 439 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_5 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 439 'getelementptr' 'fir_int_int_c_5_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 440 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_5 = load i4 %fir_int_int_c_5_addr_5" [fir.cpp:35]   --->   Operation 440 'load' 'fir_int_int_c_5_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_5 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 441 'getelementptr' 'fir_int_int_c_6_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 442 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_5 = load i4 %fir_int_int_c_6_addr_5" [fir.cpp:35]   --->   Operation 442 'load' 'fir_int_int_c_6_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_5 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 443 'getelementptr' 'fir_int_int_c_7_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 444 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_5 = load i4 %fir_int_int_c_7_addr_5" [fir.cpp:35]   --->   Operation 444 'load' 'fir_int_int_c_7_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 445 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_5 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 445 'getelementptr' 'fir_int_int_c_0_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 446 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_5 = load i4 %fir_int_int_c_0_addr_5" [fir.cpp:35]   --->   Operation 446 'load' 'fir_int_int_c_0_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_5 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 447 'getelementptr' 'fir_int_int_c_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 448 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_5 = load i4 %fir_int_int_c_1_addr_5" [fir.cpp:35]   --->   Operation 448 'load' 'fir_int_int_c_1_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_5 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_6" [fir.cpp:35]   --->   Operation 449 'getelementptr' 'fir_int_int_c_2_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 450 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_5 = load i4 %fir_int_int_c_2_addr_5" [fir.cpp:35]   --->   Operation 450 'load' 'fir_int_int_c_2_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 451 [1/1] (1.87ns)   --->   "%add_ln35_5 = add i7 %trunc_ln32, i7 122" [fir.cpp:35]   --->   Operation 451 'add' 'add_ln35_5' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch713, i5 0, void %branch697, i5 1, void %branch698, i5 2, void %branch699, i5 3, void %branch700, i5 4, void %branch701, i5 5, void %branch702, i5 6, void %branch703, i5 7, void %branch704, i5 8, void %branch705, i5 9, void %branch706, i5 10, void %branch707, i5 11, void %branch708, i5 12, void %branch709, i5 13, void %branch710, i5 14, void %branch711, i5 15, void %branch712" [fir.cpp:35]   --->   Operation 452 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 453 [2/2] (2.32ns)   --->   "%shift_reg_9_load_21 = load i3 %shift_reg_9_addr_22" [fir.cpp:35]   --->   Operation 453 'load' 'shift_reg_9_load_21' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 454 [2/2] (2.32ns)   --->   "%shift_reg_8_load_21 = load i3 %shift_reg_8_addr_22" [fir.cpp:35]   --->   Operation 454 'load' 'shift_reg_8_load_21' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 455 [2/2] (2.32ns)   --->   "%shift_reg_7_load_21 = load i3 %shift_reg_7_addr_22" [fir.cpp:35]   --->   Operation 455 'load' 'shift_reg_7_load_21' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 456 [2/2] (2.32ns)   --->   "%shift_reg_6_load_21 = load i3 %shift_reg_6_addr_22" [fir.cpp:35]   --->   Operation 456 'load' 'shift_reg_6_load_21' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 457 [2/2] (2.32ns)   --->   "%shift_reg_5_load_21 = load i3 %shift_reg_5_addr_22" [fir.cpp:35]   --->   Operation 457 'load' 'shift_reg_5_load_21' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 458 [2/2] (2.32ns)   --->   "%shift_reg_4_load_21 = load i3 %shift_reg_4_addr_22" [fir.cpp:35]   --->   Operation 458 'load' 'shift_reg_4_load_21' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 459 [2/2] (2.32ns)   --->   "%shift_reg_3_load_21 = load i3 %shift_reg_3_addr_22" [fir.cpp:35]   --->   Operation 459 'load' 'shift_reg_3_load_21' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 460 [2/2] (2.32ns)   --->   "%shift_reg_2_load_21 = load i3 %shift_reg_2_addr_22" [fir.cpp:35]   --->   Operation 460 'load' 'shift_reg_2_load_21' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 461 [2/2] (2.32ns)   --->   "%shift_reg_1_load_21 = load i3 %shift_reg_1_addr_22" [fir.cpp:35]   --->   Operation 461 'load' 'shift_reg_1_load_21' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 462 [2/2] (2.32ns)   --->   "%shift_reg_0_load_21 = load i3 %shift_reg_0_addr_22" [fir.cpp:35]   --->   Operation 462 'load' 'shift_reg_0_load_21' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 463 [2/2] (2.32ns)   --->   "%shift_reg_16_load_21 = load i3 %shift_reg_16_addr_22" [fir.cpp:35]   --->   Operation 463 'load' 'shift_reg_16_load_21' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 464 [2/2] (2.32ns)   --->   "%shift_reg_15_load_21 = load i3 %shift_reg_15_addr_22" [fir.cpp:35]   --->   Operation 464 'load' 'shift_reg_15_load_21' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 465 [2/2] (2.32ns)   --->   "%shift_reg_14_load_21 = load i3 %shift_reg_14_addr_22" [fir.cpp:35]   --->   Operation 465 'load' 'shift_reg_14_load_21' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 466 [2/2] (2.32ns)   --->   "%shift_reg_13_load_21 = load i3 %shift_reg_13_addr_22" [fir.cpp:35]   --->   Operation 466 'load' 'shift_reg_13_load_21' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 467 [2/2] (2.32ns)   --->   "%shift_reg_12_load_21 = load i3 %shift_reg_12_addr_22" [fir.cpp:35]   --->   Operation 467 'load' 'shift_reg_12_load_21' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 468 [2/2] (2.32ns)   --->   "%shift_reg_11_load_21 = load i3 %shift_reg_11_addr_22" [fir.cpp:35]   --->   Operation 468 'load' 'shift_reg_11_load_21' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 469 [2/2] (2.32ns)   --->   "%shift_reg_10_load_21 = load i3 %shift_reg_10_addr_22" [fir.cpp:35]   --->   Operation 469 'load' 'shift_reg_10_load_21' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%lshr_ln35_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_5, i32 3, i32 6" [fir.cpp:35]   --->   Operation 470 'partselect' 'lshr_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i4 %lshr_ln35_6" [fir.cpp:35]   --->   Operation 471 'zext' 'zext_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 472 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_6 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 472 'getelementptr' 'fir_int_int_c_2_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 473 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_6 = load i4 %fir_int_int_c_2_addr_6" [fir.cpp:35]   --->   Operation 473 'load' 'fir_int_int_c_2_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_6 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 474 'getelementptr' 'fir_int_int_c_3_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 475 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_6 = load i4 %fir_int_int_c_3_addr_6" [fir.cpp:35]   --->   Operation 475 'load' 'fir_int_int_c_3_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_6 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 476 'getelementptr' 'fir_int_int_c_4_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 477 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_6 = load i4 %fir_int_int_c_4_addr_6" [fir.cpp:35]   --->   Operation 477 'load' 'fir_int_int_c_4_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 478 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_6 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 478 'getelementptr' 'fir_int_int_c_5_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 479 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_6 = load i4 %fir_int_int_c_5_addr_6" [fir.cpp:35]   --->   Operation 479 'load' 'fir_int_int_c_5_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 480 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_6 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 480 'getelementptr' 'fir_int_int_c_6_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 481 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_6 = load i4 %fir_int_int_c_6_addr_6" [fir.cpp:35]   --->   Operation 481 'load' 'fir_int_int_c_6_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_6 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 482 'getelementptr' 'fir_int_int_c_7_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 483 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_6 = load i4 %fir_int_int_c_7_addr_6" [fir.cpp:35]   --->   Operation 483 'load' 'fir_int_int_c_7_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_6 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 484 'getelementptr' 'fir_int_int_c_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 485 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_6 = load i4 %fir_int_int_c_0_addr_6" [fir.cpp:35]   --->   Operation 485 'load' 'fir_int_int_c_0_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 486 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_6 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_7" [fir.cpp:35]   --->   Operation 486 'getelementptr' 'fir_int_int_c_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 487 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_6 = load i4 %fir_int_int_c_1_addr_6" [fir.cpp:35]   --->   Operation 487 'load' 'fir_int_int_c_1_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 488 [1/1] (1.87ns)   --->   "%add_ln35_6 = add i7 %trunc_ln32, i7 121" [fir.cpp:35]   --->   Operation 488 'add' 'add_ln35_6' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch696, i5 0, void %branch680, i5 1, void %branch681, i5 2, void %branch682, i5 3, void %branch683, i5 4, void %branch684, i5 5, void %branch685, i5 6, void %branch686, i5 7, void %branch687, i5 8, void %branch688, i5 9, void %branch689, i5 10, void %branch690, i5 11, void %branch691, i5 12, void %branch692, i5 13, void %branch693, i5 14, void %branch694, i5 15, void %branch695" [fir.cpp:35]   --->   Operation 489 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 490 [2/2] (2.32ns)   --->   "%shift_reg_8_load_22 = load i3 %shift_reg_8_addr_23" [fir.cpp:35]   --->   Operation 490 'load' 'shift_reg_8_load_22' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 491 [2/2] (2.32ns)   --->   "%shift_reg_7_load_22 = load i3 %shift_reg_7_addr_23" [fir.cpp:35]   --->   Operation 491 'load' 'shift_reg_7_load_22' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 492 [2/2] (2.32ns)   --->   "%shift_reg_6_load_22 = load i3 %shift_reg_6_addr_23" [fir.cpp:35]   --->   Operation 492 'load' 'shift_reg_6_load_22' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 493 [2/2] (2.32ns)   --->   "%shift_reg_5_load_22 = load i3 %shift_reg_5_addr_23" [fir.cpp:35]   --->   Operation 493 'load' 'shift_reg_5_load_22' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 494 [2/2] (2.32ns)   --->   "%shift_reg_4_load_22 = load i3 %shift_reg_4_addr_23" [fir.cpp:35]   --->   Operation 494 'load' 'shift_reg_4_load_22' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 495 [2/2] (2.32ns)   --->   "%shift_reg_3_load_22 = load i3 %shift_reg_3_addr_23" [fir.cpp:35]   --->   Operation 495 'load' 'shift_reg_3_load_22' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 496 [2/2] (2.32ns)   --->   "%shift_reg_2_load_22 = load i3 %shift_reg_2_addr_23" [fir.cpp:35]   --->   Operation 496 'load' 'shift_reg_2_load_22' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 497 [2/2] (2.32ns)   --->   "%shift_reg_1_load_22 = load i3 %shift_reg_1_addr_23" [fir.cpp:35]   --->   Operation 497 'load' 'shift_reg_1_load_22' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 498 [2/2] (2.32ns)   --->   "%shift_reg_0_load_22 = load i3 %shift_reg_0_addr_23" [fir.cpp:35]   --->   Operation 498 'load' 'shift_reg_0_load_22' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 499 [2/2] (2.32ns)   --->   "%shift_reg_16_load_22 = load i3 %shift_reg_16_addr_23" [fir.cpp:35]   --->   Operation 499 'load' 'shift_reg_16_load_22' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 500 [2/2] (2.32ns)   --->   "%shift_reg_15_load_22 = load i3 %shift_reg_15_addr_23" [fir.cpp:35]   --->   Operation 500 'load' 'shift_reg_15_load_22' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 501 [2/2] (2.32ns)   --->   "%shift_reg_14_load_22 = load i3 %shift_reg_14_addr_23" [fir.cpp:35]   --->   Operation 501 'load' 'shift_reg_14_load_22' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 502 [2/2] (2.32ns)   --->   "%shift_reg_13_load_22 = load i3 %shift_reg_13_addr_23" [fir.cpp:35]   --->   Operation 502 'load' 'shift_reg_13_load_22' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 503 [2/2] (2.32ns)   --->   "%shift_reg_12_load_22 = load i3 %shift_reg_12_addr_23" [fir.cpp:35]   --->   Operation 503 'load' 'shift_reg_12_load_22' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 504 [2/2] (2.32ns)   --->   "%shift_reg_11_load_22 = load i3 %shift_reg_11_addr_23" [fir.cpp:35]   --->   Operation 504 'load' 'shift_reg_11_load_22' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 505 [2/2] (2.32ns)   --->   "%shift_reg_10_load_22 = load i3 %shift_reg_10_addr_23" [fir.cpp:35]   --->   Operation 505 'load' 'shift_reg_10_load_22' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 506 [2/2] (2.32ns)   --->   "%shift_reg_9_load_22 = load i3 %shift_reg_9_addr_23" [fir.cpp:35]   --->   Operation 506 'load' 'shift_reg_9_load_22' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 507 [1/1] (0.00ns)   --->   "%lshr_ln35_7 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_6, i32 3, i32 6" [fir.cpp:35]   --->   Operation 507 'partselect' 'lshr_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i4 %lshr_ln35_7" [fir.cpp:35]   --->   Operation 508 'zext' 'zext_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 509 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_7 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 509 'getelementptr' 'fir_int_int_c_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 510 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_7 = load i4 %fir_int_int_c_1_addr_7" [fir.cpp:35]   --->   Operation 510 'load' 'fir_int_int_c_1_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 511 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_7 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 511 'getelementptr' 'fir_int_int_c_2_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 512 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_7 = load i4 %fir_int_int_c_2_addr_7" [fir.cpp:35]   --->   Operation 512 'load' 'fir_int_int_c_2_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 513 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_7 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 513 'getelementptr' 'fir_int_int_c_3_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 514 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_7 = load i4 %fir_int_int_c_3_addr_7" [fir.cpp:35]   --->   Operation 514 'load' 'fir_int_int_c_3_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 515 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_7 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 515 'getelementptr' 'fir_int_int_c_4_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 516 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_7 = load i4 %fir_int_int_c_4_addr_7" [fir.cpp:35]   --->   Operation 516 'load' 'fir_int_int_c_4_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 517 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_7 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 517 'getelementptr' 'fir_int_int_c_5_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 518 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_7 = load i4 %fir_int_int_c_5_addr_7" [fir.cpp:35]   --->   Operation 518 'load' 'fir_int_int_c_5_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 519 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_7 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 519 'getelementptr' 'fir_int_int_c_6_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 520 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_7 = load i4 %fir_int_int_c_6_addr_7" [fir.cpp:35]   --->   Operation 520 'load' 'fir_int_int_c_6_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 521 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_7 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 521 'getelementptr' 'fir_int_int_c_7_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 522 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_7 = load i4 %fir_int_int_c_7_addr_7" [fir.cpp:35]   --->   Operation 522 'load' 'fir_int_int_c_7_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 523 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_7 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_8" [fir.cpp:35]   --->   Operation 523 'getelementptr' 'fir_int_int_c_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 524 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_7 = load i4 %fir_int_int_c_0_addr_7" [fir.cpp:35]   --->   Operation 524 'load' 'fir_int_int_c_0_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 525 [1/5] (6.97ns)   --->   "%mul_ln35_24 = mul i129 %zext_ln35_33, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 525 'mul' 'mul_ln35_24' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_24, i32 69, i32 128" [fir.cpp:35]   --->   Operation 526 'partselect' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i60 %tmp_25" [fir.cpp:35]   --->   Operation 527 'zext' 'zext_ln35_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 528 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_24 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 528 'getelementptr' 'shift_reg_9_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 529 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_24 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 529 'getelementptr' 'shift_reg_10_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_24 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 530 'getelementptr' 'shift_reg_11_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_24 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 531 'getelementptr' 'shift_reg_12_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_24 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 532 'getelementptr' 'shift_reg_13_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_24 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 533 'getelementptr' 'shift_reg_14_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_24 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 534 'getelementptr' 'shift_reg_15_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 535 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_24 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 535 'getelementptr' 'shift_reg_16_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_24 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 536 'getelementptr' 'shift_reg_0_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_24 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 537 'getelementptr' 'shift_reg_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_24 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 538 'getelementptr' 'shift_reg_2_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_24 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 539 'getelementptr' 'shift_reg_3_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_24 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 540 'getelementptr' 'shift_reg_4_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_24 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 541 'getelementptr' 'shift_reg_5_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 542 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_24 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 542 'getelementptr' 'shift_reg_6_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 543 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_24 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 543 'getelementptr' 'shift_reg_7_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 544 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_24 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_34" [fir.cpp:35]   --->   Operation 544 'getelementptr' 'shift_reg_8_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 545 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch679, i5 0, void %branch663, i5 1, void %branch664, i5 2, void %branch665, i5 3, void %branch666, i5 4, void %branch667, i5 5, void %branch668, i5 6, void %branch669, i5 7, void %branch670, i5 8, void %branch671, i5 9, void %branch672, i5 10, void %branch673, i5 11, void %branch674, i5 12, void %branch675, i5 13, void %branch676, i5 14, void %branch677, i5 15, void %branch678" [fir.cpp:35]   --->   Operation 545 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 546 [1/5] (6.97ns)   --->   "%mul_ln35_25 = mul i129 %zext_ln35_35, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 546 'mul' 'mul_ln35_25' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_25, i32 69, i32 128" [fir.cpp:35]   --->   Operation 547 'partselect' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i60 %tmp_26" [fir.cpp:35]   --->   Operation 548 'zext' 'zext_ln35_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 549 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_25 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 549 'getelementptr' 'shift_reg_8_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 550 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_25 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 550 'getelementptr' 'shift_reg_9_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 551 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_25 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 551 'getelementptr' 'shift_reg_10_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 552 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_25 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 552 'getelementptr' 'shift_reg_11_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 553 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_25 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 553 'getelementptr' 'shift_reg_12_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 554 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_25 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 554 'getelementptr' 'shift_reg_13_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 555 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_25 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 555 'getelementptr' 'shift_reg_14_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 556 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_25 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 556 'getelementptr' 'shift_reg_15_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 557 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_25 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 557 'getelementptr' 'shift_reg_16_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 558 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_25 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 558 'getelementptr' 'shift_reg_0_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 559 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_25 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 559 'getelementptr' 'shift_reg_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 560 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_25 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 560 'getelementptr' 'shift_reg_2_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 561 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_25 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 561 'getelementptr' 'shift_reg_3_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 562 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_25 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 562 'getelementptr' 'shift_reg_4_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 563 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_25 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 563 'getelementptr' 'shift_reg_5_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 564 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_25 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 564 'getelementptr' 'shift_reg_6_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 565 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_25 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_36" [fir.cpp:35]   --->   Operation 565 'getelementptr' 'shift_reg_7_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 566 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch662, i5 0, void %branch646, i5 1, void %branch647, i5 2, void %branch648, i5 3, void %branch649, i5 4, void %branch650, i5 5, void %branch651, i5 6, void %branch652, i5 7, void %branch653, i5 8, void %branch654, i5 9, void %branch655, i5 10, void %branch656, i5 11, void %branch657, i5 12, void %branch658, i5 13, void %branch659, i5 14, void %branch660, i5 15, void %branch661" [fir.cpp:35]   --->   Operation 566 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 567 [1/5] (6.97ns)   --->   "%mul_ln35_26 = mul i129 %zext_ln35_37, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 567 'mul' 'mul_ln35_26' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_26, i32 69, i32 128" [fir.cpp:35]   --->   Operation 568 'partselect' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i60 %tmp_27" [fir.cpp:35]   --->   Operation 569 'zext' 'zext_ln35_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 570 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_26 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 570 'getelementptr' 'shift_reg_7_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 571 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_26 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 571 'getelementptr' 'shift_reg_8_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_26 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 572 'getelementptr' 'shift_reg_9_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_26 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 573 'getelementptr' 'shift_reg_10_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_26 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 574 'getelementptr' 'shift_reg_11_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 575 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_26 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 575 'getelementptr' 'shift_reg_12_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_26 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 576 'getelementptr' 'shift_reg_13_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_26 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 577 'getelementptr' 'shift_reg_14_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_26 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 578 'getelementptr' 'shift_reg_15_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_26 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 579 'getelementptr' 'shift_reg_16_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_26 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 580 'getelementptr' 'shift_reg_0_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_26 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 581 'getelementptr' 'shift_reg_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_26 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 582 'getelementptr' 'shift_reg_2_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_26 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 583 'getelementptr' 'shift_reg_3_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_26 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 584 'getelementptr' 'shift_reg_4_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_26 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 585 'getelementptr' 'shift_reg_5_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_26 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_38" [fir.cpp:35]   --->   Operation 586 'getelementptr' 'shift_reg_6_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch645, i5 0, void %branch629, i5 1, void %branch630, i5 2, void %branch631, i5 3, void %branch632, i5 4, void %branch633, i5 5, void %branch634, i5 6, void %branch635, i5 7, void %branch636, i5 8, void %branch637, i5 9, void %branch638, i5 10, void %branch639, i5 11, void %branch640, i5 12, void %branch641, i5 13, void %branch642, i5 14, void %branch643, i5 15, void %branch644" [fir.cpp:35]   --->   Operation 587 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 588 [1/5] (6.97ns)   --->   "%mul_ln35_27 = mul i129 %zext_ln35_39, i129 34723282962276803042" [fir.cpp:35]   --->   Operation 588 'mul' 'mul_ln35_27' <Predicate = (!tmp)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln35_27, i32 69, i32 128" [fir.cpp:35]   --->   Operation 589 'partselect' 'tmp_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i60 %tmp_28" [fir.cpp:35]   --->   Operation 590 'zext' 'zext_ln35_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 591 [1/1] (0.00ns)   --->   "%shift_reg_6_addr_27 = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 591 'getelementptr' 'shift_reg_6_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 592 [1/1] (0.00ns)   --->   "%shift_reg_7_addr_27 = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 592 'getelementptr' 'shift_reg_7_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 593 [1/1] (0.00ns)   --->   "%shift_reg_8_addr_27 = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 593 'getelementptr' 'shift_reg_8_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%shift_reg_9_addr_27 = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 594 'getelementptr' 'shift_reg_9_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%shift_reg_10_addr_27 = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 595 'getelementptr' 'shift_reg_10_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (0.00ns)   --->   "%shift_reg_11_addr_27 = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 596 'getelementptr' 'shift_reg_11_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 597 [1/1] (0.00ns)   --->   "%shift_reg_12_addr_27 = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 597 'getelementptr' 'shift_reg_12_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 598 [1/1] (0.00ns)   --->   "%shift_reg_13_addr_27 = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 598 'getelementptr' 'shift_reg_13_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 599 [1/1] (0.00ns)   --->   "%shift_reg_14_addr_27 = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 599 'getelementptr' 'shift_reg_14_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns)   --->   "%shift_reg_15_addr_27 = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 600 'getelementptr' 'shift_reg_15_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns)   --->   "%shift_reg_16_addr_27 = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 601 'getelementptr' 'shift_reg_16_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_27 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 602 'getelementptr' 'shift_reg_0_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_27 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 603 'getelementptr' 'shift_reg_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns)   --->   "%shift_reg_2_addr_27 = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 604 'getelementptr' 'shift_reg_2_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns)   --->   "%shift_reg_3_addr_27 = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 605 'getelementptr' 'shift_reg_3_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%shift_reg_4_addr_27 = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 606 'getelementptr' 'shift_reg_4_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.00ns)   --->   "%shift_reg_5_addr_27 = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_40" [fir.cpp:35]   --->   Operation 607 'getelementptr' 'shift_reg_5_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 608 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch628, i5 0, void %branch612, i5 1, void %branch613, i5 2, void %branch614, i5 3, void %branch615, i5 4, void %branch616, i5 5, void %branch617, i5 6, void %branch618, i5 7, void %branch619, i5 8, void %branch620, i5 9, void %branch621, i5 10, void %branch622, i5 11, void %branch623, i5 12, void %branch624, i5 13, void %branch625, i5 14, void %branch626, i5 15, void %branch627" [fir.cpp:35]   --->   Operation 608 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 609 [1/1] (1.87ns)   --->   "%add_ln35_11 = add i7 %trunc_ln32, i7 116" [fir.cpp:35]   --->   Operation 609 'add' 'add_ln35_11' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch611, i5 0, void %branch595, i5 1, void %branch596, i5 2, void %branch597, i5 3, void %branch598, i5 4, void %branch599, i5 5, void %branch600, i5 6, void %branch601, i5 7, void %branch602, i5 8, void %branch603, i5 9, void %branch604, i5 10, void %branch605, i5 11, void %branch606, i5 12, void %branch607, i5 13, void %branch608, i5 14, void %branch609, i5 15, void %branch610" [fir.cpp:35]   --->   Operation 610 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 611 [2/2] (2.32ns)   --->   "%shift_reg_3_load_27 = load i3 %shift_reg_3_addr_28" [fir.cpp:35]   --->   Operation 611 'load' 'shift_reg_3_load_27' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 612 [2/2] (2.32ns)   --->   "%shift_reg_2_load_27 = load i3 %shift_reg_2_addr_28" [fir.cpp:35]   --->   Operation 612 'load' 'shift_reg_2_load_27' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 613 [2/2] (2.32ns)   --->   "%shift_reg_1_load_27 = load i3 %shift_reg_1_addr_28" [fir.cpp:35]   --->   Operation 613 'load' 'shift_reg_1_load_27' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 614 [2/2] (2.32ns)   --->   "%shift_reg_0_load_27 = load i3 %shift_reg_0_addr_28" [fir.cpp:35]   --->   Operation 614 'load' 'shift_reg_0_load_27' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 615 [2/2] (2.32ns)   --->   "%shift_reg_16_load_27 = load i3 %shift_reg_16_addr_28" [fir.cpp:35]   --->   Operation 615 'load' 'shift_reg_16_load_27' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 616 [2/2] (2.32ns)   --->   "%shift_reg_15_load_27 = load i3 %shift_reg_15_addr_28" [fir.cpp:35]   --->   Operation 616 'load' 'shift_reg_15_load_27' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 617 [2/2] (2.32ns)   --->   "%shift_reg_14_load_27 = load i3 %shift_reg_14_addr_28" [fir.cpp:35]   --->   Operation 617 'load' 'shift_reg_14_load_27' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 618 [2/2] (2.32ns)   --->   "%shift_reg_13_load_27 = load i3 %shift_reg_13_addr_28" [fir.cpp:35]   --->   Operation 618 'load' 'shift_reg_13_load_27' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 619 [2/2] (2.32ns)   --->   "%shift_reg_12_load_27 = load i3 %shift_reg_12_addr_28" [fir.cpp:35]   --->   Operation 619 'load' 'shift_reg_12_load_27' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 620 [2/2] (2.32ns)   --->   "%shift_reg_11_load_27 = load i3 %shift_reg_11_addr_28" [fir.cpp:35]   --->   Operation 620 'load' 'shift_reg_11_load_27' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 621 [2/2] (2.32ns)   --->   "%shift_reg_10_load_27 = load i3 %shift_reg_10_addr_28" [fir.cpp:35]   --->   Operation 621 'load' 'shift_reg_10_load_27' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 622 [2/2] (2.32ns)   --->   "%shift_reg_9_load_27 = load i3 %shift_reg_9_addr_28" [fir.cpp:35]   --->   Operation 622 'load' 'shift_reg_9_load_27' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 623 [2/2] (2.32ns)   --->   "%shift_reg_8_load_27 = load i3 %shift_reg_8_addr_28" [fir.cpp:35]   --->   Operation 623 'load' 'shift_reg_8_load_27' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 624 [2/2] (2.32ns)   --->   "%shift_reg_7_load_27 = load i3 %shift_reg_7_addr_28" [fir.cpp:35]   --->   Operation 624 'load' 'shift_reg_7_load_27' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 625 [2/2] (2.32ns)   --->   "%shift_reg_6_load_27 = load i3 %shift_reg_6_addr_28" [fir.cpp:35]   --->   Operation 625 'load' 'shift_reg_6_load_27' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 626 [2/2] (2.32ns)   --->   "%shift_reg_5_load_27 = load i3 %shift_reg_5_addr_28" [fir.cpp:35]   --->   Operation 626 'load' 'shift_reg_5_load_27' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 627 [2/2] (2.32ns)   --->   "%shift_reg_4_load_27 = load i3 %shift_reg_4_addr_28" [fir.cpp:35]   --->   Operation 627 'load' 'shift_reg_4_load_27' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 628 [1/1] (0.00ns)   --->   "%lshr_ln35_11 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_11, i32 3, i32 6" [fir.cpp:35]   --->   Operation 628 'partselect' 'lshr_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i4 %lshr_ln35_11" [fir.cpp:35]   --->   Operation 629 'zext' 'zext_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_12 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 630 'getelementptr' 'fir_int_int_c_4_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 631 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_12 = load i4 %fir_int_int_c_4_addr_12" [fir.cpp:35]   --->   Operation 631 'load' 'fir_int_int_c_4_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_12 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 632 'getelementptr' 'fir_int_int_c_5_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 633 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_12 = load i4 %fir_int_int_c_5_addr_12" [fir.cpp:35]   --->   Operation 633 'load' 'fir_int_int_c_5_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_12 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 634 'getelementptr' 'fir_int_int_c_6_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 635 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_12 = load i4 %fir_int_int_c_6_addr_12" [fir.cpp:35]   --->   Operation 635 'load' 'fir_int_int_c_6_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_12 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 636 'getelementptr' 'fir_int_int_c_7_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 637 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_12 = load i4 %fir_int_int_c_7_addr_12" [fir.cpp:35]   --->   Operation 637 'load' 'fir_int_int_c_7_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_12 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 638 'getelementptr' 'fir_int_int_c_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 639 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_12 = load i4 %fir_int_int_c_0_addr_12" [fir.cpp:35]   --->   Operation 639 'load' 'fir_int_int_c_0_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 640 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_12 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 640 'getelementptr' 'fir_int_int_c_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 641 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_12 = load i4 %fir_int_int_c_1_addr_12" [fir.cpp:35]   --->   Operation 641 'load' 'fir_int_int_c_1_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 642 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_12 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 642 'getelementptr' 'fir_int_int_c_2_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 643 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_12 = load i4 %fir_int_int_c_2_addr_12" [fir.cpp:35]   --->   Operation 643 'load' 'fir_int_int_c_2_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 644 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_12 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_13" [fir.cpp:35]   --->   Operation 644 'getelementptr' 'fir_int_int_c_3_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 645 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_12 = load i4 %fir_int_int_c_3_addr_12" [fir.cpp:35]   --->   Operation 645 'load' 'fir_int_int_c_3_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 646 [1/1] (1.87ns)   --->   "%add_ln35_12 = add i7 %trunc_ln32, i7 115" [fir.cpp:35]   --->   Operation 646 'add' 'add_ln35_12' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 647 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch594, i5 0, void %branch578, i5 1, void %branch579, i5 2, void %branch580, i5 3, void %branch581, i5 4, void %branch582, i5 5, void %branch583, i5 6, void %branch584, i5 7, void %branch585, i5 8, void %branch586, i5 9, void %branch587, i5 10, void %branch588, i5 11, void %branch589, i5 12, void %branch590, i5 13, void %branch591, i5 14, void %branch592, i5 15, void %branch593" [fir.cpp:35]   --->   Operation 647 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 648 [2/2] (2.32ns)   --->   "%shift_reg_2_load_28 = load i3 %shift_reg_2_addr_29" [fir.cpp:35]   --->   Operation 648 'load' 'shift_reg_2_load_28' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 649 [2/2] (2.32ns)   --->   "%shift_reg_1_load_28 = load i3 %shift_reg_1_addr_29" [fir.cpp:35]   --->   Operation 649 'load' 'shift_reg_1_load_28' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 650 [2/2] (2.32ns)   --->   "%shift_reg_0_load_28 = load i3 %shift_reg_0_addr_29" [fir.cpp:35]   --->   Operation 650 'load' 'shift_reg_0_load_28' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 651 [2/2] (2.32ns)   --->   "%shift_reg_16_load_28 = load i3 %shift_reg_16_addr_29" [fir.cpp:35]   --->   Operation 651 'load' 'shift_reg_16_load_28' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 652 [2/2] (2.32ns)   --->   "%shift_reg_15_load_28 = load i3 %shift_reg_15_addr_29" [fir.cpp:35]   --->   Operation 652 'load' 'shift_reg_15_load_28' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 653 [2/2] (2.32ns)   --->   "%shift_reg_14_load_28 = load i3 %shift_reg_14_addr_29" [fir.cpp:35]   --->   Operation 653 'load' 'shift_reg_14_load_28' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 654 [2/2] (2.32ns)   --->   "%shift_reg_13_load_28 = load i3 %shift_reg_13_addr_29" [fir.cpp:35]   --->   Operation 654 'load' 'shift_reg_13_load_28' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 655 [2/2] (2.32ns)   --->   "%shift_reg_12_load_28 = load i3 %shift_reg_12_addr_29" [fir.cpp:35]   --->   Operation 655 'load' 'shift_reg_12_load_28' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 656 [2/2] (2.32ns)   --->   "%shift_reg_11_load_28 = load i3 %shift_reg_11_addr_29" [fir.cpp:35]   --->   Operation 656 'load' 'shift_reg_11_load_28' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 657 [2/2] (2.32ns)   --->   "%shift_reg_10_load_28 = load i3 %shift_reg_10_addr_29" [fir.cpp:35]   --->   Operation 657 'load' 'shift_reg_10_load_28' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 658 [2/2] (2.32ns)   --->   "%shift_reg_9_load_28 = load i3 %shift_reg_9_addr_29" [fir.cpp:35]   --->   Operation 658 'load' 'shift_reg_9_load_28' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 659 [2/2] (2.32ns)   --->   "%shift_reg_8_load_28 = load i3 %shift_reg_8_addr_29" [fir.cpp:35]   --->   Operation 659 'load' 'shift_reg_8_load_28' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 660 [2/2] (2.32ns)   --->   "%shift_reg_7_load_28 = load i3 %shift_reg_7_addr_29" [fir.cpp:35]   --->   Operation 660 'load' 'shift_reg_7_load_28' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 661 [2/2] (2.32ns)   --->   "%shift_reg_6_load_28 = load i3 %shift_reg_6_addr_29" [fir.cpp:35]   --->   Operation 661 'load' 'shift_reg_6_load_28' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 662 [2/2] (2.32ns)   --->   "%shift_reg_5_load_28 = load i3 %shift_reg_5_addr_29" [fir.cpp:35]   --->   Operation 662 'load' 'shift_reg_5_load_28' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 663 [2/2] (2.32ns)   --->   "%shift_reg_4_load_28 = load i3 %shift_reg_4_addr_29" [fir.cpp:35]   --->   Operation 663 'load' 'shift_reg_4_load_28' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 664 [2/2] (2.32ns)   --->   "%shift_reg_3_load_28 = load i3 %shift_reg_3_addr_29" [fir.cpp:35]   --->   Operation 664 'load' 'shift_reg_3_load_28' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%lshr_ln35_12 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_12, i32 3, i32 6" [fir.cpp:35]   --->   Operation 665 'partselect' 'lshr_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i4 %lshr_ln35_12" [fir.cpp:35]   --->   Operation 666 'zext' 'zext_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_13 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 667 'getelementptr' 'fir_int_int_c_3_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 668 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_13 = load i4 %fir_int_int_c_3_addr_13" [fir.cpp:35]   --->   Operation 668 'load' 'fir_int_int_c_3_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 669 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_13 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 669 'getelementptr' 'fir_int_int_c_4_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 670 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_13 = load i4 %fir_int_int_c_4_addr_13" [fir.cpp:35]   --->   Operation 670 'load' 'fir_int_int_c_4_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 671 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_13 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 671 'getelementptr' 'fir_int_int_c_5_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 672 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_13 = load i4 %fir_int_int_c_5_addr_13" [fir.cpp:35]   --->   Operation 672 'load' 'fir_int_int_c_5_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 673 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_13 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 673 'getelementptr' 'fir_int_int_c_6_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 674 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_13 = load i4 %fir_int_int_c_6_addr_13" [fir.cpp:35]   --->   Operation 674 'load' 'fir_int_int_c_6_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 675 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_13 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 675 'getelementptr' 'fir_int_int_c_7_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 676 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_13 = load i4 %fir_int_int_c_7_addr_13" [fir.cpp:35]   --->   Operation 676 'load' 'fir_int_int_c_7_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 677 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_13 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 677 'getelementptr' 'fir_int_int_c_0_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 678 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_13 = load i4 %fir_int_int_c_0_addr_13" [fir.cpp:35]   --->   Operation 678 'load' 'fir_int_int_c_0_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 679 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_13 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 679 'getelementptr' 'fir_int_int_c_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 680 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_13 = load i4 %fir_int_int_c_1_addr_13" [fir.cpp:35]   --->   Operation 680 'load' 'fir_int_int_c_1_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 681 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_13 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_14" [fir.cpp:35]   --->   Operation 681 'getelementptr' 'fir_int_int_c_2_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 682 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_13 = load i4 %fir_int_int_c_2_addr_13" [fir.cpp:35]   --->   Operation 682 'load' 'fir_int_int_c_2_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 683 [1/1] (1.87ns)   --->   "%add_ln35_13 = add i7 %trunc_ln32, i7 114" [fir.cpp:35]   --->   Operation 683 'add' 'add_ln35_13' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch577, i5 0, void %branch561, i5 1, void %branch562, i5 2, void %branch563, i5 3, void %branch564, i5 4, void %branch565, i5 5, void %branch566, i5 6, void %branch567, i5 7, void %branch568, i5 8, void %branch569, i5 9, void %branch570, i5 10, void %branch571, i5 11, void %branch572, i5 12, void %branch573, i5 13, void %branch574, i5 14, void %branch575, i5 15, void %branch576" [fir.cpp:35]   --->   Operation 684 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 685 [2/2] (2.32ns)   --->   "%shift_reg_1_load_29 = load i3 %shift_reg_1_addr_30" [fir.cpp:35]   --->   Operation 685 'load' 'shift_reg_1_load_29' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 686 [2/2] (2.32ns)   --->   "%shift_reg_0_load_29 = load i3 %shift_reg_0_addr_30" [fir.cpp:35]   --->   Operation 686 'load' 'shift_reg_0_load_29' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 687 [2/2] (2.32ns)   --->   "%shift_reg_16_load_29 = load i3 %shift_reg_16_addr_30" [fir.cpp:35]   --->   Operation 687 'load' 'shift_reg_16_load_29' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 688 [2/2] (2.32ns)   --->   "%shift_reg_15_load_29 = load i3 %shift_reg_15_addr_30" [fir.cpp:35]   --->   Operation 688 'load' 'shift_reg_15_load_29' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 689 [2/2] (2.32ns)   --->   "%shift_reg_14_load_29 = load i3 %shift_reg_14_addr_30" [fir.cpp:35]   --->   Operation 689 'load' 'shift_reg_14_load_29' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 690 [2/2] (2.32ns)   --->   "%shift_reg_13_load_29 = load i3 %shift_reg_13_addr_30" [fir.cpp:35]   --->   Operation 690 'load' 'shift_reg_13_load_29' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 691 [2/2] (2.32ns)   --->   "%shift_reg_12_load_29 = load i3 %shift_reg_12_addr_30" [fir.cpp:35]   --->   Operation 691 'load' 'shift_reg_12_load_29' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 692 [2/2] (2.32ns)   --->   "%shift_reg_11_load_29 = load i3 %shift_reg_11_addr_30" [fir.cpp:35]   --->   Operation 692 'load' 'shift_reg_11_load_29' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 693 [2/2] (2.32ns)   --->   "%shift_reg_10_load_29 = load i3 %shift_reg_10_addr_30" [fir.cpp:35]   --->   Operation 693 'load' 'shift_reg_10_load_29' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 694 [2/2] (2.32ns)   --->   "%shift_reg_9_load_29 = load i3 %shift_reg_9_addr_30" [fir.cpp:35]   --->   Operation 694 'load' 'shift_reg_9_load_29' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 695 [2/2] (2.32ns)   --->   "%shift_reg_8_load_29 = load i3 %shift_reg_8_addr_30" [fir.cpp:35]   --->   Operation 695 'load' 'shift_reg_8_load_29' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 696 [2/2] (2.32ns)   --->   "%shift_reg_7_load_29 = load i3 %shift_reg_7_addr_30" [fir.cpp:35]   --->   Operation 696 'load' 'shift_reg_7_load_29' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 697 [2/2] (2.32ns)   --->   "%shift_reg_6_load_29 = load i3 %shift_reg_6_addr_30" [fir.cpp:35]   --->   Operation 697 'load' 'shift_reg_6_load_29' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 698 [2/2] (2.32ns)   --->   "%shift_reg_5_load_29 = load i3 %shift_reg_5_addr_30" [fir.cpp:35]   --->   Operation 698 'load' 'shift_reg_5_load_29' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 699 [2/2] (2.32ns)   --->   "%shift_reg_4_load_29 = load i3 %shift_reg_4_addr_30" [fir.cpp:35]   --->   Operation 699 'load' 'shift_reg_4_load_29' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 700 [2/2] (2.32ns)   --->   "%shift_reg_3_load_29 = load i3 %shift_reg_3_addr_30" [fir.cpp:35]   --->   Operation 700 'load' 'shift_reg_3_load_29' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 701 [2/2] (2.32ns)   --->   "%shift_reg_2_load_29 = load i3 %shift_reg_2_addr_30" [fir.cpp:35]   --->   Operation 701 'load' 'shift_reg_2_load_29' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 702 [1/1] (0.00ns)   --->   "%lshr_ln35_13 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_13, i32 3, i32 6" [fir.cpp:35]   --->   Operation 702 'partselect' 'lshr_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i4 %lshr_ln35_13" [fir.cpp:35]   --->   Operation 703 'zext' 'zext_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_14 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 704 'getelementptr' 'fir_int_int_c_2_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 705 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_14 = load i4 %fir_int_int_c_2_addr_14" [fir.cpp:35]   --->   Operation 705 'load' 'fir_int_int_c_2_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_14 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 706 'getelementptr' 'fir_int_int_c_3_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 707 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_14 = load i4 %fir_int_int_c_3_addr_14" [fir.cpp:35]   --->   Operation 707 'load' 'fir_int_int_c_3_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 708 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_14 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 708 'getelementptr' 'fir_int_int_c_4_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 709 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_14 = load i4 %fir_int_int_c_4_addr_14" [fir.cpp:35]   --->   Operation 709 'load' 'fir_int_int_c_4_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_14 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 710 'getelementptr' 'fir_int_int_c_5_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 711 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_14 = load i4 %fir_int_int_c_5_addr_14" [fir.cpp:35]   --->   Operation 711 'load' 'fir_int_int_c_5_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_14 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 712 'getelementptr' 'fir_int_int_c_6_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 713 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_14 = load i4 %fir_int_int_c_6_addr_14" [fir.cpp:35]   --->   Operation 713 'load' 'fir_int_int_c_6_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 714 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_14 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 714 'getelementptr' 'fir_int_int_c_7_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 715 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_14 = load i4 %fir_int_int_c_7_addr_14" [fir.cpp:35]   --->   Operation 715 'load' 'fir_int_int_c_7_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_14 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 716 'getelementptr' 'fir_int_int_c_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 717 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_14 = load i4 %fir_int_int_c_0_addr_14" [fir.cpp:35]   --->   Operation 717 'load' 'fir_int_int_c_0_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 718 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_14 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_15" [fir.cpp:35]   --->   Operation 718 'getelementptr' 'fir_int_int_c_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 719 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_14 = load i4 %fir_int_int_c_1_addr_14" [fir.cpp:35]   --->   Operation 719 'load' 'fir_int_int_c_1_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 720 [1/1] (1.87ns)   --->   "%add_ln35_14 = add i7 %trunc_ln32, i7 113" [fir.cpp:35]   --->   Operation 720 'add' 'add_ln35_14' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [1/1] (1.42ns)   --->   "%switch_ln35 = switch i5 %trunc_ln35, void %branch560, i5 0, void %branch544, i5 1, void %branch545, i5 2, void %branch546, i5 3, void %branch547, i5 4, void %branch548, i5 5, void %branch549, i5 6, void %branch550, i5 7, void %branch551, i5 8, void %branch552, i5 9, void %branch553, i5 10, void %branch554, i5 11, void %branch555, i5 12, void %branch556, i5 13, void %branch557, i5 14, void %branch558, i5 15, void %branch559" [fir.cpp:35]   --->   Operation 721 'switch' 'switch_ln35' <Predicate = (!tmp)> <Delay = 1.42>
ST_12 : Operation 722 [2/2] (2.32ns)   --->   "%shift_reg_0_load_30 = load i3 %shift_reg_0_addr_31" [fir.cpp:35]   --->   Operation 722 'load' 'shift_reg_0_load_30' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 723 [2/2] (2.32ns)   --->   "%shift_reg_16_load_30 = load i3 %shift_reg_16_addr_31" [fir.cpp:35]   --->   Operation 723 'load' 'shift_reg_16_load_30' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 724 [2/2] (2.32ns)   --->   "%shift_reg_15_load_30 = load i3 %shift_reg_15_addr_31" [fir.cpp:35]   --->   Operation 724 'load' 'shift_reg_15_load_30' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 725 [2/2] (2.32ns)   --->   "%shift_reg_14_load_30 = load i3 %shift_reg_14_addr_31" [fir.cpp:35]   --->   Operation 725 'load' 'shift_reg_14_load_30' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 726 [2/2] (2.32ns)   --->   "%shift_reg_13_load_30 = load i3 %shift_reg_13_addr_31" [fir.cpp:35]   --->   Operation 726 'load' 'shift_reg_13_load_30' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 727 [2/2] (2.32ns)   --->   "%shift_reg_12_load_30 = load i3 %shift_reg_12_addr_31" [fir.cpp:35]   --->   Operation 727 'load' 'shift_reg_12_load_30' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 728 [2/2] (2.32ns)   --->   "%shift_reg_11_load_30 = load i3 %shift_reg_11_addr_31" [fir.cpp:35]   --->   Operation 728 'load' 'shift_reg_11_load_30' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 729 [2/2] (2.32ns)   --->   "%shift_reg_10_load_30 = load i3 %shift_reg_10_addr_31" [fir.cpp:35]   --->   Operation 729 'load' 'shift_reg_10_load_30' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 730 [2/2] (2.32ns)   --->   "%shift_reg_9_load_30 = load i3 %shift_reg_9_addr_31" [fir.cpp:35]   --->   Operation 730 'load' 'shift_reg_9_load_30' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_12 : Operation 731 [2/2] (2.32ns)   --->   "%shift_reg_8_load_30 = load i3 %shift_reg_8_addr_31" [fir.cpp:35]   --->   Operation 731 'load' 'shift_reg_8_load_30' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 732 [2/2] (2.32ns)   --->   "%shift_reg_7_load_30 = load i3 %shift_reg_7_addr_31" [fir.cpp:35]   --->   Operation 732 'load' 'shift_reg_7_load_30' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 733 [2/2] (2.32ns)   --->   "%shift_reg_6_load_30 = load i3 %shift_reg_6_addr_31" [fir.cpp:35]   --->   Operation 733 'load' 'shift_reg_6_load_30' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 734 [2/2] (2.32ns)   --->   "%shift_reg_5_load_30 = load i3 %shift_reg_5_addr_31" [fir.cpp:35]   --->   Operation 734 'load' 'shift_reg_5_load_30' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 735 [2/2] (2.32ns)   --->   "%shift_reg_4_load_30 = load i3 %shift_reg_4_addr_31" [fir.cpp:35]   --->   Operation 735 'load' 'shift_reg_4_load_30' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 736 [2/2] (2.32ns)   --->   "%shift_reg_3_load_30 = load i3 %shift_reg_3_addr_31" [fir.cpp:35]   --->   Operation 736 'load' 'shift_reg_3_load_30' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 737 [2/2] (2.32ns)   --->   "%shift_reg_2_load_30 = load i3 %shift_reg_2_addr_31" [fir.cpp:35]   --->   Operation 737 'load' 'shift_reg_2_load_30' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 738 [2/2] (2.32ns)   --->   "%shift_reg_1_load_30 = load i3 %shift_reg_1_addr_31" [fir.cpp:35]   --->   Operation 738 'load' 'shift_reg_1_load_30' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%lshr_ln35_14 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_14, i32 3, i32 6" [fir.cpp:35]   --->   Operation 739 'partselect' 'lshr_ln35_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i4 %lshr_ln35_14" [fir.cpp:35]   --->   Operation 740 'zext' 'zext_ln35_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 741 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_15 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 741 'getelementptr' 'fir_int_int_c_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 742 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_15 = load i4 %fir_int_int_c_1_addr_15" [fir.cpp:35]   --->   Operation 742 'load' 'fir_int_int_c_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_15 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 743 'getelementptr' 'fir_int_int_c_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 744 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_15 = load i4 %fir_int_int_c_2_addr_15" [fir.cpp:35]   --->   Operation 744 'load' 'fir_int_int_c_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 745 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_15 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 745 'getelementptr' 'fir_int_int_c_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 746 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_15 = load i4 %fir_int_int_c_3_addr_15" [fir.cpp:35]   --->   Operation 746 'load' 'fir_int_int_c_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 747 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_15 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 747 'getelementptr' 'fir_int_int_c_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 748 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_15 = load i4 %fir_int_int_c_4_addr_15" [fir.cpp:35]   --->   Operation 748 'load' 'fir_int_int_c_4_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 749 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_15 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 749 'getelementptr' 'fir_int_int_c_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 750 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_15 = load i4 %fir_int_int_c_5_addr_15" [fir.cpp:35]   --->   Operation 750 'load' 'fir_int_int_c_5_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 751 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_15 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 751 'getelementptr' 'fir_int_int_c_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 752 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_15 = load i4 %fir_int_int_c_6_addr_15" [fir.cpp:35]   --->   Operation 752 'load' 'fir_int_int_c_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 753 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_15 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 753 'getelementptr' 'fir_int_int_c_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 754 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_15 = load i4 %fir_int_int_c_7_addr_15" [fir.cpp:35]   --->   Operation 754 'load' 'fir_int_int_c_7_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 755 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_15 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_16" [fir.cpp:35]   --->   Operation 755 'getelementptr' 'fir_int_int_c_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 756 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_15 = load i4 %fir_int_int_c_0_addr_15" [fir.cpp:35]   --->   Operation 756 'load' 'fir_int_int_c_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 13 <SV = 12> <Delay = 6.67>
ST_13 : Operation 757 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [fir.cpp:21]   --->   Operation 757 'specpipeline' 'specpipeline_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 758 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fir.cpp:21]   --->   Operation 758 'specloopname' 'specloopname_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i7 %trunc_ln32" [fir.cpp:35]   --->   Operation 759 'zext' 'zext_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 760 [1/1] (4.35ns)   --->   "%mul_ln35_16 = mul i15 %zext_ln35_17, i15 241" [fir.cpp:35]   --->   Operation 760 'mul' 'mul_ln35_16' <Predicate = (!tmp)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul_ln35_16, i32 12, i32 14" [fir.cpp:35]   --->   Operation 761 'partselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i3 %tmp_17" [fir.cpp:35]   --->   Operation 762 'zext' 'zext_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 763 [1/1] (0.00ns)   --->   "%shift_reg_0_addr = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 763 'getelementptr' 'shift_reg_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 764 [1/1] (0.00ns)   --->   "%shift_reg_1_addr = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 764 'getelementptr' 'shift_reg_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 765 [1/1] (0.00ns)   --->   "%shift_reg_2_addr = getelementptr i32 %shift_reg_2, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 765 'getelementptr' 'shift_reg_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 766 [1/1] (0.00ns)   --->   "%shift_reg_3_addr = getelementptr i32 %shift_reg_3, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 766 'getelementptr' 'shift_reg_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 767 [1/1] (0.00ns)   --->   "%shift_reg_4_addr = getelementptr i32 %shift_reg_4, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 767 'getelementptr' 'shift_reg_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 768 [1/1] (0.00ns)   --->   "%shift_reg_5_addr = getelementptr i32 %shift_reg_5, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 768 'getelementptr' 'shift_reg_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 769 [1/1] (0.00ns)   --->   "%shift_reg_6_addr = getelementptr i32 %shift_reg_6, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 769 'getelementptr' 'shift_reg_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 770 [1/1] (0.00ns)   --->   "%shift_reg_7_addr = getelementptr i32 %shift_reg_7, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 770 'getelementptr' 'shift_reg_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 771 [1/1] (0.00ns)   --->   "%shift_reg_8_addr = getelementptr i32 %shift_reg_8, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 771 'getelementptr' 'shift_reg_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 772 [1/1] (0.00ns)   --->   "%shift_reg_9_addr = getelementptr i32 %shift_reg_9, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 772 'getelementptr' 'shift_reg_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 773 [1/1] (0.00ns)   --->   "%shift_reg_10_addr = getelementptr i32 %shift_reg_10, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 773 'getelementptr' 'shift_reg_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 774 [1/1] (0.00ns)   --->   "%shift_reg_11_addr = getelementptr i32 %shift_reg_11, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 774 'getelementptr' 'shift_reg_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 775 [1/1] (0.00ns)   --->   "%shift_reg_12_addr = getelementptr i32 %shift_reg_12, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 775 'getelementptr' 'shift_reg_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 776 [1/1] (0.00ns)   --->   "%shift_reg_13_addr = getelementptr i32 %shift_reg_13, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 776 'getelementptr' 'shift_reg_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 777 [1/1] (0.00ns)   --->   "%shift_reg_14_addr = getelementptr i32 %shift_reg_14, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 777 'getelementptr' 'shift_reg_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 778 [1/1] (0.00ns)   --->   "%shift_reg_15_addr = getelementptr i32 %shift_reg_15, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 778 'getelementptr' 'shift_reg_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 779 [1/1] (0.00ns)   --->   "%shift_reg_16_addr = getelementptr i32 %shift_reg_16, i64 0, i64 %zext_ln35_18" [fir.cpp:35]   --->   Operation 779 'getelementptr' 'shift_reg_16_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 780 [2/2] (2.32ns)   --->   "%shift_reg_15_load = load i3 %shift_reg_15_addr" [fir.cpp:35]   --->   Operation 780 'load' 'shift_reg_15_load' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 781 [2/2] (2.32ns)   --->   "%shift_reg_14_load = load i3 %shift_reg_14_addr" [fir.cpp:35]   --->   Operation 781 'load' 'shift_reg_14_load' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 782 [2/2] (2.32ns)   --->   "%shift_reg_13_load = load i3 %shift_reg_13_addr" [fir.cpp:35]   --->   Operation 782 'load' 'shift_reg_13_load' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 783 [2/2] (2.32ns)   --->   "%shift_reg_12_load = load i3 %shift_reg_12_addr" [fir.cpp:35]   --->   Operation 783 'load' 'shift_reg_12_load' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 784 [2/2] (2.32ns)   --->   "%shift_reg_11_load = load i3 %shift_reg_11_addr" [fir.cpp:35]   --->   Operation 784 'load' 'shift_reg_11_load' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 785 [2/2] (2.32ns)   --->   "%shift_reg_10_load = load i3 %shift_reg_10_addr" [fir.cpp:35]   --->   Operation 785 'load' 'shift_reg_10_load' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 786 [2/2] (2.32ns)   --->   "%shift_reg_9_load = load i3 %shift_reg_9_addr" [fir.cpp:35]   --->   Operation 786 'load' 'shift_reg_9_load' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 787 [2/2] (2.32ns)   --->   "%shift_reg_8_load = load i3 %shift_reg_8_addr" [fir.cpp:35]   --->   Operation 787 'load' 'shift_reg_8_load' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 788 [2/2] (2.32ns)   --->   "%shift_reg_7_load = load i3 %shift_reg_7_addr" [fir.cpp:35]   --->   Operation 788 'load' 'shift_reg_7_load' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 789 [2/2] (2.32ns)   --->   "%shift_reg_6_load = load i3 %shift_reg_6_addr" [fir.cpp:35]   --->   Operation 789 'load' 'shift_reg_6_load' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 790 [2/2] (2.32ns)   --->   "%shift_reg_5_load = load i3 %shift_reg_5_addr" [fir.cpp:35]   --->   Operation 790 'load' 'shift_reg_5_load' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 791 [2/2] (2.32ns)   --->   "%shift_reg_4_load = load i3 %shift_reg_4_addr" [fir.cpp:35]   --->   Operation 791 'load' 'shift_reg_4_load' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 792 [2/2] (2.32ns)   --->   "%shift_reg_3_load = load i3 %shift_reg_3_addr" [fir.cpp:35]   --->   Operation 792 'load' 'shift_reg_3_load' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 793 [2/2] (2.32ns)   --->   "%shift_reg_2_load = load i3 %shift_reg_2_addr" [fir.cpp:35]   --->   Operation 793 'load' 'shift_reg_2_load' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 794 [2/2] (2.32ns)   --->   "%shift_reg_1_load = load i3 %shift_reg_1_addr" [fir.cpp:35]   --->   Operation 794 'load' 'shift_reg_1_load' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 795 [2/2] (2.32ns)   --->   "%shift_reg_0_load = load i3 %shift_reg_0_addr" [fir.cpp:35]   --->   Operation 795 'load' 'shift_reg_0_load' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 796 [2/2] (2.32ns)   --->   "%shift_reg_16_load = load i3 %shift_reg_16_addr" [fir.cpp:35]   --->   Operation 796 'load' 'shift_reg_16_load' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %trunc_ln35_1" [fir.cpp:35]   --->   Operation 797 'zext' 'zext_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %lshr_ln" [fir.cpp:35]   --->   Operation 798 'zext' 'zext_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 799 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 799 'getelementptr' 'fir_int_int_c_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 800 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load = load i4 %fir_int_int_c_0_addr" [fir.cpp:35]   --->   Operation 800 'load' 'fir_int_int_c_0_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 801 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 801 'getelementptr' 'fir_int_int_c_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 802 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load = load i4 %fir_int_int_c_1_addr" [fir.cpp:35]   --->   Operation 802 'load' 'fir_int_int_c_1_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 803 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 803 'getelementptr' 'fir_int_int_c_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 804 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load = load i4 %fir_int_int_c_2_addr" [fir.cpp:35]   --->   Operation 804 'load' 'fir_int_int_c_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 805 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 805 'getelementptr' 'fir_int_int_c_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 806 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load = load i4 %fir_int_int_c_3_addr" [fir.cpp:35]   --->   Operation 806 'load' 'fir_int_int_c_3_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 807 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 807 'getelementptr' 'fir_int_int_c_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 808 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load = load i4 %fir_int_int_c_4_addr" [fir.cpp:35]   --->   Operation 808 'load' 'fir_int_int_c_4_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 809 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 809 'getelementptr' 'fir_int_int_c_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 810 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load = load i4 %fir_int_int_c_5_addr" [fir.cpp:35]   --->   Operation 810 'load' 'fir_int_int_c_5_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 811 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 811 'getelementptr' 'fir_int_int_c_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 812 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load = load i4 %fir_int_int_c_6_addr" [fir.cpp:35]   --->   Operation 812 'load' 'fir_int_int_c_6_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 813 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_1" [fir.cpp:35]   --->   Operation 813 'getelementptr' 'fir_int_int_c_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 814 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load = load i4 %fir_int_int_c_7_addr" [fir.cpp:35]   --->   Operation 814 'load' 'fir_int_int_c_7_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 815 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %trunc_ln32, i7 127" [fir.cpp:35]   --->   Operation 815 'add' 'add_ln35' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 816 [2/2] (2.32ns)   --->   "%shift_reg_14_load_16 = load i3 %shift_reg_14_addr_17" [fir.cpp:35]   --->   Operation 816 'load' 'shift_reg_14_load_16' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 817 [2/2] (2.32ns)   --->   "%shift_reg_13_load_16 = load i3 %shift_reg_13_addr_17" [fir.cpp:35]   --->   Operation 817 'load' 'shift_reg_13_load_16' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 818 [2/2] (2.32ns)   --->   "%shift_reg_12_load_16 = load i3 %shift_reg_12_addr_17" [fir.cpp:35]   --->   Operation 818 'load' 'shift_reg_12_load_16' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 819 [2/2] (2.32ns)   --->   "%shift_reg_11_load_16 = load i3 %shift_reg_11_addr_17" [fir.cpp:35]   --->   Operation 819 'load' 'shift_reg_11_load_16' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 820 [2/2] (2.32ns)   --->   "%shift_reg_10_load_16 = load i3 %shift_reg_10_addr_17" [fir.cpp:35]   --->   Operation 820 'load' 'shift_reg_10_load_16' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 821 [2/2] (2.32ns)   --->   "%shift_reg_9_load_16 = load i3 %shift_reg_9_addr_17" [fir.cpp:35]   --->   Operation 821 'load' 'shift_reg_9_load_16' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 822 [2/2] (2.32ns)   --->   "%shift_reg_8_load_16 = load i3 %shift_reg_8_addr_17" [fir.cpp:35]   --->   Operation 822 'load' 'shift_reg_8_load_16' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 823 [2/2] (2.32ns)   --->   "%shift_reg_7_load_16 = load i3 %shift_reg_7_addr_17" [fir.cpp:35]   --->   Operation 823 'load' 'shift_reg_7_load_16' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 824 [2/2] (2.32ns)   --->   "%shift_reg_6_load_16 = load i3 %shift_reg_6_addr_17" [fir.cpp:35]   --->   Operation 824 'load' 'shift_reg_6_load_16' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 825 [2/2] (2.32ns)   --->   "%shift_reg_5_load_16 = load i3 %shift_reg_5_addr_17" [fir.cpp:35]   --->   Operation 825 'load' 'shift_reg_5_load_16' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 826 [2/2] (2.32ns)   --->   "%shift_reg_4_load_16 = load i3 %shift_reg_4_addr_17" [fir.cpp:35]   --->   Operation 826 'load' 'shift_reg_4_load_16' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 827 [2/2] (2.32ns)   --->   "%shift_reg_3_load_16 = load i3 %shift_reg_3_addr_17" [fir.cpp:35]   --->   Operation 827 'load' 'shift_reg_3_load_16' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 828 [2/2] (2.32ns)   --->   "%shift_reg_2_load_16 = load i3 %shift_reg_2_addr_17" [fir.cpp:35]   --->   Operation 828 'load' 'shift_reg_2_load_16' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 829 [2/2] (2.32ns)   --->   "%shift_reg_1_load_16 = load i3 %shift_reg_1_addr_17" [fir.cpp:35]   --->   Operation 829 'load' 'shift_reg_1_load_16' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 830 [2/2] (2.32ns)   --->   "%shift_reg_0_load_16 = load i3 %shift_reg_0_addr_17" [fir.cpp:35]   --->   Operation 830 'load' 'shift_reg_0_load_16' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 831 [2/2] (2.32ns)   --->   "%shift_reg_16_load_16 = load i3 %shift_reg_16_addr_17" [fir.cpp:35]   --->   Operation 831 'load' 'shift_reg_16_load_16' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 832 [2/2] (2.32ns)   --->   "%shift_reg_15_load_16 = load i3 %shift_reg_15_addr_17" [fir.cpp:35]   --->   Operation 832 'load' 'shift_reg_15_load_16' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 833 [1/1] (0.00ns)   --->   "%lshr_ln35_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35, i32 3, i32 6" [fir.cpp:35]   --->   Operation 833 'partselect' 'lshr_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i4 %lshr_ln35_1" [fir.cpp:35]   --->   Operation 834 'zext' 'zext_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 835 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_1 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 835 'getelementptr' 'fir_int_int_c_7_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 836 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_1 = load i4 %fir_int_int_c_7_addr_1" [fir.cpp:35]   --->   Operation 836 'load' 'fir_int_int_c_7_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 837 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_1 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 837 'getelementptr' 'fir_int_int_c_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 838 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_1 = load i4 %fir_int_int_c_0_addr_1" [fir.cpp:35]   --->   Operation 838 'load' 'fir_int_int_c_0_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 839 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_1 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 839 'getelementptr' 'fir_int_int_c_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 840 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_1 = load i4 %fir_int_int_c_1_addr_1" [fir.cpp:35]   --->   Operation 840 'load' 'fir_int_int_c_1_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 841 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_1 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 841 'getelementptr' 'fir_int_int_c_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 842 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_1 = load i4 %fir_int_int_c_2_addr_1" [fir.cpp:35]   --->   Operation 842 'load' 'fir_int_int_c_2_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 843 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_1 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 843 'getelementptr' 'fir_int_int_c_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 844 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_1 = load i4 %fir_int_int_c_3_addr_1" [fir.cpp:35]   --->   Operation 844 'load' 'fir_int_int_c_3_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 845 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_1 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 845 'getelementptr' 'fir_int_int_c_4_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 846 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_1 = load i4 %fir_int_int_c_4_addr_1" [fir.cpp:35]   --->   Operation 846 'load' 'fir_int_int_c_4_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 847 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_1 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 847 'getelementptr' 'fir_int_int_c_5_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 848 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_1 = load i4 %fir_int_int_c_5_addr_1" [fir.cpp:35]   --->   Operation 848 'load' 'fir_int_int_c_5_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 849 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_1 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_2" [fir.cpp:35]   --->   Operation 849 'getelementptr' 'fir_int_int_c_6_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 850 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_1 = load i4 %fir_int_int_c_6_addr_1" [fir.cpp:35]   --->   Operation 850 'load' 'fir_int_int_c_6_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 851 [1/1] (1.87ns)   --->   "%add_ln35_1 = add i7 %trunc_ln32, i7 126" [fir.cpp:35]   --->   Operation 851 'add' 'add_ln35_1' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 852 [2/2] (2.32ns)   --->   "%shift_reg_13_load_17 = load i3 %shift_reg_13_addr_18" [fir.cpp:35]   --->   Operation 852 'load' 'shift_reg_13_load_17' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 853 [2/2] (2.32ns)   --->   "%shift_reg_12_load_17 = load i3 %shift_reg_12_addr_18" [fir.cpp:35]   --->   Operation 853 'load' 'shift_reg_12_load_17' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 854 [2/2] (2.32ns)   --->   "%shift_reg_11_load_17 = load i3 %shift_reg_11_addr_18" [fir.cpp:35]   --->   Operation 854 'load' 'shift_reg_11_load_17' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 855 [2/2] (2.32ns)   --->   "%shift_reg_10_load_17 = load i3 %shift_reg_10_addr_18" [fir.cpp:35]   --->   Operation 855 'load' 'shift_reg_10_load_17' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 856 [2/2] (2.32ns)   --->   "%shift_reg_9_load_17 = load i3 %shift_reg_9_addr_18" [fir.cpp:35]   --->   Operation 856 'load' 'shift_reg_9_load_17' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 857 [2/2] (2.32ns)   --->   "%shift_reg_8_load_17 = load i3 %shift_reg_8_addr_18" [fir.cpp:35]   --->   Operation 857 'load' 'shift_reg_8_load_17' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 858 [2/2] (2.32ns)   --->   "%shift_reg_7_load_17 = load i3 %shift_reg_7_addr_18" [fir.cpp:35]   --->   Operation 858 'load' 'shift_reg_7_load_17' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 859 [2/2] (2.32ns)   --->   "%shift_reg_6_load_17 = load i3 %shift_reg_6_addr_18" [fir.cpp:35]   --->   Operation 859 'load' 'shift_reg_6_load_17' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 860 [2/2] (2.32ns)   --->   "%shift_reg_5_load_17 = load i3 %shift_reg_5_addr_18" [fir.cpp:35]   --->   Operation 860 'load' 'shift_reg_5_load_17' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 861 [2/2] (2.32ns)   --->   "%shift_reg_4_load_17 = load i3 %shift_reg_4_addr_18" [fir.cpp:35]   --->   Operation 861 'load' 'shift_reg_4_load_17' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 862 [2/2] (2.32ns)   --->   "%shift_reg_3_load_17 = load i3 %shift_reg_3_addr_18" [fir.cpp:35]   --->   Operation 862 'load' 'shift_reg_3_load_17' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 863 [2/2] (2.32ns)   --->   "%shift_reg_2_load_17 = load i3 %shift_reg_2_addr_18" [fir.cpp:35]   --->   Operation 863 'load' 'shift_reg_2_load_17' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 864 [2/2] (2.32ns)   --->   "%shift_reg_1_load_17 = load i3 %shift_reg_1_addr_18" [fir.cpp:35]   --->   Operation 864 'load' 'shift_reg_1_load_17' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 865 [2/2] (2.32ns)   --->   "%shift_reg_0_load_17 = load i3 %shift_reg_0_addr_18" [fir.cpp:35]   --->   Operation 865 'load' 'shift_reg_0_load_17' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 866 [2/2] (2.32ns)   --->   "%shift_reg_16_load_17 = load i3 %shift_reg_16_addr_18" [fir.cpp:35]   --->   Operation 866 'load' 'shift_reg_16_load_17' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 867 [2/2] (2.32ns)   --->   "%shift_reg_15_load_17 = load i3 %shift_reg_15_addr_18" [fir.cpp:35]   --->   Operation 867 'load' 'shift_reg_15_load_17' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 868 [2/2] (2.32ns)   --->   "%shift_reg_14_load_17 = load i3 %shift_reg_14_addr_18" [fir.cpp:35]   --->   Operation 868 'load' 'shift_reg_14_load_17' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 869 [1/1] (0.00ns)   --->   "%lshr_ln35_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_1, i32 3, i32 6" [fir.cpp:35]   --->   Operation 869 'partselect' 'lshr_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i4 %lshr_ln35_2" [fir.cpp:35]   --->   Operation 870 'zext' 'zext_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 871 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_2 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 871 'getelementptr' 'fir_int_int_c_6_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 872 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_2 = load i4 %fir_int_int_c_6_addr_2" [fir.cpp:35]   --->   Operation 872 'load' 'fir_int_int_c_6_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 873 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_2 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 873 'getelementptr' 'fir_int_int_c_7_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 874 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_2 = load i4 %fir_int_int_c_7_addr_2" [fir.cpp:35]   --->   Operation 874 'load' 'fir_int_int_c_7_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 875 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_2 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 875 'getelementptr' 'fir_int_int_c_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 876 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_2 = load i4 %fir_int_int_c_0_addr_2" [fir.cpp:35]   --->   Operation 876 'load' 'fir_int_int_c_0_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 877 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_2 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 877 'getelementptr' 'fir_int_int_c_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 878 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_2 = load i4 %fir_int_int_c_1_addr_2" [fir.cpp:35]   --->   Operation 878 'load' 'fir_int_int_c_1_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 879 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_2 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 879 'getelementptr' 'fir_int_int_c_2_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 880 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_2 = load i4 %fir_int_int_c_2_addr_2" [fir.cpp:35]   --->   Operation 880 'load' 'fir_int_int_c_2_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 881 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_2 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 881 'getelementptr' 'fir_int_int_c_3_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 882 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_2 = load i4 %fir_int_int_c_3_addr_2" [fir.cpp:35]   --->   Operation 882 'load' 'fir_int_int_c_3_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 883 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_2 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 883 'getelementptr' 'fir_int_int_c_4_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 884 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_2 = load i4 %fir_int_int_c_4_addr_2" [fir.cpp:35]   --->   Operation 884 'load' 'fir_int_int_c_4_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 885 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_2 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_3" [fir.cpp:35]   --->   Operation 885 'getelementptr' 'fir_int_int_c_5_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 886 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_2 = load i4 %fir_int_int_c_5_addr_2" [fir.cpp:35]   --->   Operation 886 'load' 'fir_int_int_c_5_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 887 [1/1] (1.87ns)   --->   "%add_ln35_2 = add i7 %trunc_ln32, i7 125" [fir.cpp:35]   --->   Operation 887 'add' 'add_ln35_2' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 888 [2/2] (2.32ns)   --->   "%shift_reg_12_load_18 = load i3 %shift_reg_12_addr_19" [fir.cpp:35]   --->   Operation 888 'load' 'shift_reg_12_load_18' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 889 [2/2] (2.32ns)   --->   "%shift_reg_11_load_18 = load i3 %shift_reg_11_addr_19" [fir.cpp:35]   --->   Operation 889 'load' 'shift_reg_11_load_18' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 890 [2/2] (2.32ns)   --->   "%shift_reg_10_load_18 = load i3 %shift_reg_10_addr_19" [fir.cpp:35]   --->   Operation 890 'load' 'shift_reg_10_load_18' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 891 [2/2] (2.32ns)   --->   "%shift_reg_9_load_18 = load i3 %shift_reg_9_addr_19" [fir.cpp:35]   --->   Operation 891 'load' 'shift_reg_9_load_18' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 892 [2/2] (2.32ns)   --->   "%shift_reg_8_load_18 = load i3 %shift_reg_8_addr_19" [fir.cpp:35]   --->   Operation 892 'load' 'shift_reg_8_load_18' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 893 [2/2] (2.32ns)   --->   "%shift_reg_7_load_18 = load i3 %shift_reg_7_addr_19" [fir.cpp:35]   --->   Operation 893 'load' 'shift_reg_7_load_18' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 894 [2/2] (2.32ns)   --->   "%shift_reg_6_load_18 = load i3 %shift_reg_6_addr_19" [fir.cpp:35]   --->   Operation 894 'load' 'shift_reg_6_load_18' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 895 [2/2] (2.32ns)   --->   "%shift_reg_5_load_18 = load i3 %shift_reg_5_addr_19" [fir.cpp:35]   --->   Operation 895 'load' 'shift_reg_5_load_18' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 896 [2/2] (2.32ns)   --->   "%shift_reg_4_load_18 = load i3 %shift_reg_4_addr_19" [fir.cpp:35]   --->   Operation 896 'load' 'shift_reg_4_load_18' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 897 [2/2] (2.32ns)   --->   "%shift_reg_3_load_18 = load i3 %shift_reg_3_addr_19" [fir.cpp:35]   --->   Operation 897 'load' 'shift_reg_3_load_18' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 898 [2/2] (2.32ns)   --->   "%shift_reg_2_load_18 = load i3 %shift_reg_2_addr_19" [fir.cpp:35]   --->   Operation 898 'load' 'shift_reg_2_load_18' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 899 [2/2] (2.32ns)   --->   "%shift_reg_1_load_18 = load i3 %shift_reg_1_addr_19" [fir.cpp:35]   --->   Operation 899 'load' 'shift_reg_1_load_18' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 900 [2/2] (2.32ns)   --->   "%shift_reg_0_load_18 = load i3 %shift_reg_0_addr_19" [fir.cpp:35]   --->   Operation 900 'load' 'shift_reg_0_load_18' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 901 [2/2] (2.32ns)   --->   "%shift_reg_16_load_18 = load i3 %shift_reg_16_addr_19" [fir.cpp:35]   --->   Operation 901 'load' 'shift_reg_16_load_18' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 902 [2/2] (2.32ns)   --->   "%shift_reg_15_load_18 = load i3 %shift_reg_15_addr_19" [fir.cpp:35]   --->   Operation 902 'load' 'shift_reg_15_load_18' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 903 [2/2] (2.32ns)   --->   "%shift_reg_14_load_18 = load i3 %shift_reg_14_addr_19" [fir.cpp:35]   --->   Operation 903 'load' 'shift_reg_14_load_18' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 904 [2/2] (2.32ns)   --->   "%shift_reg_13_load_18 = load i3 %shift_reg_13_addr_19" [fir.cpp:35]   --->   Operation 904 'load' 'shift_reg_13_load_18' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 905 [1/1] (0.00ns)   --->   "%lshr_ln35_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_2, i32 3, i32 6" [fir.cpp:35]   --->   Operation 905 'partselect' 'lshr_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %lshr_ln35_3" [fir.cpp:35]   --->   Operation 906 'zext' 'zext_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 907 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_3 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 907 'getelementptr' 'fir_int_int_c_5_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 908 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_3 = load i4 %fir_int_int_c_5_addr_3" [fir.cpp:35]   --->   Operation 908 'load' 'fir_int_int_c_5_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 909 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_3 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 909 'getelementptr' 'fir_int_int_c_6_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 910 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_3 = load i4 %fir_int_int_c_6_addr_3" [fir.cpp:35]   --->   Operation 910 'load' 'fir_int_int_c_6_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_3 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 911 'getelementptr' 'fir_int_int_c_7_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 912 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_3 = load i4 %fir_int_int_c_7_addr_3" [fir.cpp:35]   --->   Operation 912 'load' 'fir_int_int_c_7_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 913 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_3 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 913 'getelementptr' 'fir_int_int_c_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 914 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_3 = load i4 %fir_int_int_c_0_addr_3" [fir.cpp:35]   --->   Operation 914 'load' 'fir_int_int_c_0_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 915 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_3 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 915 'getelementptr' 'fir_int_int_c_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 916 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_3 = load i4 %fir_int_int_c_1_addr_3" [fir.cpp:35]   --->   Operation 916 'load' 'fir_int_int_c_1_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_3 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 917 'getelementptr' 'fir_int_int_c_2_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 918 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_3 = load i4 %fir_int_int_c_2_addr_3" [fir.cpp:35]   --->   Operation 918 'load' 'fir_int_int_c_2_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 919 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_3 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 919 'getelementptr' 'fir_int_int_c_3_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 920 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_3 = load i4 %fir_int_int_c_3_addr_3" [fir.cpp:35]   --->   Operation 920 'load' 'fir_int_int_c_3_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 921 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_3 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_4" [fir.cpp:35]   --->   Operation 921 'getelementptr' 'fir_int_int_c_4_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 922 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_3 = load i4 %fir_int_int_c_4_addr_3" [fir.cpp:35]   --->   Operation 922 'load' 'fir_int_int_c_4_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 923 [1/2] (2.32ns)   --->   "%shift_reg_11_load_19 = load i3 %shift_reg_11_addr_20" [fir.cpp:35]   --->   Operation 923 'load' 'shift_reg_11_load_19' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 924 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 924 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 925 [1/2] (2.32ns)   --->   "%shift_reg_10_load_19 = load i3 %shift_reg_10_addr_20" [fir.cpp:35]   --->   Operation 925 'load' 'shift_reg_10_load_19' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 926 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 926 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 927 [1/2] (2.32ns)   --->   "%shift_reg_9_load_19 = load i3 %shift_reg_9_addr_20" [fir.cpp:35]   --->   Operation 927 'load' 'shift_reg_9_load_19' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 928 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 928 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 929 [1/2] (2.32ns)   --->   "%shift_reg_8_load_19 = load i3 %shift_reg_8_addr_20" [fir.cpp:35]   --->   Operation 929 'load' 'shift_reg_8_load_19' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 930 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 930 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 931 [1/2] (2.32ns)   --->   "%shift_reg_7_load_19 = load i3 %shift_reg_7_addr_20" [fir.cpp:35]   --->   Operation 931 'load' 'shift_reg_7_load_19' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 932 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 932 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 933 [1/2] (2.32ns)   --->   "%shift_reg_6_load_19 = load i3 %shift_reg_6_addr_20" [fir.cpp:35]   --->   Operation 933 'load' 'shift_reg_6_load_19' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 934 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 934 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 935 [1/2] (2.32ns)   --->   "%shift_reg_5_load_19 = load i3 %shift_reg_5_addr_20" [fir.cpp:35]   --->   Operation 935 'load' 'shift_reg_5_load_19' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 936 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 936 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 937 [1/2] (2.32ns)   --->   "%shift_reg_4_load_19 = load i3 %shift_reg_4_addr_20" [fir.cpp:35]   --->   Operation 937 'load' 'shift_reg_4_load_19' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 938 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 938 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 939 [1/2] (2.32ns)   --->   "%shift_reg_3_load_19 = load i3 %shift_reg_3_addr_20" [fir.cpp:35]   --->   Operation 939 'load' 'shift_reg_3_load_19' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 940 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 940 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 941 [1/2] (2.32ns)   --->   "%shift_reg_2_load_19 = load i3 %shift_reg_2_addr_20" [fir.cpp:35]   --->   Operation 941 'load' 'shift_reg_2_load_19' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 942 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 942 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 943 [1/2] (2.32ns)   --->   "%shift_reg_1_load_19 = load i3 %shift_reg_1_addr_20" [fir.cpp:35]   --->   Operation 943 'load' 'shift_reg_1_load_19' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 944 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 944 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 945 [1/2] (2.32ns)   --->   "%shift_reg_0_load_19 = load i3 %shift_reg_0_addr_20" [fir.cpp:35]   --->   Operation 945 'load' 'shift_reg_0_load_19' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 946 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 946 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 947 [1/2] (2.32ns)   --->   "%shift_reg_16_load_19 = load i3 %shift_reg_16_addr_20" [fir.cpp:35]   --->   Operation 947 'load' 'shift_reg_16_load_19' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 948 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 948 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 949 [1/2] (2.32ns)   --->   "%shift_reg_15_load_19 = load i3 %shift_reg_15_addr_20" [fir.cpp:35]   --->   Operation 949 'load' 'shift_reg_15_load_19' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 950 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 950 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 951 [1/2] (2.32ns)   --->   "%shift_reg_14_load_19 = load i3 %shift_reg_14_addr_20" [fir.cpp:35]   --->   Operation 951 'load' 'shift_reg_14_load_19' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 952 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 952 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 953 [1/2] (2.32ns)   --->   "%shift_reg_13_load_19 = load i3 %shift_reg_13_addr_20" [fir.cpp:35]   --->   Operation 953 'load' 'shift_reg_13_load_19' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 954 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 954 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 955 [1/2] (2.32ns)   --->   "%shift_reg_12_load_19 = load i3 %shift_reg_12_addr_20" [fir.cpp:35]   --->   Operation 955 'load' 'shift_reg_12_load_19' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 956 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1264" [fir.cpp:35]   --->   Operation 956 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 957 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_4 = load i4 %fir_int_int_c_4_addr_4" [fir.cpp:35]   --->   Operation 957 'load' 'fir_int_int_c_4_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 958 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_4 = load i4 %fir_int_int_c_5_addr_4" [fir.cpp:35]   --->   Operation 958 'load' 'fir_int_int_c_5_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 959 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_4 = load i4 %fir_int_int_c_6_addr_4" [fir.cpp:35]   --->   Operation 959 'load' 'fir_int_int_c_6_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 960 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_4 = load i4 %fir_int_int_c_7_addr_4" [fir.cpp:35]   --->   Operation 960 'load' 'fir_int_int_c_7_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 961 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_4 = load i4 %fir_int_int_c_0_addr_4" [fir.cpp:35]   --->   Operation 961 'load' 'fir_int_int_c_0_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 962 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_4 = load i4 %fir_int_int_c_1_addr_4" [fir.cpp:35]   --->   Operation 962 'load' 'fir_int_int_c_1_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 963 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_4 = load i4 %fir_int_int_c_2_addr_4" [fir.cpp:35]   --->   Operation 963 'load' 'fir_int_int_c_2_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 964 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_4 = load i4 %fir_int_int_c_3_addr_4" [fir.cpp:35]   --->   Operation 964 'load' 'fir_int_int_c_3_load_4' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 965 [1/1] (2.30ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_4_load_4, i32 %fir_int_int_c_5_load_4, i32 %fir_int_int_c_6_load_4, i32 %fir_int_int_c_7_load_4, i32 %fir_int_int_c_0_load_4, i32 %fir_int_int_c_1_load_4, i32 %fir_int_int_c_2_load_4, i32 %fir_int_int_c_3_load_4, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 965 'mux' 'tmp_5' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 966 [1/2] (2.32ns)   --->   "%shift_reg_10_load_20 = load i3 %shift_reg_10_addr_21" [fir.cpp:35]   --->   Operation 966 'load' 'shift_reg_10_load_20' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 967 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 967 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 968 [1/2] (2.32ns)   --->   "%shift_reg_9_load_20 = load i3 %shift_reg_9_addr_21" [fir.cpp:35]   --->   Operation 968 'load' 'shift_reg_9_load_20' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 969 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 969 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 970 [1/2] (2.32ns)   --->   "%shift_reg_8_load_20 = load i3 %shift_reg_8_addr_21" [fir.cpp:35]   --->   Operation 970 'load' 'shift_reg_8_load_20' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 971 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 971 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 972 [1/2] (2.32ns)   --->   "%shift_reg_7_load_20 = load i3 %shift_reg_7_addr_21" [fir.cpp:35]   --->   Operation 972 'load' 'shift_reg_7_load_20' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 973 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 973 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 974 [1/2] (2.32ns)   --->   "%shift_reg_6_load_20 = load i3 %shift_reg_6_addr_21" [fir.cpp:35]   --->   Operation 974 'load' 'shift_reg_6_load_20' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 975 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 975 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 976 [1/2] (2.32ns)   --->   "%shift_reg_5_load_20 = load i3 %shift_reg_5_addr_21" [fir.cpp:35]   --->   Operation 976 'load' 'shift_reg_5_load_20' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 977 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 977 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 978 [1/2] (2.32ns)   --->   "%shift_reg_4_load_20 = load i3 %shift_reg_4_addr_21" [fir.cpp:35]   --->   Operation 978 'load' 'shift_reg_4_load_20' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 979 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 979 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 980 [1/2] (2.32ns)   --->   "%shift_reg_3_load_20 = load i3 %shift_reg_3_addr_21" [fir.cpp:35]   --->   Operation 980 'load' 'shift_reg_3_load_20' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 981 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 981 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 982 [1/2] (2.32ns)   --->   "%shift_reg_2_load_20 = load i3 %shift_reg_2_addr_21" [fir.cpp:35]   --->   Operation 982 'load' 'shift_reg_2_load_20' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 983 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 983 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 984 [1/2] (2.32ns)   --->   "%shift_reg_1_load_20 = load i3 %shift_reg_1_addr_21" [fir.cpp:35]   --->   Operation 984 'load' 'shift_reg_1_load_20' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 985 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 985 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 986 [1/2] (2.32ns)   --->   "%shift_reg_0_load_20 = load i3 %shift_reg_0_addr_21" [fir.cpp:35]   --->   Operation 986 'load' 'shift_reg_0_load_20' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 987 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 987 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 988 [1/2] (2.32ns)   --->   "%shift_reg_16_load_20 = load i3 %shift_reg_16_addr_21" [fir.cpp:35]   --->   Operation 988 'load' 'shift_reg_16_load_20' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 989 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 989 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 990 [1/2] (2.32ns)   --->   "%shift_reg_15_load_20 = load i3 %shift_reg_15_addr_21" [fir.cpp:35]   --->   Operation 990 'load' 'shift_reg_15_load_20' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 991 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 991 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 992 [1/2] (2.32ns)   --->   "%shift_reg_14_load_20 = load i3 %shift_reg_14_addr_21" [fir.cpp:35]   --->   Operation 992 'load' 'shift_reg_14_load_20' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 993 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 993 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 994 [1/2] (2.32ns)   --->   "%shift_reg_13_load_20 = load i3 %shift_reg_13_addr_21" [fir.cpp:35]   --->   Operation 994 'load' 'shift_reg_13_load_20' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 995 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 995 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 996 [1/2] (2.32ns)   --->   "%shift_reg_12_load_20 = load i3 %shift_reg_12_addr_21" [fir.cpp:35]   --->   Operation 996 'load' 'shift_reg_12_load_20' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 997 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 997 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 998 [1/2] (2.32ns)   --->   "%shift_reg_11_load_20 = load i3 %shift_reg_11_addr_21" [fir.cpp:35]   --->   Operation 998 'load' 'shift_reg_11_load_20' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 999 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1227" [fir.cpp:35]   --->   Operation 999 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1000 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_5 = load i4 %fir_int_int_c_3_addr_5" [fir.cpp:35]   --->   Operation 1000 'load' 'fir_int_int_c_3_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1001 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_5 = load i4 %fir_int_int_c_4_addr_5" [fir.cpp:35]   --->   Operation 1001 'load' 'fir_int_int_c_4_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1002 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_5 = load i4 %fir_int_int_c_5_addr_5" [fir.cpp:35]   --->   Operation 1002 'load' 'fir_int_int_c_5_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1003 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_5 = load i4 %fir_int_int_c_6_addr_5" [fir.cpp:35]   --->   Operation 1003 'load' 'fir_int_int_c_6_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1004 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_5 = load i4 %fir_int_int_c_7_addr_5" [fir.cpp:35]   --->   Operation 1004 'load' 'fir_int_int_c_7_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1005 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_5 = load i4 %fir_int_int_c_0_addr_5" [fir.cpp:35]   --->   Operation 1005 'load' 'fir_int_int_c_0_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1006 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_5 = load i4 %fir_int_int_c_1_addr_5" [fir.cpp:35]   --->   Operation 1006 'load' 'fir_int_int_c_1_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1007 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_5 = load i4 %fir_int_int_c_2_addr_5" [fir.cpp:35]   --->   Operation 1007 'load' 'fir_int_int_c_2_load_5' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1008 [1/1] (2.30ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_3_load_5, i32 %fir_int_int_c_4_load_5, i32 %fir_int_int_c_5_load_5, i32 %fir_int_int_c_6_load_5, i32 %fir_int_int_c_7_load_5, i32 %fir_int_int_c_0_load_5, i32 %fir_int_int_c_1_load_5, i32 %fir_int_int_c_2_load_5, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1008 'mux' 'tmp_6' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1009 [1/2] (2.32ns)   --->   "%shift_reg_9_load_21 = load i3 %shift_reg_9_addr_22" [fir.cpp:35]   --->   Operation 1009 'load' 'shift_reg_9_load_21' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1010 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1010 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1011 [1/2] (2.32ns)   --->   "%shift_reg_8_load_21 = load i3 %shift_reg_8_addr_22" [fir.cpp:35]   --->   Operation 1011 'load' 'shift_reg_8_load_21' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1012 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1012 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1013 [1/2] (2.32ns)   --->   "%shift_reg_7_load_21 = load i3 %shift_reg_7_addr_22" [fir.cpp:35]   --->   Operation 1013 'load' 'shift_reg_7_load_21' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1014 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1014 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1015 [1/2] (2.32ns)   --->   "%shift_reg_6_load_21 = load i3 %shift_reg_6_addr_22" [fir.cpp:35]   --->   Operation 1015 'load' 'shift_reg_6_load_21' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1016 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1016 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1017 [1/2] (2.32ns)   --->   "%shift_reg_5_load_21 = load i3 %shift_reg_5_addr_22" [fir.cpp:35]   --->   Operation 1017 'load' 'shift_reg_5_load_21' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1018 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1018 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1019 [1/2] (2.32ns)   --->   "%shift_reg_4_load_21 = load i3 %shift_reg_4_addr_22" [fir.cpp:35]   --->   Operation 1019 'load' 'shift_reg_4_load_21' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1020 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1020 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1021 [1/2] (2.32ns)   --->   "%shift_reg_3_load_21 = load i3 %shift_reg_3_addr_22" [fir.cpp:35]   --->   Operation 1021 'load' 'shift_reg_3_load_21' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1022 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1022 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1023 [1/2] (2.32ns)   --->   "%shift_reg_2_load_21 = load i3 %shift_reg_2_addr_22" [fir.cpp:35]   --->   Operation 1023 'load' 'shift_reg_2_load_21' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1024 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1024 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1025 [1/2] (2.32ns)   --->   "%shift_reg_1_load_21 = load i3 %shift_reg_1_addr_22" [fir.cpp:35]   --->   Operation 1025 'load' 'shift_reg_1_load_21' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1026 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1026 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1027 [1/2] (2.32ns)   --->   "%shift_reg_0_load_21 = load i3 %shift_reg_0_addr_22" [fir.cpp:35]   --->   Operation 1027 'load' 'shift_reg_0_load_21' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1028 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1028 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1029 [1/2] (2.32ns)   --->   "%shift_reg_16_load_21 = load i3 %shift_reg_16_addr_22" [fir.cpp:35]   --->   Operation 1029 'load' 'shift_reg_16_load_21' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1030 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1030 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1031 [1/2] (2.32ns)   --->   "%shift_reg_15_load_21 = load i3 %shift_reg_15_addr_22" [fir.cpp:35]   --->   Operation 1031 'load' 'shift_reg_15_load_21' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1032 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1032 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1033 [1/2] (2.32ns)   --->   "%shift_reg_14_load_21 = load i3 %shift_reg_14_addr_22" [fir.cpp:35]   --->   Operation 1033 'load' 'shift_reg_14_load_21' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1034 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1034 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1035 [1/2] (2.32ns)   --->   "%shift_reg_13_load_21 = load i3 %shift_reg_13_addr_22" [fir.cpp:35]   --->   Operation 1035 'load' 'shift_reg_13_load_21' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1036 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1036 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1037 [1/2] (2.32ns)   --->   "%shift_reg_12_load_21 = load i3 %shift_reg_12_addr_22" [fir.cpp:35]   --->   Operation 1037 'load' 'shift_reg_12_load_21' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1038 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1038 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1039 [1/2] (2.32ns)   --->   "%shift_reg_11_load_21 = load i3 %shift_reg_11_addr_22" [fir.cpp:35]   --->   Operation 1039 'load' 'shift_reg_11_load_21' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1040 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1040 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1041 [1/2] (2.32ns)   --->   "%shift_reg_10_load_21 = load i3 %shift_reg_10_addr_22" [fir.cpp:35]   --->   Operation 1041 'load' 'shift_reg_10_load_21' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1042 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1190" [fir.cpp:35]   --->   Operation 1042 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1043 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_6 = load i4 %fir_int_int_c_2_addr_6" [fir.cpp:35]   --->   Operation 1043 'load' 'fir_int_int_c_2_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1044 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_6 = load i4 %fir_int_int_c_3_addr_6" [fir.cpp:35]   --->   Operation 1044 'load' 'fir_int_int_c_3_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1045 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_6 = load i4 %fir_int_int_c_4_addr_6" [fir.cpp:35]   --->   Operation 1045 'load' 'fir_int_int_c_4_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1046 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_6 = load i4 %fir_int_int_c_5_addr_6" [fir.cpp:35]   --->   Operation 1046 'load' 'fir_int_int_c_5_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1047 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_6 = load i4 %fir_int_int_c_6_addr_6" [fir.cpp:35]   --->   Operation 1047 'load' 'fir_int_int_c_6_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1048 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_6 = load i4 %fir_int_int_c_7_addr_6" [fir.cpp:35]   --->   Operation 1048 'load' 'fir_int_int_c_7_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1049 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_6 = load i4 %fir_int_int_c_0_addr_6" [fir.cpp:35]   --->   Operation 1049 'load' 'fir_int_int_c_0_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1050 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_6 = load i4 %fir_int_int_c_1_addr_6" [fir.cpp:35]   --->   Operation 1050 'load' 'fir_int_int_c_1_load_6' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1051 [1/1] (2.30ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_2_load_6, i32 %fir_int_int_c_3_load_6, i32 %fir_int_int_c_4_load_6, i32 %fir_int_int_c_5_load_6, i32 %fir_int_int_c_6_load_6, i32 %fir_int_int_c_7_load_6, i32 %fir_int_int_c_0_load_6, i32 %fir_int_int_c_1_load_6, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1051 'mux' 'tmp_7' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1052 [1/2] (2.32ns)   --->   "%shift_reg_8_load_22 = load i3 %shift_reg_8_addr_23" [fir.cpp:35]   --->   Operation 1052 'load' 'shift_reg_8_load_22' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1053 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1053 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1054 [1/2] (2.32ns)   --->   "%shift_reg_7_load_22 = load i3 %shift_reg_7_addr_23" [fir.cpp:35]   --->   Operation 1054 'load' 'shift_reg_7_load_22' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1055 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1055 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1056 [1/2] (2.32ns)   --->   "%shift_reg_6_load_22 = load i3 %shift_reg_6_addr_23" [fir.cpp:35]   --->   Operation 1056 'load' 'shift_reg_6_load_22' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1057 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1057 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1058 [1/2] (2.32ns)   --->   "%shift_reg_5_load_22 = load i3 %shift_reg_5_addr_23" [fir.cpp:35]   --->   Operation 1058 'load' 'shift_reg_5_load_22' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1059 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1059 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1060 [1/2] (2.32ns)   --->   "%shift_reg_4_load_22 = load i3 %shift_reg_4_addr_23" [fir.cpp:35]   --->   Operation 1060 'load' 'shift_reg_4_load_22' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1061 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1061 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1062 [1/2] (2.32ns)   --->   "%shift_reg_3_load_22 = load i3 %shift_reg_3_addr_23" [fir.cpp:35]   --->   Operation 1062 'load' 'shift_reg_3_load_22' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1063 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1063 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1064 [1/2] (2.32ns)   --->   "%shift_reg_2_load_22 = load i3 %shift_reg_2_addr_23" [fir.cpp:35]   --->   Operation 1064 'load' 'shift_reg_2_load_22' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1065 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1065 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1066 [1/2] (2.32ns)   --->   "%shift_reg_1_load_22 = load i3 %shift_reg_1_addr_23" [fir.cpp:35]   --->   Operation 1066 'load' 'shift_reg_1_load_22' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1067 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1067 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1068 [1/2] (2.32ns)   --->   "%shift_reg_0_load_22 = load i3 %shift_reg_0_addr_23" [fir.cpp:35]   --->   Operation 1068 'load' 'shift_reg_0_load_22' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1069 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1069 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1070 [1/2] (2.32ns)   --->   "%shift_reg_16_load_22 = load i3 %shift_reg_16_addr_23" [fir.cpp:35]   --->   Operation 1070 'load' 'shift_reg_16_load_22' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1071 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1071 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1072 [1/2] (2.32ns)   --->   "%shift_reg_15_load_22 = load i3 %shift_reg_15_addr_23" [fir.cpp:35]   --->   Operation 1072 'load' 'shift_reg_15_load_22' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1073 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1073 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1074 [1/2] (2.32ns)   --->   "%shift_reg_14_load_22 = load i3 %shift_reg_14_addr_23" [fir.cpp:35]   --->   Operation 1074 'load' 'shift_reg_14_load_22' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1075 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1075 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1076 [1/2] (2.32ns)   --->   "%shift_reg_13_load_22 = load i3 %shift_reg_13_addr_23" [fir.cpp:35]   --->   Operation 1076 'load' 'shift_reg_13_load_22' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1077 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1077 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1078 [1/2] (2.32ns)   --->   "%shift_reg_12_load_22 = load i3 %shift_reg_12_addr_23" [fir.cpp:35]   --->   Operation 1078 'load' 'shift_reg_12_load_22' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1079 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1079 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1080 [1/2] (2.32ns)   --->   "%shift_reg_11_load_22 = load i3 %shift_reg_11_addr_23" [fir.cpp:35]   --->   Operation 1080 'load' 'shift_reg_11_load_22' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1081 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1081 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1082 [1/2] (2.32ns)   --->   "%shift_reg_10_load_22 = load i3 %shift_reg_10_addr_23" [fir.cpp:35]   --->   Operation 1082 'load' 'shift_reg_10_load_22' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1083 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1083 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1084 [1/2] (2.32ns)   --->   "%shift_reg_9_load_22 = load i3 %shift_reg_9_addr_23" [fir.cpp:35]   --->   Operation 1084 'load' 'shift_reg_9_load_22' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1085 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1153" [fir.cpp:35]   --->   Operation 1085 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1086 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_7 = load i4 %fir_int_int_c_1_addr_7" [fir.cpp:35]   --->   Operation 1086 'load' 'fir_int_int_c_1_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1087 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_7 = load i4 %fir_int_int_c_2_addr_7" [fir.cpp:35]   --->   Operation 1087 'load' 'fir_int_int_c_2_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1088 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_7 = load i4 %fir_int_int_c_3_addr_7" [fir.cpp:35]   --->   Operation 1088 'load' 'fir_int_int_c_3_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1089 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_7 = load i4 %fir_int_int_c_4_addr_7" [fir.cpp:35]   --->   Operation 1089 'load' 'fir_int_int_c_4_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1090 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_7 = load i4 %fir_int_int_c_5_addr_7" [fir.cpp:35]   --->   Operation 1090 'load' 'fir_int_int_c_5_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1091 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_7 = load i4 %fir_int_int_c_6_addr_7" [fir.cpp:35]   --->   Operation 1091 'load' 'fir_int_int_c_6_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1092 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_7 = load i4 %fir_int_int_c_7_addr_7" [fir.cpp:35]   --->   Operation 1092 'load' 'fir_int_int_c_7_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1093 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_7 = load i4 %fir_int_int_c_0_addr_7" [fir.cpp:35]   --->   Operation 1093 'load' 'fir_int_int_c_0_load_7' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1094 [1/1] (2.30ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_1_load_7, i32 %fir_int_int_c_2_load_7, i32 %fir_int_int_c_3_load_7, i32 %fir_int_int_c_4_load_7, i32 %fir_int_int_c_5_load_7, i32 %fir_int_int_c_6_load_7, i32 %fir_int_int_c_7_load_7, i32 %fir_int_int_c_0_load_7, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1094 'mux' 'tmp_8' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1095 [1/1] (1.87ns)   --->   "%add_ln35_7 = add i7 %trunc_ln32, i7 120" [fir.cpp:35]   --->   Operation 1095 'add' 'add_ln35_7' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1096 [2/2] (2.32ns)   --->   "%shift_reg_7_load_23 = load i3 %shift_reg_7_addr_24" [fir.cpp:35]   --->   Operation 1096 'load' 'shift_reg_7_load_23' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1097 [2/2] (2.32ns)   --->   "%shift_reg_6_load_23 = load i3 %shift_reg_6_addr_24" [fir.cpp:35]   --->   Operation 1097 'load' 'shift_reg_6_load_23' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1098 [2/2] (2.32ns)   --->   "%shift_reg_5_load_23 = load i3 %shift_reg_5_addr_24" [fir.cpp:35]   --->   Operation 1098 'load' 'shift_reg_5_load_23' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1099 [2/2] (2.32ns)   --->   "%shift_reg_4_load_23 = load i3 %shift_reg_4_addr_24" [fir.cpp:35]   --->   Operation 1099 'load' 'shift_reg_4_load_23' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1100 [2/2] (2.32ns)   --->   "%shift_reg_3_load_23 = load i3 %shift_reg_3_addr_24" [fir.cpp:35]   --->   Operation 1100 'load' 'shift_reg_3_load_23' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1101 [2/2] (2.32ns)   --->   "%shift_reg_2_load_23 = load i3 %shift_reg_2_addr_24" [fir.cpp:35]   --->   Operation 1101 'load' 'shift_reg_2_load_23' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1102 [2/2] (2.32ns)   --->   "%shift_reg_1_load_23 = load i3 %shift_reg_1_addr_24" [fir.cpp:35]   --->   Operation 1102 'load' 'shift_reg_1_load_23' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1103 [2/2] (2.32ns)   --->   "%shift_reg_0_load_23 = load i3 %shift_reg_0_addr_24" [fir.cpp:35]   --->   Operation 1103 'load' 'shift_reg_0_load_23' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1104 [2/2] (2.32ns)   --->   "%shift_reg_16_load_23 = load i3 %shift_reg_16_addr_24" [fir.cpp:35]   --->   Operation 1104 'load' 'shift_reg_16_load_23' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1105 [2/2] (2.32ns)   --->   "%shift_reg_15_load_23 = load i3 %shift_reg_15_addr_24" [fir.cpp:35]   --->   Operation 1105 'load' 'shift_reg_15_load_23' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1106 [2/2] (2.32ns)   --->   "%shift_reg_14_load_23 = load i3 %shift_reg_14_addr_24" [fir.cpp:35]   --->   Operation 1106 'load' 'shift_reg_14_load_23' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1107 [2/2] (2.32ns)   --->   "%shift_reg_13_load_23 = load i3 %shift_reg_13_addr_24" [fir.cpp:35]   --->   Operation 1107 'load' 'shift_reg_13_load_23' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1108 [2/2] (2.32ns)   --->   "%shift_reg_12_load_23 = load i3 %shift_reg_12_addr_24" [fir.cpp:35]   --->   Operation 1108 'load' 'shift_reg_12_load_23' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1109 [2/2] (2.32ns)   --->   "%shift_reg_11_load_23 = load i3 %shift_reg_11_addr_24" [fir.cpp:35]   --->   Operation 1109 'load' 'shift_reg_11_load_23' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1110 [2/2] (2.32ns)   --->   "%shift_reg_10_load_23 = load i3 %shift_reg_10_addr_24" [fir.cpp:35]   --->   Operation 1110 'load' 'shift_reg_10_load_23' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1111 [2/2] (2.32ns)   --->   "%shift_reg_9_load_23 = load i3 %shift_reg_9_addr_24" [fir.cpp:35]   --->   Operation 1111 'load' 'shift_reg_9_load_23' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1112 [2/2] (2.32ns)   --->   "%shift_reg_8_load_23 = load i3 %shift_reg_8_addr_24" [fir.cpp:35]   --->   Operation 1112 'load' 'shift_reg_8_load_23' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1113 [1/1] (0.00ns)   --->   "%lshr_ln35_8 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_7, i32 3, i32 6" [fir.cpp:35]   --->   Operation 1113 'partselect' 'lshr_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i4 %lshr_ln35_8" [fir.cpp:35]   --->   Operation 1114 'zext' 'zext_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1115 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_8 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1115 'getelementptr' 'fir_int_int_c_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1116 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_8 = load i4 %fir_int_int_c_0_addr_8" [fir.cpp:35]   --->   Operation 1116 'load' 'fir_int_int_c_0_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1117 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_8 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1117 'getelementptr' 'fir_int_int_c_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1118 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_8 = load i4 %fir_int_int_c_1_addr_8" [fir.cpp:35]   --->   Operation 1118 'load' 'fir_int_int_c_1_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1119 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_8 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1119 'getelementptr' 'fir_int_int_c_2_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1120 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_8 = load i4 %fir_int_int_c_2_addr_8" [fir.cpp:35]   --->   Operation 1120 'load' 'fir_int_int_c_2_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1121 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_8 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1121 'getelementptr' 'fir_int_int_c_3_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1122 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_8 = load i4 %fir_int_int_c_3_addr_8" [fir.cpp:35]   --->   Operation 1122 'load' 'fir_int_int_c_3_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1123 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_8 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1123 'getelementptr' 'fir_int_int_c_4_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1124 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_8 = load i4 %fir_int_int_c_4_addr_8" [fir.cpp:35]   --->   Operation 1124 'load' 'fir_int_int_c_4_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1125 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_8 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1125 'getelementptr' 'fir_int_int_c_5_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1126 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_8 = load i4 %fir_int_int_c_5_addr_8" [fir.cpp:35]   --->   Operation 1126 'load' 'fir_int_int_c_5_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1127 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_8 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1127 'getelementptr' 'fir_int_int_c_6_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1128 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_8 = load i4 %fir_int_int_c_6_addr_8" [fir.cpp:35]   --->   Operation 1128 'load' 'fir_int_int_c_6_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1129 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_8 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_9" [fir.cpp:35]   --->   Operation 1129 'getelementptr' 'fir_int_int_c_7_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1130 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_8 = load i4 %fir_int_int_c_7_addr_8" [fir.cpp:35]   --->   Operation 1130 'load' 'fir_int_int_c_7_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1131 [1/1] (1.87ns)   --->   "%add_ln35_8 = add i7 %trunc_ln32, i7 119" [fir.cpp:35]   --->   Operation 1131 'add' 'add_ln35_8' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1132 [2/2] (2.32ns)   --->   "%shift_reg_6_load_24 = load i3 %shift_reg_6_addr_25" [fir.cpp:35]   --->   Operation 1132 'load' 'shift_reg_6_load_24' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1133 [2/2] (2.32ns)   --->   "%shift_reg_5_load_24 = load i3 %shift_reg_5_addr_25" [fir.cpp:35]   --->   Operation 1133 'load' 'shift_reg_5_load_24' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1134 [2/2] (2.32ns)   --->   "%shift_reg_4_load_24 = load i3 %shift_reg_4_addr_25" [fir.cpp:35]   --->   Operation 1134 'load' 'shift_reg_4_load_24' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1135 [2/2] (2.32ns)   --->   "%shift_reg_3_load_24 = load i3 %shift_reg_3_addr_25" [fir.cpp:35]   --->   Operation 1135 'load' 'shift_reg_3_load_24' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1136 [2/2] (2.32ns)   --->   "%shift_reg_2_load_24 = load i3 %shift_reg_2_addr_25" [fir.cpp:35]   --->   Operation 1136 'load' 'shift_reg_2_load_24' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1137 [2/2] (2.32ns)   --->   "%shift_reg_1_load_24 = load i3 %shift_reg_1_addr_25" [fir.cpp:35]   --->   Operation 1137 'load' 'shift_reg_1_load_24' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1138 [2/2] (2.32ns)   --->   "%shift_reg_0_load_24 = load i3 %shift_reg_0_addr_25" [fir.cpp:35]   --->   Operation 1138 'load' 'shift_reg_0_load_24' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1139 [2/2] (2.32ns)   --->   "%shift_reg_16_load_24 = load i3 %shift_reg_16_addr_25" [fir.cpp:35]   --->   Operation 1139 'load' 'shift_reg_16_load_24' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1140 [2/2] (2.32ns)   --->   "%shift_reg_15_load_24 = load i3 %shift_reg_15_addr_25" [fir.cpp:35]   --->   Operation 1140 'load' 'shift_reg_15_load_24' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1141 [2/2] (2.32ns)   --->   "%shift_reg_14_load_24 = load i3 %shift_reg_14_addr_25" [fir.cpp:35]   --->   Operation 1141 'load' 'shift_reg_14_load_24' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1142 [2/2] (2.32ns)   --->   "%shift_reg_13_load_24 = load i3 %shift_reg_13_addr_25" [fir.cpp:35]   --->   Operation 1142 'load' 'shift_reg_13_load_24' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1143 [2/2] (2.32ns)   --->   "%shift_reg_12_load_24 = load i3 %shift_reg_12_addr_25" [fir.cpp:35]   --->   Operation 1143 'load' 'shift_reg_12_load_24' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1144 [2/2] (2.32ns)   --->   "%shift_reg_11_load_24 = load i3 %shift_reg_11_addr_25" [fir.cpp:35]   --->   Operation 1144 'load' 'shift_reg_11_load_24' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1145 [2/2] (2.32ns)   --->   "%shift_reg_10_load_24 = load i3 %shift_reg_10_addr_25" [fir.cpp:35]   --->   Operation 1145 'load' 'shift_reg_10_load_24' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1146 [2/2] (2.32ns)   --->   "%shift_reg_9_load_24 = load i3 %shift_reg_9_addr_25" [fir.cpp:35]   --->   Operation 1146 'load' 'shift_reg_9_load_24' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1147 [2/2] (2.32ns)   --->   "%shift_reg_8_load_24 = load i3 %shift_reg_8_addr_25" [fir.cpp:35]   --->   Operation 1147 'load' 'shift_reg_8_load_24' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1148 [2/2] (2.32ns)   --->   "%shift_reg_7_load_24 = load i3 %shift_reg_7_addr_25" [fir.cpp:35]   --->   Operation 1148 'load' 'shift_reg_7_load_24' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1149 [1/1] (0.00ns)   --->   "%lshr_ln35_9 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_8, i32 3, i32 6" [fir.cpp:35]   --->   Operation 1149 'partselect' 'lshr_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1150 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i4 %lshr_ln35_9" [fir.cpp:35]   --->   Operation 1150 'zext' 'zext_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1151 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_9 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1151 'getelementptr' 'fir_int_int_c_7_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1152 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_9 = load i4 %fir_int_int_c_7_addr_9" [fir.cpp:35]   --->   Operation 1152 'load' 'fir_int_int_c_7_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1153 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_9 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1153 'getelementptr' 'fir_int_int_c_0_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1154 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_9 = load i4 %fir_int_int_c_0_addr_9" [fir.cpp:35]   --->   Operation 1154 'load' 'fir_int_int_c_0_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1155 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_9 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1155 'getelementptr' 'fir_int_int_c_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1156 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_9 = load i4 %fir_int_int_c_1_addr_9" [fir.cpp:35]   --->   Operation 1156 'load' 'fir_int_int_c_1_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1157 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_9 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1157 'getelementptr' 'fir_int_int_c_2_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1158 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_9 = load i4 %fir_int_int_c_2_addr_9" [fir.cpp:35]   --->   Operation 1158 'load' 'fir_int_int_c_2_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1159 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_9 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1159 'getelementptr' 'fir_int_int_c_3_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1160 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_9 = load i4 %fir_int_int_c_3_addr_9" [fir.cpp:35]   --->   Operation 1160 'load' 'fir_int_int_c_3_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1161 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_9 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1161 'getelementptr' 'fir_int_int_c_4_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1162 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_9 = load i4 %fir_int_int_c_4_addr_9" [fir.cpp:35]   --->   Operation 1162 'load' 'fir_int_int_c_4_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1163 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_9 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1163 'getelementptr' 'fir_int_int_c_5_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1164 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_9 = load i4 %fir_int_int_c_5_addr_9" [fir.cpp:35]   --->   Operation 1164 'load' 'fir_int_int_c_5_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1165 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_9 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_10" [fir.cpp:35]   --->   Operation 1165 'getelementptr' 'fir_int_int_c_6_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1166 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_9 = load i4 %fir_int_int_c_6_addr_9" [fir.cpp:35]   --->   Operation 1166 'load' 'fir_int_int_c_6_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1167 [1/1] (1.87ns)   --->   "%add_ln35_9 = add i7 %trunc_ln32, i7 118" [fir.cpp:35]   --->   Operation 1167 'add' 'add_ln35_9' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1168 [2/2] (2.32ns)   --->   "%shift_reg_5_load_25 = load i3 %shift_reg_5_addr_26" [fir.cpp:35]   --->   Operation 1168 'load' 'shift_reg_5_load_25' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1169 [2/2] (2.32ns)   --->   "%shift_reg_4_load_25 = load i3 %shift_reg_4_addr_26" [fir.cpp:35]   --->   Operation 1169 'load' 'shift_reg_4_load_25' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1170 [2/2] (2.32ns)   --->   "%shift_reg_3_load_25 = load i3 %shift_reg_3_addr_26" [fir.cpp:35]   --->   Operation 1170 'load' 'shift_reg_3_load_25' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1171 [2/2] (2.32ns)   --->   "%shift_reg_2_load_25 = load i3 %shift_reg_2_addr_26" [fir.cpp:35]   --->   Operation 1171 'load' 'shift_reg_2_load_25' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1172 [2/2] (2.32ns)   --->   "%shift_reg_1_load_25 = load i3 %shift_reg_1_addr_26" [fir.cpp:35]   --->   Operation 1172 'load' 'shift_reg_1_load_25' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1173 [2/2] (2.32ns)   --->   "%shift_reg_0_load_25 = load i3 %shift_reg_0_addr_26" [fir.cpp:35]   --->   Operation 1173 'load' 'shift_reg_0_load_25' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1174 [2/2] (2.32ns)   --->   "%shift_reg_16_load_25 = load i3 %shift_reg_16_addr_26" [fir.cpp:35]   --->   Operation 1174 'load' 'shift_reg_16_load_25' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1175 [2/2] (2.32ns)   --->   "%shift_reg_15_load_25 = load i3 %shift_reg_15_addr_26" [fir.cpp:35]   --->   Operation 1175 'load' 'shift_reg_15_load_25' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1176 [2/2] (2.32ns)   --->   "%shift_reg_14_load_25 = load i3 %shift_reg_14_addr_26" [fir.cpp:35]   --->   Operation 1176 'load' 'shift_reg_14_load_25' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1177 [2/2] (2.32ns)   --->   "%shift_reg_13_load_25 = load i3 %shift_reg_13_addr_26" [fir.cpp:35]   --->   Operation 1177 'load' 'shift_reg_13_load_25' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1178 [2/2] (2.32ns)   --->   "%shift_reg_12_load_25 = load i3 %shift_reg_12_addr_26" [fir.cpp:35]   --->   Operation 1178 'load' 'shift_reg_12_load_25' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1179 [2/2] (2.32ns)   --->   "%shift_reg_11_load_25 = load i3 %shift_reg_11_addr_26" [fir.cpp:35]   --->   Operation 1179 'load' 'shift_reg_11_load_25' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1180 [2/2] (2.32ns)   --->   "%shift_reg_10_load_25 = load i3 %shift_reg_10_addr_26" [fir.cpp:35]   --->   Operation 1180 'load' 'shift_reg_10_load_25' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1181 [2/2] (2.32ns)   --->   "%shift_reg_9_load_25 = load i3 %shift_reg_9_addr_26" [fir.cpp:35]   --->   Operation 1181 'load' 'shift_reg_9_load_25' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1182 [2/2] (2.32ns)   --->   "%shift_reg_8_load_25 = load i3 %shift_reg_8_addr_26" [fir.cpp:35]   --->   Operation 1182 'load' 'shift_reg_8_load_25' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1183 [2/2] (2.32ns)   --->   "%shift_reg_7_load_25 = load i3 %shift_reg_7_addr_26" [fir.cpp:35]   --->   Operation 1183 'load' 'shift_reg_7_load_25' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1184 [2/2] (2.32ns)   --->   "%shift_reg_6_load_25 = load i3 %shift_reg_6_addr_26" [fir.cpp:35]   --->   Operation 1184 'load' 'shift_reg_6_load_25' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%lshr_ln35_s = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_9, i32 3, i32 6" [fir.cpp:35]   --->   Operation 1185 'partselect' 'lshr_ln35_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i4 %lshr_ln35_s" [fir.cpp:35]   --->   Operation 1186 'zext' 'zext_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_10 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1187 'getelementptr' 'fir_int_int_c_6_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1188 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_10 = load i4 %fir_int_int_c_6_addr_10" [fir.cpp:35]   --->   Operation 1188 'load' 'fir_int_int_c_6_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1189 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_10 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1189 'getelementptr' 'fir_int_int_c_7_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1190 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_10 = load i4 %fir_int_int_c_7_addr_10" [fir.cpp:35]   --->   Operation 1190 'load' 'fir_int_int_c_7_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1191 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_10 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1191 'getelementptr' 'fir_int_int_c_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1192 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_10 = load i4 %fir_int_int_c_0_addr_10" [fir.cpp:35]   --->   Operation 1192 'load' 'fir_int_int_c_0_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_10 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1193 'getelementptr' 'fir_int_int_c_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1194 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_10 = load i4 %fir_int_int_c_1_addr_10" [fir.cpp:35]   --->   Operation 1194 'load' 'fir_int_int_c_1_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1195 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_10 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1195 'getelementptr' 'fir_int_int_c_2_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1196 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_10 = load i4 %fir_int_int_c_2_addr_10" [fir.cpp:35]   --->   Operation 1196 'load' 'fir_int_int_c_2_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1197 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_10 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1197 'getelementptr' 'fir_int_int_c_3_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1198 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_10 = load i4 %fir_int_int_c_3_addr_10" [fir.cpp:35]   --->   Operation 1198 'load' 'fir_int_int_c_3_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1199 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_10 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1199 'getelementptr' 'fir_int_int_c_4_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1200 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_10 = load i4 %fir_int_int_c_4_addr_10" [fir.cpp:35]   --->   Operation 1200 'load' 'fir_int_int_c_4_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1201 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_10 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_11" [fir.cpp:35]   --->   Operation 1201 'getelementptr' 'fir_int_int_c_5_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1202 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_10 = load i4 %fir_int_int_c_5_addr_10" [fir.cpp:35]   --->   Operation 1202 'load' 'fir_int_int_c_5_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1203 [1/1] (1.87ns)   --->   "%add_ln35_10 = add i7 %trunc_ln32, i7 117" [fir.cpp:35]   --->   Operation 1203 'add' 'add_ln35_10' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1204 [2/2] (2.32ns)   --->   "%shift_reg_4_load_26 = load i3 %shift_reg_4_addr_27" [fir.cpp:35]   --->   Operation 1204 'load' 'shift_reg_4_load_26' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1205 [2/2] (2.32ns)   --->   "%shift_reg_3_load_26 = load i3 %shift_reg_3_addr_27" [fir.cpp:35]   --->   Operation 1205 'load' 'shift_reg_3_load_26' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1206 [2/2] (2.32ns)   --->   "%shift_reg_2_load_26 = load i3 %shift_reg_2_addr_27" [fir.cpp:35]   --->   Operation 1206 'load' 'shift_reg_2_load_26' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1207 [2/2] (2.32ns)   --->   "%shift_reg_1_load_26 = load i3 %shift_reg_1_addr_27" [fir.cpp:35]   --->   Operation 1207 'load' 'shift_reg_1_load_26' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1208 [2/2] (2.32ns)   --->   "%shift_reg_0_load_26 = load i3 %shift_reg_0_addr_27" [fir.cpp:35]   --->   Operation 1208 'load' 'shift_reg_0_load_26' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1209 [2/2] (2.32ns)   --->   "%shift_reg_16_load_26 = load i3 %shift_reg_16_addr_27" [fir.cpp:35]   --->   Operation 1209 'load' 'shift_reg_16_load_26' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1210 [2/2] (2.32ns)   --->   "%shift_reg_15_load_26 = load i3 %shift_reg_15_addr_27" [fir.cpp:35]   --->   Operation 1210 'load' 'shift_reg_15_load_26' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1211 [2/2] (2.32ns)   --->   "%shift_reg_14_load_26 = load i3 %shift_reg_14_addr_27" [fir.cpp:35]   --->   Operation 1211 'load' 'shift_reg_14_load_26' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1212 [2/2] (2.32ns)   --->   "%shift_reg_13_load_26 = load i3 %shift_reg_13_addr_27" [fir.cpp:35]   --->   Operation 1212 'load' 'shift_reg_13_load_26' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1213 [2/2] (2.32ns)   --->   "%shift_reg_12_load_26 = load i3 %shift_reg_12_addr_27" [fir.cpp:35]   --->   Operation 1213 'load' 'shift_reg_12_load_26' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1214 [2/2] (2.32ns)   --->   "%shift_reg_11_load_26 = load i3 %shift_reg_11_addr_27" [fir.cpp:35]   --->   Operation 1214 'load' 'shift_reg_11_load_26' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1215 [2/2] (2.32ns)   --->   "%shift_reg_10_load_26 = load i3 %shift_reg_10_addr_27" [fir.cpp:35]   --->   Operation 1215 'load' 'shift_reg_10_load_26' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1216 [2/2] (2.32ns)   --->   "%shift_reg_9_load_26 = load i3 %shift_reg_9_addr_27" [fir.cpp:35]   --->   Operation 1216 'load' 'shift_reg_9_load_26' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1217 [2/2] (2.32ns)   --->   "%shift_reg_8_load_26 = load i3 %shift_reg_8_addr_27" [fir.cpp:35]   --->   Operation 1217 'load' 'shift_reg_8_load_26' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1218 [2/2] (2.32ns)   --->   "%shift_reg_7_load_26 = load i3 %shift_reg_7_addr_27" [fir.cpp:35]   --->   Operation 1218 'load' 'shift_reg_7_load_26' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1219 [2/2] (2.32ns)   --->   "%shift_reg_6_load_26 = load i3 %shift_reg_6_addr_27" [fir.cpp:35]   --->   Operation 1219 'load' 'shift_reg_6_load_26' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1220 [2/2] (2.32ns)   --->   "%shift_reg_5_load_26 = load i3 %shift_reg_5_addr_27" [fir.cpp:35]   --->   Operation 1220 'load' 'shift_reg_5_load_26' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%lshr_ln35_10 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %add_ln35_10, i32 3, i32 6" [fir.cpp:35]   --->   Operation 1221 'partselect' 'lshr_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i4 %lshr_ln35_10" [fir.cpp:35]   --->   Operation 1222 'zext' 'zext_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1223 [1/1] (0.00ns)   --->   "%fir_int_int_c_5_addr_11 = getelementptr i32 %fir_int_int_c_5, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1223 'getelementptr' 'fir_int_int_c_5_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1224 [2/2] (2.32ns)   --->   "%fir_int_int_c_5_load_11 = load i4 %fir_int_int_c_5_addr_11" [fir.cpp:35]   --->   Operation 1224 'load' 'fir_int_int_c_5_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1225 [1/1] (0.00ns)   --->   "%fir_int_int_c_6_addr_11 = getelementptr i32 %fir_int_int_c_6, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1225 'getelementptr' 'fir_int_int_c_6_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1226 [2/2] (2.32ns)   --->   "%fir_int_int_c_6_load_11 = load i4 %fir_int_int_c_6_addr_11" [fir.cpp:35]   --->   Operation 1226 'load' 'fir_int_int_c_6_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1227 [1/1] (0.00ns)   --->   "%fir_int_int_c_7_addr_11 = getelementptr i32 %fir_int_int_c_7, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1227 'getelementptr' 'fir_int_int_c_7_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1228 [2/2] (2.32ns)   --->   "%fir_int_int_c_7_load_11 = load i4 %fir_int_int_c_7_addr_11" [fir.cpp:35]   --->   Operation 1228 'load' 'fir_int_int_c_7_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1229 [1/1] (0.00ns)   --->   "%fir_int_int_c_0_addr_11 = getelementptr i32 %fir_int_int_c_0, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1229 'getelementptr' 'fir_int_int_c_0_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1230 [2/2] (2.32ns)   --->   "%fir_int_int_c_0_load_11 = load i4 %fir_int_int_c_0_addr_11" [fir.cpp:35]   --->   Operation 1230 'load' 'fir_int_int_c_0_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1231 [1/1] (0.00ns)   --->   "%fir_int_int_c_1_addr_11 = getelementptr i32 %fir_int_int_c_1, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1231 'getelementptr' 'fir_int_int_c_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1232 [2/2] (2.32ns)   --->   "%fir_int_int_c_1_load_11 = load i4 %fir_int_int_c_1_addr_11" [fir.cpp:35]   --->   Operation 1232 'load' 'fir_int_int_c_1_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1233 [1/1] (0.00ns)   --->   "%fir_int_int_c_2_addr_11 = getelementptr i32 %fir_int_int_c_2, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1233 'getelementptr' 'fir_int_int_c_2_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1234 [2/2] (2.32ns)   --->   "%fir_int_int_c_2_load_11 = load i4 %fir_int_int_c_2_addr_11" [fir.cpp:35]   --->   Operation 1234 'load' 'fir_int_int_c_2_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%fir_int_int_c_3_addr_11 = getelementptr i32 %fir_int_int_c_3, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1235 'getelementptr' 'fir_int_int_c_3_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1236 [2/2] (2.32ns)   --->   "%fir_int_int_c_3_load_11 = load i4 %fir_int_int_c_3_addr_11" [fir.cpp:35]   --->   Operation 1236 'load' 'fir_int_int_c_3_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1237 [1/1] (0.00ns)   --->   "%fir_int_int_c_4_addr_11 = getelementptr i32 %fir_int_int_c_4, i64 0, i64 %zext_ln35_12" [fir.cpp:35]   --->   Operation 1237 'getelementptr' 'fir_int_int_c_4_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1238 [2/2] (2.32ns)   --->   "%fir_int_int_c_4_load_11 = load i4 %fir_int_int_c_4_addr_11" [fir.cpp:35]   --->   Operation 1238 'load' 'fir_int_int_c_4_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1239 [1/2] (2.32ns)   --->   "%shift_reg_3_load_27 = load i3 %shift_reg_3_addr_28" [fir.cpp:35]   --->   Operation 1239 'load' 'shift_reg_3_load_27' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1240 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1240 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1241 [1/2] (2.32ns)   --->   "%shift_reg_2_load_27 = load i3 %shift_reg_2_addr_28" [fir.cpp:35]   --->   Operation 1241 'load' 'shift_reg_2_load_27' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1242 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1242 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1243 [1/2] (2.32ns)   --->   "%shift_reg_1_load_27 = load i3 %shift_reg_1_addr_28" [fir.cpp:35]   --->   Operation 1243 'load' 'shift_reg_1_load_27' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1244 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1244 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1245 [1/2] (2.32ns)   --->   "%shift_reg_0_load_27 = load i3 %shift_reg_0_addr_28" [fir.cpp:35]   --->   Operation 1245 'load' 'shift_reg_0_load_27' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1246 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1246 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1247 [1/2] (2.32ns)   --->   "%shift_reg_16_load_27 = load i3 %shift_reg_16_addr_28" [fir.cpp:35]   --->   Operation 1247 'load' 'shift_reg_16_load_27' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1248 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1248 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1249 [1/2] (2.32ns)   --->   "%shift_reg_15_load_27 = load i3 %shift_reg_15_addr_28" [fir.cpp:35]   --->   Operation 1249 'load' 'shift_reg_15_load_27' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1250 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1250 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1251 [1/2] (2.32ns)   --->   "%shift_reg_14_load_27 = load i3 %shift_reg_14_addr_28" [fir.cpp:35]   --->   Operation 1251 'load' 'shift_reg_14_load_27' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1252 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1252 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1253 [1/2] (2.32ns)   --->   "%shift_reg_13_load_27 = load i3 %shift_reg_13_addr_28" [fir.cpp:35]   --->   Operation 1253 'load' 'shift_reg_13_load_27' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1254 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1254 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1255 [1/2] (2.32ns)   --->   "%shift_reg_12_load_27 = load i3 %shift_reg_12_addr_28" [fir.cpp:35]   --->   Operation 1255 'load' 'shift_reg_12_load_27' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1256 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1256 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1257 [1/2] (2.32ns)   --->   "%shift_reg_11_load_27 = load i3 %shift_reg_11_addr_28" [fir.cpp:35]   --->   Operation 1257 'load' 'shift_reg_11_load_27' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1258 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1258 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1259 [1/2] (2.32ns)   --->   "%shift_reg_10_load_27 = load i3 %shift_reg_10_addr_28" [fir.cpp:35]   --->   Operation 1259 'load' 'shift_reg_10_load_27' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1260 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1260 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1261 [1/2] (2.32ns)   --->   "%shift_reg_9_load_27 = load i3 %shift_reg_9_addr_28" [fir.cpp:35]   --->   Operation 1261 'load' 'shift_reg_9_load_27' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1262 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1262 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1263 [1/2] (2.32ns)   --->   "%shift_reg_8_load_27 = load i3 %shift_reg_8_addr_28" [fir.cpp:35]   --->   Operation 1263 'load' 'shift_reg_8_load_27' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1264 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1264 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1265 [1/2] (2.32ns)   --->   "%shift_reg_7_load_27 = load i3 %shift_reg_7_addr_28" [fir.cpp:35]   --->   Operation 1265 'load' 'shift_reg_7_load_27' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1266 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1266 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1267 [1/2] (2.32ns)   --->   "%shift_reg_6_load_27 = load i3 %shift_reg_6_addr_28" [fir.cpp:35]   --->   Operation 1267 'load' 'shift_reg_6_load_27' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1268 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1268 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1269 [1/2] (2.32ns)   --->   "%shift_reg_5_load_27 = load i3 %shift_reg_5_addr_28" [fir.cpp:35]   --->   Operation 1269 'load' 'shift_reg_5_load_27' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1270 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1270 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1271 [1/2] (2.32ns)   --->   "%shift_reg_4_load_27 = load i3 %shift_reg_4_addr_28" [fir.cpp:35]   --->   Operation 1271 'load' 'shift_reg_4_load_27' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1272 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split968" [fir.cpp:35]   --->   Operation 1272 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1273 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_12 = load i4 %fir_int_int_c_4_addr_12" [fir.cpp:35]   --->   Operation 1273 'load' 'fir_int_int_c_4_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1274 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_12 = load i4 %fir_int_int_c_5_addr_12" [fir.cpp:35]   --->   Operation 1274 'load' 'fir_int_int_c_5_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1275 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_12 = load i4 %fir_int_int_c_6_addr_12" [fir.cpp:35]   --->   Operation 1275 'load' 'fir_int_int_c_6_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1276 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_12 = load i4 %fir_int_int_c_7_addr_12" [fir.cpp:35]   --->   Operation 1276 'load' 'fir_int_int_c_7_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1277 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_12 = load i4 %fir_int_int_c_0_addr_12" [fir.cpp:35]   --->   Operation 1277 'load' 'fir_int_int_c_0_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1278 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_12 = load i4 %fir_int_int_c_1_addr_12" [fir.cpp:35]   --->   Operation 1278 'load' 'fir_int_int_c_1_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1279 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_12 = load i4 %fir_int_int_c_2_addr_12" [fir.cpp:35]   --->   Operation 1279 'load' 'fir_int_int_c_2_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1280 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_12 = load i4 %fir_int_int_c_3_addr_12" [fir.cpp:35]   --->   Operation 1280 'load' 'fir_int_int_c_3_load_12' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1281 [1/1] (2.30ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_4_load_12, i32 %fir_int_int_c_5_load_12, i32 %fir_int_int_c_6_load_12, i32 %fir_int_int_c_7_load_12, i32 %fir_int_int_c_0_load_12, i32 %fir_int_int_c_1_load_12, i32 %fir_int_int_c_2_load_12, i32 %fir_int_int_c_3_load_12, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1281 'mux' 'tmp_12' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1282 [1/2] (2.32ns)   --->   "%shift_reg_2_load_28 = load i3 %shift_reg_2_addr_29" [fir.cpp:35]   --->   Operation 1282 'load' 'shift_reg_2_load_28' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1283 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1283 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1284 [1/2] (2.32ns)   --->   "%shift_reg_1_load_28 = load i3 %shift_reg_1_addr_29" [fir.cpp:35]   --->   Operation 1284 'load' 'shift_reg_1_load_28' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1285 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1285 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1286 [1/2] (2.32ns)   --->   "%shift_reg_0_load_28 = load i3 %shift_reg_0_addr_29" [fir.cpp:35]   --->   Operation 1286 'load' 'shift_reg_0_load_28' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1287 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1287 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1288 [1/2] (2.32ns)   --->   "%shift_reg_16_load_28 = load i3 %shift_reg_16_addr_29" [fir.cpp:35]   --->   Operation 1288 'load' 'shift_reg_16_load_28' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1289 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1289 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1290 [1/2] (2.32ns)   --->   "%shift_reg_15_load_28 = load i3 %shift_reg_15_addr_29" [fir.cpp:35]   --->   Operation 1290 'load' 'shift_reg_15_load_28' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1291 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1291 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1292 [1/2] (2.32ns)   --->   "%shift_reg_14_load_28 = load i3 %shift_reg_14_addr_29" [fir.cpp:35]   --->   Operation 1292 'load' 'shift_reg_14_load_28' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1293 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1293 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1294 [1/2] (2.32ns)   --->   "%shift_reg_13_load_28 = load i3 %shift_reg_13_addr_29" [fir.cpp:35]   --->   Operation 1294 'load' 'shift_reg_13_load_28' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1295 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1295 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1296 [1/2] (2.32ns)   --->   "%shift_reg_12_load_28 = load i3 %shift_reg_12_addr_29" [fir.cpp:35]   --->   Operation 1296 'load' 'shift_reg_12_load_28' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1297 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1297 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1298 [1/2] (2.32ns)   --->   "%shift_reg_11_load_28 = load i3 %shift_reg_11_addr_29" [fir.cpp:35]   --->   Operation 1298 'load' 'shift_reg_11_load_28' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1299 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1299 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1300 [1/2] (2.32ns)   --->   "%shift_reg_10_load_28 = load i3 %shift_reg_10_addr_29" [fir.cpp:35]   --->   Operation 1300 'load' 'shift_reg_10_load_28' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1301 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1301 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1302 [1/2] (2.32ns)   --->   "%shift_reg_9_load_28 = load i3 %shift_reg_9_addr_29" [fir.cpp:35]   --->   Operation 1302 'load' 'shift_reg_9_load_28' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1303 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1303 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1304 [1/2] (2.32ns)   --->   "%shift_reg_8_load_28 = load i3 %shift_reg_8_addr_29" [fir.cpp:35]   --->   Operation 1304 'load' 'shift_reg_8_load_28' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1305 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1305 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1306 [1/2] (2.32ns)   --->   "%shift_reg_7_load_28 = load i3 %shift_reg_7_addr_29" [fir.cpp:35]   --->   Operation 1306 'load' 'shift_reg_7_load_28' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1307 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1307 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1308 [1/2] (2.32ns)   --->   "%shift_reg_6_load_28 = load i3 %shift_reg_6_addr_29" [fir.cpp:35]   --->   Operation 1308 'load' 'shift_reg_6_load_28' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1309 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1309 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1310 [1/2] (2.32ns)   --->   "%shift_reg_5_load_28 = load i3 %shift_reg_5_addr_29" [fir.cpp:35]   --->   Operation 1310 'load' 'shift_reg_5_load_28' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1311 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1311 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1312 [1/2] (2.32ns)   --->   "%shift_reg_4_load_28 = load i3 %shift_reg_4_addr_29" [fir.cpp:35]   --->   Operation 1312 'load' 'shift_reg_4_load_28' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1313 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1313 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1314 [1/2] (2.32ns)   --->   "%shift_reg_3_load_28 = load i3 %shift_reg_3_addr_29" [fir.cpp:35]   --->   Operation 1314 'load' 'shift_reg_3_load_28' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1315 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split931" [fir.cpp:35]   --->   Operation 1315 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1316 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_13 = load i4 %fir_int_int_c_3_addr_13" [fir.cpp:35]   --->   Operation 1316 'load' 'fir_int_int_c_3_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1317 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_13 = load i4 %fir_int_int_c_4_addr_13" [fir.cpp:35]   --->   Operation 1317 'load' 'fir_int_int_c_4_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1318 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_13 = load i4 %fir_int_int_c_5_addr_13" [fir.cpp:35]   --->   Operation 1318 'load' 'fir_int_int_c_5_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1319 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_13 = load i4 %fir_int_int_c_6_addr_13" [fir.cpp:35]   --->   Operation 1319 'load' 'fir_int_int_c_6_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1320 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_13 = load i4 %fir_int_int_c_7_addr_13" [fir.cpp:35]   --->   Operation 1320 'load' 'fir_int_int_c_7_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1321 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_13 = load i4 %fir_int_int_c_0_addr_13" [fir.cpp:35]   --->   Operation 1321 'load' 'fir_int_int_c_0_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1322 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_13 = load i4 %fir_int_int_c_1_addr_13" [fir.cpp:35]   --->   Operation 1322 'load' 'fir_int_int_c_1_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1323 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_13 = load i4 %fir_int_int_c_2_addr_13" [fir.cpp:35]   --->   Operation 1323 'load' 'fir_int_int_c_2_load_13' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1324 [1/1] (2.30ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_3_load_13, i32 %fir_int_int_c_4_load_13, i32 %fir_int_int_c_5_load_13, i32 %fir_int_int_c_6_load_13, i32 %fir_int_int_c_7_load_13, i32 %fir_int_int_c_0_load_13, i32 %fir_int_int_c_1_load_13, i32 %fir_int_int_c_2_load_13, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1324 'mux' 'tmp_13' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1325 [1/2] (2.32ns)   --->   "%shift_reg_1_load_29 = load i3 %shift_reg_1_addr_30" [fir.cpp:35]   --->   Operation 1325 'load' 'shift_reg_1_load_29' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1326 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1326 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1327 [1/2] (2.32ns)   --->   "%shift_reg_0_load_29 = load i3 %shift_reg_0_addr_30" [fir.cpp:35]   --->   Operation 1327 'load' 'shift_reg_0_load_29' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1328 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1328 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1329 [1/2] (2.32ns)   --->   "%shift_reg_16_load_29 = load i3 %shift_reg_16_addr_30" [fir.cpp:35]   --->   Operation 1329 'load' 'shift_reg_16_load_29' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1330 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1330 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1331 [1/2] (2.32ns)   --->   "%shift_reg_15_load_29 = load i3 %shift_reg_15_addr_30" [fir.cpp:35]   --->   Operation 1331 'load' 'shift_reg_15_load_29' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1332 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1332 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1333 [1/2] (2.32ns)   --->   "%shift_reg_14_load_29 = load i3 %shift_reg_14_addr_30" [fir.cpp:35]   --->   Operation 1333 'load' 'shift_reg_14_load_29' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1334 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1334 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1335 [1/2] (2.32ns)   --->   "%shift_reg_13_load_29 = load i3 %shift_reg_13_addr_30" [fir.cpp:35]   --->   Operation 1335 'load' 'shift_reg_13_load_29' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1336 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1336 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1337 [1/2] (2.32ns)   --->   "%shift_reg_12_load_29 = load i3 %shift_reg_12_addr_30" [fir.cpp:35]   --->   Operation 1337 'load' 'shift_reg_12_load_29' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1338 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1338 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1339 [1/2] (2.32ns)   --->   "%shift_reg_11_load_29 = load i3 %shift_reg_11_addr_30" [fir.cpp:35]   --->   Operation 1339 'load' 'shift_reg_11_load_29' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1340 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1340 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1341 [1/2] (2.32ns)   --->   "%shift_reg_10_load_29 = load i3 %shift_reg_10_addr_30" [fir.cpp:35]   --->   Operation 1341 'load' 'shift_reg_10_load_29' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1342 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1342 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1343 [1/2] (2.32ns)   --->   "%shift_reg_9_load_29 = load i3 %shift_reg_9_addr_30" [fir.cpp:35]   --->   Operation 1343 'load' 'shift_reg_9_load_29' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1344 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1344 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1345 [1/2] (2.32ns)   --->   "%shift_reg_8_load_29 = load i3 %shift_reg_8_addr_30" [fir.cpp:35]   --->   Operation 1345 'load' 'shift_reg_8_load_29' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1346 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1346 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1347 [1/2] (2.32ns)   --->   "%shift_reg_7_load_29 = load i3 %shift_reg_7_addr_30" [fir.cpp:35]   --->   Operation 1347 'load' 'shift_reg_7_load_29' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1348 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1348 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1349 [1/2] (2.32ns)   --->   "%shift_reg_6_load_29 = load i3 %shift_reg_6_addr_30" [fir.cpp:35]   --->   Operation 1349 'load' 'shift_reg_6_load_29' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1350 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1350 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1351 [1/2] (2.32ns)   --->   "%shift_reg_5_load_29 = load i3 %shift_reg_5_addr_30" [fir.cpp:35]   --->   Operation 1351 'load' 'shift_reg_5_load_29' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1352 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1352 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1353 [1/2] (2.32ns)   --->   "%shift_reg_4_load_29 = load i3 %shift_reg_4_addr_30" [fir.cpp:35]   --->   Operation 1353 'load' 'shift_reg_4_load_29' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1354 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1354 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1355 [1/2] (2.32ns)   --->   "%shift_reg_3_load_29 = load i3 %shift_reg_3_addr_30" [fir.cpp:35]   --->   Operation 1355 'load' 'shift_reg_3_load_29' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1356 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1356 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1357 [1/2] (2.32ns)   --->   "%shift_reg_2_load_29 = load i3 %shift_reg_2_addr_30" [fir.cpp:35]   --->   Operation 1357 'load' 'shift_reg_2_load_29' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1358 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split894" [fir.cpp:35]   --->   Operation 1358 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1359 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_14 = load i4 %fir_int_int_c_2_addr_14" [fir.cpp:35]   --->   Operation 1359 'load' 'fir_int_int_c_2_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1360 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_14 = load i4 %fir_int_int_c_3_addr_14" [fir.cpp:35]   --->   Operation 1360 'load' 'fir_int_int_c_3_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1361 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_14 = load i4 %fir_int_int_c_4_addr_14" [fir.cpp:35]   --->   Operation 1361 'load' 'fir_int_int_c_4_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1362 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_14 = load i4 %fir_int_int_c_5_addr_14" [fir.cpp:35]   --->   Operation 1362 'load' 'fir_int_int_c_5_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1363 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_14 = load i4 %fir_int_int_c_6_addr_14" [fir.cpp:35]   --->   Operation 1363 'load' 'fir_int_int_c_6_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1364 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_14 = load i4 %fir_int_int_c_7_addr_14" [fir.cpp:35]   --->   Operation 1364 'load' 'fir_int_int_c_7_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1365 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_14 = load i4 %fir_int_int_c_0_addr_14" [fir.cpp:35]   --->   Operation 1365 'load' 'fir_int_int_c_0_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1366 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_14 = load i4 %fir_int_int_c_1_addr_14" [fir.cpp:35]   --->   Operation 1366 'load' 'fir_int_int_c_1_load_14' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1367 [1/1] (2.30ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_2_load_14, i32 %fir_int_int_c_3_load_14, i32 %fir_int_int_c_4_load_14, i32 %fir_int_int_c_5_load_14, i32 %fir_int_int_c_6_load_14, i32 %fir_int_int_c_7_load_14, i32 %fir_int_int_c_0_load_14, i32 %fir_int_int_c_1_load_14, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1367 'mux' 'tmp_14' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1368 [1/2] (2.32ns)   --->   "%shift_reg_0_load_30 = load i3 %shift_reg_0_addr_31" [fir.cpp:35]   --->   Operation 1368 'load' 'shift_reg_0_load_30' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1369 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1369 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_13 : Operation 1370 [1/2] (2.32ns)   --->   "%shift_reg_16_load_30 = load i3 %shift_reg_16_addr_31" [fir.cpp:35]   --->   Operation 1370 'load' 'shift_reg_16_load_30' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1371 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1371 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_13 : Operation 1372 [1/2] (2.32ns)   --->   "%shift_reg_15_load_30 = load i3 %shift_reg_15_addr_31" [fir.cpp:35]   --->   Operation 1372 'load' 'shift_reg_15_load_30' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1373 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1373 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_13 : Operation 1374 [1/2] (2.32ns)   --->   "%shift_reg_14_load_30 = load i3 %shift_reg_14_addr_31" [fir.cpp:35]   --->   Operation 1374 'load' 'shift_reg_14_load_30' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1375 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1375 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_13 : Operation 1376 [1/2] (2.32ns)   --->   "%shift_reg_13_load_30 = load i3 %shift_reg_13_addr_31" [fir.cpp:35]   --->   Operation 1376 'load' 'shift_reg_13_load_30' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1377 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1377 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_13 : Operation 1378 [1/2] (2.32ns)   --->   "%shift_reg_12_load_30 = load i3 %shift_reg_12_addr_31" [fir.cpp:35]   --->   Operation 1378 'load' 'shift_reg_12_load_30' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1379 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1379 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_13 : Operation 1380 [1/2] (2.32ns)   --->   "%shift_reg_11_load_30 = load i3 %shift_reg_11_addr_31" [fir.cpp:35]   --->   Operation 1380 'load' 'shift_reg_11_load_30' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1381 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1381 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_13 : Operation 1382 [1/2] (2.32ns)   --->   "%shift_reg_10_load_30 = load i3 %shift_reg_10_addr_31" [fir.cpp:35]   --->   Operation 1382 'load' 'shift_reg_10_load_30' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1383 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1383 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_13 : Operation 1384 [1/2] (2.32ns)   --->   "%shift_reg_9_load_30 = load i3 %shift_reg_9_addr_31" [fir.cpp:35]   --->   Operation 1384 'load' 'shift_reg_9_load_30' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_13 : Operation 1385 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1385 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_13 : Operation 1386 [1/2] (2.32ns)   --->   "%shift_reg_8_load_30 = load i3 %shift_reg_8_addr_31" [fir.cpp:35]   --->   Operation 1386 'load' 'shift_reg_8_load_30' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1387 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1387 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_13 : Operation 1388 [1/2] (2.32ns)   --->   "%shift_reg_7_load_30 = load i3 %shift_reg_7_addr_31" [fir.cpp:35]   --->   Operation 1388 'load' 'shift_reg_7_load_30' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1389 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1389 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_13 : Operation 1390 [1/2] (2.32ns)   --->   "%shift_reg_6_load_30 = load i3 %shift_reg_6_addr_31" [fir.cpp:35]   --->   Operation 1390 'load' 'shift_reg_6_load_30' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1391 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1391 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_13 : Operation 1392 [1/2] (2.32ns)   --->   "%shift_reg_5_load_30 = load i3 %shift_reg_5_addr_31" [fir.cpp:35]   --->   Operation 1392 'load' 'shift_reg_5_load_30' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1393 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1393 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_13 : Operation 1394 [1/2] (2.32ns)   --->   "%shift_reg_4_load_30 = load i3 %shift_reg_4_addr_31" [fir.cpp:35]   --->   Operation 1394 'load' 'shift_reg_4_load_30' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1395 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1395 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_13 : Operation 1396 [1/2] (2.32ns)   --->   "%shift_reg_3_load_30 = load i3 %shift_reg_3_addr_31" [fir.cpp:35]   --->   Operation 1396 'load' 'shift_reg_3_load_30' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1397 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1397 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_13 : Operation 1398 [1/2] (2.32ns)   --->   "%shift_reg_2_load_30 = load i3 %shift_reg_2_addr_31" [fir.cpp:35]   --->   Operation 1398 'load' 'shift_reg_2_load_30' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1399 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1399 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_13 : Operation 1400 [1/2] (2.32ns)   --->   "%shift_reg_1_load_30 = load i3 %shift_reg_1_addr_31" [fir.cpp:35]   --->   Operation 1400 'load' 'shift_reg_1_load_30' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 1401 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split857" [fir.cpp:35]   --->   Operation 1401 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_13 : Operation 1402 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_15 = load i4 %fir_int_int_c_1_addr_15" [fir.cpp:35]   --->   Operation 1402 'load' 'fir_int_int_c_1_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1403 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_15 = load i4 %fir_int_int_c_2_addr_15" [fir.cpp:35]   --->   Operation 1403 'load' 'fir_int_int_c_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1404 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_15 = load i4 %fir_int_int_c_3_addr_15" [fir.cpp:35]   --->   Operation 1404 'load' 'fir_int_int_c_3_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1405 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_15 = load i4 %fir_int_int_c_4_addr_15" [fir.cpp:35]   --->   Operation 1405 'load' 'fir_int_int_c_4_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1406 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_15 = load i4 %fir_int_int_c_5_addr_15" [fir.cpp:35]   --->   Operation 1406 'load' 'fir_int_int_c_5_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1407 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_15 = load i4 %fir_int_int_c_6_addr_15" [fir.cpp:35]   --->   Operation 1407 'load' 'fir_int_int_c_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1408 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_15 = load i4 %fir_int_int_c_7_addr_15" [fir.cpp:35]   --->   Operation 1408 'load' 'fir_int_int_c_7_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1409 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_15 = load i4 %fir_int_int_c_0_addr_15" [fir.cpp:35]   --->   Operation 1409 'load' 'fir_int_int_c_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_13 : Operation 1410 [1/1] (2.30ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_1_load_15, i32 %fir_int_int_c_2_load_15, i32 %fir_int_int_c_3_load_15, i32 %fir_int_int_c_4_load_15, i32 %fir_int_int_c_5_load_15, i32 %fir_int_int_c_6_load_15, i32 %fir_int_int_c_7_load_15, i32 %fir_int_int_c_0_load_15, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1410 'mux' 'tmp_15' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 1411 [1/2] (2.32ns)   --->   "%shift_reg_15_load = load i3 %shift_reg_15_addr" [fir.cpp:35]   --->   Operation 1411 'load' 'shift_reg_15_load' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1412 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1412 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1413 [1/2] (2.32ns)   --->   "%shift_reg_14_load = load i3 %shift_reg_14_addr" [fir.cpp:35]   --->   Operation 1413 'load' 'shift_reg_14_load' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1414 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1414 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1415 [1/2] (2.32ns)   --->   "%shift_reg_13_load = load i3 %shift_reg_13_addr" [fir.cpp:35]   --->   Operation 1415 'load' 'shift_reg_13_load' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1416 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1416 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1417 [1/2] (2.32ns)   --->   "%shift_reg_12_load = load i3 %shift_reg_12_addr" [fir.cpp:35]   --->   Operation 1417 'load' 'shift_reg_12_load' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1418 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1418 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1419 [1/2] (2.32ns)   --->   "%shift_reg_11_load = load i3 %shift_reg_11_addr" [fir.cpp:35]   --->   Operation 1419 'load' 'shift_reg_11_load' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1420 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1420 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1421 [1/2] (2.32ns)   --->   "%shift_reg_10_load = load i3 %shift_reg_10_addr" [fir.cpp:35]   --->   Operation 1421 'load' 'shift_reg_10_load' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1422 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1422 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1423 [1/2] (2.32ns)   --->   "%shift_reg_9_load = load i3 %shift_reg_9_addr" [fir.cpp:35]   --->   Operation 1423 'load' 'shift_reg_9_load' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1424 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1424 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1425 [1/2] (2.32ns)   --->   "%shift_reg_8_load = load i3 %shift_reg_8_addr" [fir.cpp:35]   --->   Operation 1425 'load' 'shift_reg_8_load' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1426 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1426 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1427 [1/2] (2.32ns)   --->   "%shift_reg_7_load = load i3 %shift_reg_7_addr" [fir.cpp:35]   --->   Operation 1427 'load' 'shift_reg_7_load' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1428 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1428 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1429 [1/2] (2.32ns)   --->   "%shift_reg_6_load = load i3 %shift_reg_6_addr" [fir.cpp:35]   --->   Operation 1429 'load' 'shift_reg_6_load' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1430 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1430 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1431 [1/2] (2.32ns)   --->   "%shift_reg_5_load = load i3 %shift_reg_5_addr" [fir.cpp:35]   --->   Operation 1431 'load' 'shift_reg_5_load' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1432 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1432 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1433 [1/2] (2.32ns)   --->   "%shift_reg_4_load = load i3 %shift_reg_4_addr" [fir.cpp:35]   --->   Operation 1433 'load' 'shift_reg_4_load' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1434 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1434 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1435 [1/2] (2.32ns)   --->   "%shift_reg_3_load = load i3 %shift_reg_3_addr" [fir.cpp:35]   --->   Operation 1435 'load' 'shift_reg_3_load' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1436 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1436 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1437 [1/2] (2.32ns)   --->   "%shift_reg_2_load = load i3 %shift_reg_2_addr" [fir.cpp:35]   --->   Operation 1437 'load' 'shift_reg_2_load' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1438 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1438 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1439 [1/2] (2.32ns)   --->   "%shift_reg_1_load = load i3 %shift_reg_1_addr" [fir.cpp:35]   --->   Operation 1439 'load' 'shift_reg_1_load' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1440 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1440 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1441 [1/2] (2.32ns)   --->   "%shift_reg_0_load = load i3 %shift_reg_0_addr" [fir.cpp:35]   --->   Operation 1441 'load' 'shift_reg_0_load' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1442 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1442 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1443 [1/2] (2.32ns)   --->   "%shift_reg_16_load = load i3 %shift_reg_16_addr" [fir.cpp:35]   --->   Operation 1443 'load' 'shift_reg_16_load' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1444 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1412" [fir.cpp:35]   --->   Operation 1444 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1445 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load = load i4 %fir_int_int_c_0_addr" [fir.cpp:35]   --->   Operation 1445 'load' 'fir_int_int_c_0_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1446 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load = load i4 %fir_int_int_c_1_addr" [fir.cpp:35]   --->   Operation 1446 'load' 'fir_int_int_c_1_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1447 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load = load i4 %fir_int_int_c_2_addr" [fir.cpp:35]   --->   Operation 1447 'load' 'fir_int_int_c_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1448 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load = load i4 %fir_int_int_c_3_addr" [fir.cpp:35]   --->   Operation 1448 'load' 'fir_int_int_c_3_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1449 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load = load i4 %fir_int_int_c_4_addr" [fir.cpp:35]   --->   Operation 1449 'load' 'fir_int_int_c_4_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1450 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load = load i4 %fir_int_int_c_5_addr" [fir.cpp:35]   --->   Operation 1450 'load' 'fir_int_int_c_5_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1451 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load = load i4 %fir_int_int_c_6_addr" [fir.cpp:35]   --->   Operation 1451 'load' 'fir_int_int_c_6_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1452 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load = load i4 %fir_int_int_c_7_addr" [fir.cpp:35]   --->   Operation 1452 'load' 'fir_int_int_c_7_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1453 [1/1] (2.30ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_0_load, i32 %fir_int_int_c_1_load, i32 %fir_int_int_c_2_load, i32 %fir_int_int_c_3_load, i32 %fir_int_int_c_4_load, i32 %fir_int_int_c_5_load, i32 %fir_int_int_c_6_load, i32 %fir_int_int_c_7_load, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1453 'mux' 'tmp_1' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1454 [1/2] (2.32ns)   --->   "%shift_reg_14_load_16 = load i3 %shift_reg_14_addr_17" [fir.cpp:35]   --->   Operation 1454 'load' 'shift_reg_14_load_16' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1455 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1455 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1456 [1/2] (2.32ns)   --->   "%shift_reg_13_load_16 = load i3 %shift_reg_13_addr_17" [fir.cpp:35]   --->   Operation 1456 'load' 'shift_reg_13_load_16' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1457 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1457 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1458 [1/2] (2.32ns)   --->   "%shift_reg_12_load_16 = load i3 %shift_reg_12_addr_17" [fir.cpp:35]   --->   Operation 1458 'load' 'shift_reg_12_load_16' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1459 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1459 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1460 [1/2] (2.32ns)   --->   "%shift_reg_11_load_16 = load i3 %shift_reg_11_addr_17" [fir.cpp:35]   --->   Operation 1460 'load' 'shift_reg_11_load_16' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1461 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1461 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1462 [1/2] (2.32ns)   --->   "%shift_reg_10_load_16 = load i3 %shift_reg_10_addr_17" [fir.cpp:35]   --->   Operation 1462 'load' 'shift_reg_10_load_16' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1463 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1463 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1464 [1/2] (2.32ns)   --->   "%shift_reg_9_load_16 = load i3 %shift_reg_9_addr_17" [fir.cpp:35]   --->   Operation 1464 'load' 'shift_reg_9_load_16' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1465 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1465 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1466 [1/2] (2.32ns)   --->   "%shift_reg_8_load_16 = load i3 %shift_reg_8_addr_17" [fir.cpp:35]   --->   Operation 1466 'load' 'shift_reg_8_load_16' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1467 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1467 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1468 [1/2] (2.32ns)   --->   "%shift_reg_7_load_16 = load i3 %shift_reg_7_addr_17" [fir.cpp:35]   --->   Operation 1468 'load' 'shift_reg_7_load_16' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1469 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1469 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1470 [1/2] (2.32ns)   --->   "%shift_reg_6_load_16 = load i3 %shift_reg_6_addr_17" [fir.cpp:35]   --->   Operation 1470 'load' 'shift_reg_6_load_16' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1471 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1471 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1472 [1/2] (2.32ns)   --->   "%shift_reg_5_load_16 = load i3 %shift_reg_5_addr_17" [fir.cpp:35]   --->   Operation 1472 'load' 'shift_reg_5_load_16' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1473 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1473 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1474 [1/2] (2.32ns)   --->   "%shift_reg_4_load_16 = load i3 %shift_reg_4_addr_17" [fir.cpp:35]   --->   Operation 1474 'load' 'shift_reg_4_load_16' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1475 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1475 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1476 [1/2] (2.32ns)   --->   "%shift_reg_3_load_16 = load i3 %shift_reg_3_addr_17" [fir.cpp:35]   --->   Operation 1476 'load' 'shift_reg_3_load_16' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1477 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1477 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1478 [1/2] (2.32ns)   --->   "%shift_reg_2_load_16 = load i3 %shift_reg_2_addr_17" [fir.cpp:35]   --->   Operation 1478 'load' 'shift_reg_2_load_16' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1479 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1479 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1480 [1/2] (2.32ns)   --->   "%shift_reg_1_load_16 = load i3 %shift_reg_1_addr_17" [fir.cpp:35]   --->   Operation 1480 'load' 'shift_reg_1_load_16' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1481 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1481 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1482 [1/2] (2.32ns)   --->   "%shift_reg_0_load_16 = load i3 %shift_reg_0_addr_17" [fir.cpp:35]   --->   Operation 1482 'load' 'shift_reg_0_load_16' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1483 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1483 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1484 [1/2] (2.32ns)   --->   "%shift_reg_16_load_16 = load i3 %shift_reg_16_addr_17" [fir.cpp:35]   --->   Operation 1484 'load' 'shift_reg_16_load_16' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1485 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1485 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1486 [1/2] (2.32ns)   --->   "%shift_reg_15_load_16 = load i3 %shift_reg_15_addr_17" [fir.cpp:35]   --->   Operation 1486 'load' 'shift_reg_15_load_16' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1487 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1375" [fir.cpp:35]   --->   Operation 1487 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1488 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_1 = load i4 %fir_int_int_c_7_addr_1" [fir.cpp:35]   --->   Operation 1488 'load' 'fir_int_int_c_7_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1489 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_1 = load i4 %fir_int_int_c_0_addr_1" [fir.cpp:35]   --->   Operation 1489 'load' 'fir_int_int_c_0_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1490 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_1 = load i4 %fir_int_int_c_1_addr_1" [fir.cpp:35]   --->   Operation 1490 'load' 'fir_int_int_c_1_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1491 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_1 = load i4 %fir_int_int_c_2_addr_1" [fir.cpp:35]   --->   Operation 1491 'load' 'fir_int_int_c_2_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1492 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_1 = load i4 %fir_int_int_c_3_addr_1" [fir.cpp:35]   --->   Operation 1492 'load' 'fir_int_int_c_3_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1493 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_1 = load i4 %fir_int_int_c_4_addr_1" [fir.cpp:35]   --->   Operation 1493 'load' 'fir_int_int_c_4_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1494 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_1 = load i4 %fir_int_int_c_5_addr_1" [fir.cpp:35]   --->   Operation 1494 'load' 'fir_int_int_c_5_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1495 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_1 = load i4 %fir_int_int_c_6_addr_1" [fir.cpp:35]   --->   Operation 1495 'load' 'fir_int_int_c_6_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1496 [1/1] (2.30ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_7_load_1, i32 %fir_int_int_c_0_load_1, i32 %fir_int_int_c_1_load_1, i32 %fir_int_int_c_2_load_1, i32 %fir_int_int_c_3_load_1, i32 %fir_int_int_c_4_load_1, i32 %fir_int_int_c_5_load_1, i32 %fir_int_int_c_6_load_1, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1496 'mux' 'tmp_2' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1497 [1/2] (2.32ns)   --->   "%shift_reg_13_load_17 = load i3 %shift_reg_13_addr_18" [fir.cpp:35]   --->   Operation 1497 'load' 'shift_reg_13_load_17' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1498 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1498 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1499 [1/2] (2.32ns)   --->   "%shift_reg_12_load_17 = load i3 %shift_reg_12_addr_18" [fir.cpp:35]   --->   Operation 1499 'load' 'shift_reg_12_load_17' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1500 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1500 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1501 [1/2] (2.32ns)   --->   "%shift_reg_11_load_17 = load i3 %shift_reg_11_addr_18" [fir.cpp:35]   --->   Operation 1501 'load' 'shift_reg_11_load_17' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1502 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1502 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1503 [1/2] (2.32ns)   --->   "%shift_reg_10_load_17 = load i3 %shift_reg_10_addr_18" [fir.cpp:35]   --->   Operation 1503 'load' 'shift_reg_10_load_17' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1504 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1504 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1505 [1/2] (2.32ns)   --->   "%shift_reg_9_load_17 = load i3 %shift_reg_9_addr_18" [fir.cpp:35]   --->   Operation 1505 'load' 'shift_reg_9_load_17' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1506 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1506 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1507 [1/2] (2.32ns)   --->   "%shift_reg_8_load_17 = load i3 %shift_reg_8_addr_18" [fir.cpp:35]   --->   Operation 1507 'load' 'shift_reg_8_load_17' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1508 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1508 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1509 [1/2] (2.32ns)   --->   "%shift_reg_7_load_17 = load i3 %shift_reg_7_addr_18" [fir.cpp:35]   --->   Operation 1509 'load' 'shift_reg_7_load_17' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1510 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1510 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1511 [1/2] (2.32ns)   --->   "%shift_reg_6_load_17 = load i3 %shift_reg_6_addr_18" [fir.cpp:35]   --->   Operation 1511 'load' 'shift_reg_6_load_17' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1512 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1512 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1513 [1/2] (2.32ns)   --->   "%shift_reg_5_load_17 = load i3 %shift_reg_5_addr_18" [fir.cpp:35]   --->   Operation 1513 'load' 'shift_reg_5_load_17' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1514 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1514 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1515 [1/2] (2.32ns)   --->   "%shift_reg_4_load_17 = load i3 %shift_reg_4_addr_18" [fir.cpp:35]   --->   Operation 1515 'load' 'shift_reg_4_load_17' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1516 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1516 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1517 [1/2] (2.32ns)   --->   "%shift_reg_3_load_17 = load i3 %shift_reg_3_addr_18" [fir.cpp:35]   --->   Operation 1517 'load' 'shift_reg_3_load_17' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1518 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1518 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1519 [1/2] (2.32ns)   --->   "%shift_reg_2_load_17 = load i3 %shift_reg_2_addr_18" [fir.cpp:35]   --->   Operation 1519 'load' 'shift_reg_2_load_17' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1520 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1520 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1521 [1/2] (2.32ns)   --->   "%shift_reg_1_load_17 = load i3 %shift_reg_1_addr_18" [fir.cpp:35]   --->   Operation 1521 'load' 'shift_reg_1_load_17' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1522 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1522 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1523 [1/2] (2.32ns)   --->   "%shift_reg_0_load_17 = load i3 %shift_reg_0_addr_18" [fir.cpp:35]   --->   Operation 1523 'load' 'shift_reg_0_load_17' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1524 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1524 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1525 [1/2] (2.32ns)   --->   "%shift_reg_16_load_17 = load i3 %shift_reg_16_addr_18" [fir.cpp:35]   --->   Operation 1525 'load' 'shift_reg_16_load_17' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1526 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1526 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1527 [1/2] (2.32ns)   --->   "%shift_reg_15_load_17 = load i3 %shift_reg_15_addr_18" [fir.cpp:35]   --->   Operation 1527 'load' 'shift_reg_15_load_17' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1528 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1528 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1529 [1/2] (2.32ns)   --->   "%shift_reg_14_load_17 = load i3 %shift_reg_14_addr_18" [fir.cpp:35]   --->   Operation 1529 'load' 'shift_reg_14_load_17' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1530 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1338" [fir.cpp:35]   --->   Operation 1530 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1531 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_2 = load i4 %fir_int_int_c_6_addr_2" [fir.cpp:35]   --->   Operation 1531 'load' 'fir_int_int_c_6_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1532 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_2 = load i4 %fir_int_int_c_7_addr_2" [fir.cpp:35]   --->   Operation 1532 'load' 'fir_int_int_c_7_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1533 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_2 = load i4 %fir_int_int_c_0_addr_2" [fir.cpp:35]   --->   Operation 1533 'load' 'fir_int_int_c_0_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1534 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_2 = load i4 %fir_int_int_c_1_addr_2" [fir.cpp:35]   --->   Operation 1534 'load' 'fir_int_int_c_1_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1535 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_2 = load i4 %fir_int_int_c_2_addr_2" [fir.cpp:35]   --->   Operation 1535 'load' 'fir_int_int_c_2_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1536 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_2 = load i4 %fir_int_int_c_3_addr_2" [fir.cpp:35]   --->   Operation 1536 'load' 'fir_int_int_c_3_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1537 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_2 = load i4 %fir_int_int_c_4_addr_2" [fir.cpp:35]   --->   Operation 1537 'load' 'fir_int_int_c_4_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1538 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_2 = load i4 %fir_int_int_c_5_addr_2" [fir.cpp:35]   --->   Operation 1538 'load' 'fir_int_int_c_5_load_2' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1539 [1/1] (2.30ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_6_load_2, i32 %fir_int_int_c_7_load_2, i32 %fir_int_int_c_0_load_2, i32 %fir_int_int_c_1_load_2, i32 %fir_int_int_c_2_load_2, i32 %fir_int_int_c_3_load_2, i32 %fir_int_int_c_4_load_2, i32 %fir_int_int_c_5_load_2, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1539 'mux' 'tmp_3' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1540 [1/2] (2.32ns)   --->   "%shift_reg_12_load_18 = load i3 %shift_reg_12_addr_19" [fir.cpp:35]   --->   Operation 1540 'load' 'shift_reg_12_load_18' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1541 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1541 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1542 [1/2] (2.32ns)   --->   "%shift_reg_11_load_18 = load i3 %shift_reg_11_addr_19" [fir.cpp:35]   --->   Operation 1542 'load' 'shift_reg_11_load_18' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1543 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1543 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1544 [1/2] (2.32ns)   --->   "%shift_reg_10_load_18 = load i3 %shift_reg_10_addr_19" [fir.cpp:35]   --->   Operation 1544 'load' 'shift_reg_10_load_18' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1545 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1545 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1546 [1/2] (2.32ns)   --->   "%shift_reg_9_load_18 = load i3 %shift_reg_9_addr_19" [fir.cpp:35]   --->   Operation 1546 'load' 'shift_reg_9_load_18' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1547 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1547 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1548 [1/2] (2.32ns)   --->   "%shift_reg_8_load_18 = load i3 %shift_reg_8_addr_19" [fir.cpp:35]   --->   Operation 1548 'load' 'shift_reg_8_load_18' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1549 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1549 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1550 [1/2] (2.32ns)   --->   "%shift_reg_7_load_18 = load i3 %shift_reg_7_addr_19" [fir.cpp:35]   --->   Operation 1550 'load' 'shift_reg_7_load_18' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1551 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1551 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1552 [1/2] (2.32ns)   --->   "%shift_reg_6_load_18 = load i3 %shift_reg_6_addr_19" [fir.cpp:35]   --->   Operation 1552 'load' 'shift_reg_6_load_18' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1553 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1553 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1554 [1/2] (2.32ns)   --->   "%shift_reg_5_load_18 = load i3 %shift_reg_5_addr_19" [fir.cpp:35]   --->   Operation 1554 'load' 'shift_reg_5_load_18' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1555 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1555 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1556 [1/2] (2.32ns)   --->   "%shift_reg_4_load_18 = load i3 %shift_reg_4_addr_19" [fir.cpp:35]   --->   Operation 1556 'load' 'shift_reg_4_load_18' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1557 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1557 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1558 [1/2] (2.32ns)   --->   "%shift_reg_3_load_18 = load i3 %shift_reg_3_addr_19" [fir.cpp:35]   --->   Operation 1558 'load' 'shift_reg_3_load_18' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1559 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1559 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1560 [1/2] (2.32ns)   --->   "%shift_reg_2_load_18 = load i3 %shift_reg_2_addr_19" [fir.cpp:35]   --->   Operation 1560 'load' 'shift_reg_2_load_18' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1561 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1561 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1562 [1/2] (2.32ns)   --->   "%shift_reg_1_load_18 = load i3 %shift_reg_1_addr_19" [fir.cpp:35]   --->   Operation 1562 'load' 'shift_reg_1_load_18' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1563 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1563 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1564 [1/2] (2.32ns)   --->   "%shift_reg_0_load_18 = load i3 %shift_reg_0_addr_19" [fir.cpp:35]   --->   Operation 1564 'load' 'shift_reg_0_load_18' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1565 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1565 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1566 [1/2] (2.32ns)   --->   "%shift_reg_16_load_18 = load i3 %shift_reg_16_addr_19" [fir.cpp:35]   --->   Operation 1566 'load' 'shift_reg_16_load_18' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1567 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1567 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1568 [1/2] (2.32ns)   --->   "%shift_reg_15_load_18 = load i3 %shift_reg_15_addr_19" [fir.cpp:35]   --->   Operation 1568 'load' 'shift_reg_15_load_18' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1569 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1569 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1570 [1/2] (2.32ns)   --->   "%shift_reg_14_load_18 = load i3 %shift_reg_14_addr_19" [fir.cpp:35]   --->   Operation 1570 'load' 'shift_reg_14_load_18' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1571 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1571 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1572 [1/2] (2.32ns)   --->   "%shift_reg_13_load_18 = load i3 %shift_reg_13_addr_19" [fir.cpp:35]   --->   Operation 1572 'load' 'shift_reg_13_load_18' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1573 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1301" [fir.cpp:35]   --->   Operation 1573 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1574 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_3 = load i4 %fir_int_int_c_5_addr_3" [fir.cpp:35]   --->   Operation 1574 'load' 'fir_int_int_c_5_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1575 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_3 = load i4 %fir_int_int_c_6_addr_3" [fir.cpp:35]   --->   Operation 1575 'load' 'fir_int_int_c_6_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1576 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_3 = load i4 %fir_int_int_c_7_addr_3" [fir.cpp:35]   --->   Operation 1576 'load' 'fir_int_int_c_7_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1577 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_3 = load i4 %fir_int_int_c_0_addr_3" [fir.cpp:35]   --->   Operation 1577 'load' 'fir_int_int_c_0_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1578 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_3 = load i4 %fir_int_int_c_1_addr_3" [fir.cpp:35]   --->   Operation 1578 'load' 'fir_int_int_c_1_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1579 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_3 = load i4 %fir_int_int_c_2_addr_3" [fir.cpp:35]   --->   Operation 1579 'load' 'fir_int_int_c_2_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1580 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_3 = load i4 %fir_int_int_c_3_addr_3" [fir.cpp:35]   --->   Operation 1580 'load' 'fir_int_int_c_3_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1581 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_3 = load i4 %fir_int_int_c_4_addr_3" [fir.cpp:35]   --->   Operation 1581 'load' 'fir_int_int_c_4_load_3' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1582 [1/1] (2.30ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_5_load_3, i32 %fir_int_int_c_6_load_3, i32 %fir_int_int_c_7_load_3, i32 %fir_int_int_c_0_load_3, i32 %fir_int_int_c_1_load_3, i32 %fir_int_int_c_2_load_3, i32 %fir_int_int_c_3_load_3, i32 %fir_int_int_c_4_load_3, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1582 'mux' 'tmp_4' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1583 [1/1] (0.00ns)   --->   "%phi_ln35_4 = phi i32 %shift_reg_13_load_19, void %branch731, i32 %shift_reg_14_load_19, void %branch732, i32 %shift_reg_15_load_19, void %branch733, i32 %shift_reg_16_load_19, void %branch734, i32 %shift_reg_0_load_19, void %branch735, i32 %shift_reg_1_load_19, void %branch736, i32 %shift_reg_2_load_19, void %branch737, i32 %shift_reg_3_load_19, void %branch738, i32 %shift_reg_4_load_19, void %branch739, i32 %shift_reg_5_load_19, void %branch740, i32 %shift_reg_6_load_19, void %branch741, i32 %shift_reg_7_load_19, void %branch742, i32 %shift_reg_8_load_19, void %branch743, i32 %shift_reg_9_load_19, void %branch744, i32 %shift_reg_10_load_19, void %branch745, i32 %shift_reg_11_load_19, void %branch746, i32 %shift_reg_12_load_19, void %branch747" [fir.cpp:35]   --->   Operation 1583 'phi' 'phi_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1584 [2/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %tmp_5, i32 %phi_ln35_4" [fir.cpp:35]   --->   Operation 1584 'mul' 'mul_ln35_4' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1585 [1/1] (0.00ns)   --->   "%phi_ln35_5 = phi i32 %shift_reg_12_load_20, void %branch714, i32 %shift_reg_13_load_20, void %branch715, i32 %shift_reg_14_load_20, void %branch716, i32 %shift_reg_15_load_20, void %branch717, i32 %shift_reg_16_load_20, void %branch718, i32 %shift_reg_0_load_20, void %branch719, i32 %shift_reg_1_load_20, void %branch720, i32 %shift_reg_2_load_20, void %branch721, i32 %shift_reg_3_load_20, void %branch722, i32 %shift_reg_4_load_20, void %branch723, i32 %shift_reg_5_load_20, void %branch724, i32 %shift_reg_6_load_20, void %branch725, i32 %shift_reg_7_load_20, void %branch726, i32 %shift_reg_8_load_20, void %branch727, i32 %shift_reg_9_load_20, void %branch728, i32 %shift_reg_10_load_20, void %branch729, i32 %shift_reg_11_load_20, void %branch730" [fir.cpp:35]   --->   Operation 1585 'phi' 'phi_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1586 [2/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %tmp_6, i32 %phi_ln35_5" [fir.cpp:35]   --->   Operation 1586 'mul' 'mul_ln35_5' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1587 [1/1] (0.00ns)   --->   "%phi_ln35_6 = phi i32 %shift_reg_11_load_21, void %branch697, i32 %shift_reg_12_load_21, void %branch698, i32 %shift_reg_13_load_21, void %branch699, i32 %shift_reg_14_load_21, void %branch700, i32 %shift_reg_15_load_21, void %branch701, i32 %shift_reg_16_load_21, void %branch702, i32 %shift_reg_0_load_21, void %branch703, i32 %shift_reg_1_load_21, void %branch704, i32 %shift_reg_2_load_21, void %branch705, i32 %shift_reg_3_load_21, void %branch706, i32 %shift_reg_4_load_21, void %branch707, i32 %shift_reg_5_load_21, void %branch708, i32 %shift_reg_6_load_21, void %branch709, i32 %shift_reg_7_load_21, void %branch710, i32 %shift_reg_8_load_21, void %branch711, i32 %shift_reg_9_load_21, void %branch712, i32 %shift_reg_10_load_21, void %branch713" [fir.cpp:35]   --->   Operation 1587 'phi' 'phi_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1588 [2/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %tmp_7, i32 %phi_ln35_6" [fir.cpp:35]   --->   Operation 1588 'mul' 'mul_ln35_6' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1589 [1/1] (0.00ns)   --->   "%phi_ln35_7 = phi i32 %shift_reg_10_load_22, void %branch680, i32 %shift_reg_11_load_22, void %branch681, i32 %shift_reg_12_load_22, void %branch682, i32 %shift_reg_13_load_22, void %branch683, i32 %shift_reg_14_load_22, void %branch684, i32 %shift_reg_15_load_22, void %branch685, i32 %shift_reg_16_load_22, void %branch686, i32 %shift_reg_0_load_22, void %branch687, i32 %shift_reg_1_load_22, void %branch688, i32 %shift_reg_2_load_22, void %branch689, i32 %shift_reg_3_load_22, void %branch690, i32 %shift_reg_4_load_22, void %branch691, i32 %shift_reg_5_load_22, void %branch692, i32 %shift_reg_6_load_22, void %branch693, i32 %shift_reg_7_load_22, void %branch694, i32 %shift_reg_8_load_22, void %branch695, i32 %shift_reg_9_load_22, void %branch696" [fir.cpp:35]   --->   Operation 1589 'phi' 'phi_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1590 [2/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %tmp_8, i32 %phi_ln35_7" [fir.cpp:35]   --->   Operation 1590 'mul' 'mul_ln35_7' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1591 [1/2] (2.32ns)   --->   "%shift_reg_7_load_23 = load i3 %shift_reg_7_addr_24" [fir.cpp:35]   --->   Operation 1591 'load' 'shift_reg_7_load_23' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1592 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1592 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1593 [1/2] (2.32ns)   --->   "%shift_reg_6_load_23 = load i3 %shift_reg_6_addr_24" [fir.cpp:35]   --->   Operation 1593 'load' 'shift_reg_6_load_23' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1594 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1594 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1595 [1/2] (2.32ns)   --->   "%shift_reg_5_load_23 = load i3 %shift_reg_5_addr_24" [fir.cpp:35]   --->   Operation 1595 'load' 'shift_reg_5_load_23' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1596 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1596 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1597 [1/2] (2.32ns)   --->   "%shift_reg_4_load_23 = load i3 %shift_reg_4_addr_24" [fir.cpp:35]   --->   Operation 1597 'load' 'shift_reg_4_load_23' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1598 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1598 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1599 [1/2] (2.32ns)   --->   "%shift_reg_3_load_23 = load i3 %shift_reg_3_addr_24" [fir.cpp:35]   --->   Operation 1599 'load' 'shift_reg_3_load_23' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1600 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1600 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1601 [1/2] (2.32ns)   --->   "%shift_reg_2_load_23 = load i3 %shift_reg_2_addr_24" [fir.cpp:35]   --->   Operation 1601 'load' 'shift_reg_2_load_23' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1602 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1602 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1603 [1/2] (2.32ns)   --->   "%shift_reg_1_load_23 = load i3 %shift_reg_1_addr_24" [fir.cpp:35]   --->   Operation 1603 'load' 'shift_reg_1_load_23' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1604 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1604 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1605 [1/2] (2.32ns)   --->   "%shift_reg_0_load_23 = load i3 %shift_reg_0_addr_24" [fir.cpp:35]   --->   Operation 1605 'load' 'shift_reg_0_load_23' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1606 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1606 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1607 [1/2] (2.32ns)   --->   "%shift_reg_16_load_23 = load i3 %shift_reg_16_addr_24" [fir.cpp:35]   --->   Operation 1607 'load' 'shift_reg_16_load_23' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1608 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1608 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1609 [1/2] (2.32ns)   --->   "%shift_reg_15_load_23 = load i3 %shift_reg_15_addr_24" [fir.cpp:35]   --->   Operation 1609 'load' 'shift_reg_15_load_23' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1610 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1610 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1611 [1/2] (2.32ns)   --->   "%shift_reg_14_load_23 = load i3 %shift_reg_14_addr_24" [fir.cpp:35]   --->   Operation 1611 'load' 'shift_reg_14_load_23' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1612 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1612 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1613 [1/2] (2.32ns)   --->   "%shift_reg_13_load_23 = load i3 %shift_reg_13_addr_24" [fir.cpp:35]   --->   Operation 1613 'load' 'shift_reg_13_load_23' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1614 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1614 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1615 [1/2] (2.32ns)   --->   "%shift_reg_12_load_23 = load i3 %shift_reg_12_addr_24" [fir.cpp:35]   --->   Operation 1615 'load' 'shift_reg_12_load_23' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1616 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1616 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1617 [1/2] (2.32ns)   --->   "%shift_reg_11_load_23 = load i3 %shift_reg_11_addr_24" [fir.cpp:35]   --->   Operation 1617 'load' 'shift_reg_11_load_23' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1618 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1618 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1619 [1/2] (2.32ns)   --->   "%shift_reg_10_load_23 = load i3 %shift_reg_10_addr_24" [fir.cpp:35]   --->   Operation 1619 'load' 'shift_reg_10_load_23' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1620 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1620 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1621 [1/2] (2.32ns)   --->   "%shift_reg_9_load_23 = load i3 %shift_reg_9_addr_24" [fir.cpp:35]   --->   Operation 1621 'load' 'shift_reg_9_load_23' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1622 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1622 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1623 [1/2] (2.32ns)   --->   "%shift_reg_8_load_23 = load i3 %shift_reg_8_addr_24" [fir.cpp:35]   --->   Operation 1623 'load' 'shift_reg_8_load_23' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1624 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1116" [fir.cpp:35]   --->   Operation 1624 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1625 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_8 = load i4 %fir_int_int_c_0_addr_8" [fir.cpp:35]   --->   Operation 1625 'load' 'fir_int_int_c_0_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1626 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_8 = load i4 %fir_int_int_c_1_addr_8" [fir.cpp:35]   --->   Operation 1626 'load' 'fir_int_int_c_1_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1627 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_8 = load i4 %fir_int_int_c_2_addr_8" [fir.cpp:35]   --->   Operation 1627 'load' 'fir_int_int_c_2_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1628 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_8 = load i4 %fir_int_int_c_3_addr_8" [fir.cpp:35]   --->   Operation 1628 'load' 'fir_int_int_c_3_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1629 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_8 = load i4 %fir_int_int_c_4_addr_8" [fir.cpp:35]   --->   Operation 1629 'load' 'fir_int_int_c_4_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1630 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_8 = load i4 %fir_int_int_c_5_addr_8" [fir.cpp:35]   --->   Operation 1630 'load' 'fir_int_int_c_5_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1631 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_8 = load i4 %fir_int_int_c_6_addr_8" [fir.cpp:35]   --->   Operation 1631 'load' 'fir_int_int_c_6_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1632 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_8 = load i4 %fir_int_int_c_7_addr_8" [fir.cpp:35]   --->   Operation 1632 'load' 'fir_int_int_c_7_load_8' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1633 [1/1] (2.30ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_0_load_8, i32 %fir_int_int_c_1_load_8, i32 %fir_int_int_c_2_load_8, i32 %fir_int_int_c_3_load_8, i32 %fir_int_int_c_4_load_8, i32 %fir_int_int_c_5_load_8, i32 %fir_int_int_c_6_load_8, i32 %fir_int_int_c_7_load_8, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1633 'mux' 'tmp_9' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1634 [1/2] (2.32ns)   --->   "%shift_reg_6_load_24 = load i3 %shift_reg_6_addr_25" [fir.cpp:35]   --->   Operation 1634 'load' 'shift_reg_6_load_24' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1635 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1635 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1636 [1/2] (2.32ns)   --->   "%shift_reg_5_load_24 = load i3 %shift_reg_5_addr_25" [fir.cpp:35]   --->   Operation 1636 'load' 'shift_reg_5_load_24' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1637 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1637 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1638 [1/2] (2.32ns)   --->   "%shift_reg_4_load_24 = load i3 %shift_reg_4_addr_25" [fir.cpp:35]   --->   Operation 1638 'load' 'shift_reg_4_load_24' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1639 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1639 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1640 [1/2] (2.32ns)   --->   "%shift_reg_3_load_24 = load i3 %shift_reg_3_addr_25" [fir.cpp:35]   --->   Operation 1640 'load' 'shift_reg_3_load_24' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1641 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1641 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1642 [1/2] (2.32ns)   --->   "%shift_reg_2_load_24 = load i3 %shift_reg_2_addr_25" [fir.cpp:35]   --->   Operation 1642 'load' 'shift_reg_2_load_24' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1643 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1643 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1644 [1/2] (2.32ns)   --->   "%shift_reg_1_load_24 = load i3 %shift_reg_1_addr_25" [fir.cpp:35]   --->   Operation 1644 'load' 'shift_reg_1_load_24' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1645 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1645 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1646 [1/2] (2.32ns)   --->   "%shift_reg_0_load_24 = load i3 %shift_reg_0_addr_25" [fir.cpp:35]   --->   Operation 1646 'load' 'shift_reg_0_load_24' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1647 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1647 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1648 [1/2] (2.32ns)   --->   "%shift_reg_16_load_24 = load i3 %shift_reg_16_addr_25" [fir.cpp:35]   --->   Operation 1648 'load' 'shift_reg_16_load_24' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1649 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1649 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1650 [1/2] (2.32ns)   --->   "%shift_reg_15_load_24 = load i3 %shift_reg_15_addr_25" [fir.cpp:35]   --->   Operation 1650 'load' 'shift_reg_15_load_24' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1651 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1651 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1652 [1/2] (2.32ns)   --->   "%shift_reg_14_load_24 = load i3 %shift_reg_14_addr_25" [fir.cpp:35]   --->   Operation 1652 'load' 'shift_reg_14_load_24' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1653 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1653 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1654 [1/2] (2.32ns)   --->   "%shift_reg_13_load_24 = load i3 %shift_reg_13_addr_25" [fir.cpp:35]   --->   Operation 1654 'load' 'shift_reg_13_load_24' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1655 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1655 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1656 [1/2] (2.32ns)   --->   "%shift_reg_12_load_24 = load i3 %shift_reg_12_addr_25" [fir.cpp:35]   --->   Operation 1656 'load' 'shift_reg_12_load_24' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1657 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1657 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1658 [1/2] (2.32ns)   --->   "%shift_reg_11_load_24 = load i3 %shift_reg_11_addr_25" [fir.cpp:35]   --->   Operation 1658 'load' 'shift_reg_11_load_24' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1659 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1659 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1660 [1/2] (2.32ns)   --->   "%shift_reg_10_load_24 = load i3 %shift_reg_10_addr_25" [fir.cpp:35]   --->   Operation 1660 'load' 'shift_reg_10_load_24' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1661 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1661 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1662 [1/2] (2.32ns)   --->   "%shift_reg_9_load_24 = load i3 %shift_reg_9_addr_25" [fir.cpp:35]   --->   Operation 1662 'load' 'shift_reg_9_load_24' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1663 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1663 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1664 [1/2] (2.32ns)   --->   "%shift_reg_8_load_24 = load i3 %shift_reg_8_addr_25" [fir.cpp:35]   --->   Operation 1664 'load' 'shift_reg_8_load_24' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1665 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1665 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1666 [1/2] (2.32ns)   --->   "%shift_reg_7_load_24 = load i3 %shift_reg_7_addr_25" [fir.cpp:35]   --->   Operation 1666 'load' 'shift_reg_7_load_24' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1667 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1079" [fir.cpp:35]   --->   Operation 1667 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1668 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_9 = load i4 %fir_int_int_c_7_addr_9" [fir.cpp:35]   --->   Operation 1668 'load' 'fir_int_int_c_7_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1669 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_9 = load i4 %fir_int_int_c_0_addr_9" [fir.cpp:35]   --->   Operation 1669 'load' 'fir_int_int_c_0_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1670 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_9 = load i4 %fir_int_int_c_1_addr_9" [fir.cpp:35]   --->   Operation 1670 'load' 'fir_int_int_c_1_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1671 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_9 = load i4 %fir_int_int_c_2_addr_9" [fir.cpp:35]   --->   Operation 1671 'load' 'fir_int_int_c_2_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1672 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_9 = load i4 %fir_int_int_c_3_addr_9" [fir.cpp:35]   --->   Operation 1672 'load' 'fir_int_int_c_3_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1673 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_9 = load i4 %fir_int_int_c_4_addr_9" [fir.cpp:35]   --->   Operation 1673 'load' 'fir_int_int_c_4_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1674 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_9 = load i4 %fir_int_int_c_5_addr_9" [fir.cpp:35]   --->   Operation 1674 'load' 'fir_int_int_c_5_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1675 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_9 = load i4 %fir_int_int_c_6_addr_9" [fir.cpp:35]   --->   Operation 1675 'load' 'fir_int_int_c_6_load_9' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1676 [1/1] (2.30ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_7_load_9, i32 %fir_int_int_c_0_load_9, i32 %fir_int_int_c_1_load_9, i32 %fir_int_int_c_2_load_9, i32 %fir_int_int_c_3_load_9, i32 %fir_int_int_c_4_load_9, i32 %fir_int_int_c_5_load_9, i32 %fir_int_int_c_6_load_9, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1676 'mux' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1677 [1/2] (2.32ns)   --->   "%shift_reg_5_load_25 = load i3 %shift_reg_5_addr_26" [fir.cpp:35]   --->   Operation 1677 'load' 'shift_reg_5_load_25' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1678 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1678 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1679 [1/2] (2.32ns)   --->   "%shift_reg_4_load_25 = load i3 %shift_reg_4_addr_26" [fir.cpp:35]   --->   Operation 1679 'load' 'shift_reg_4_load_25' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1680 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1680 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1681 [1/2] (2.32ns)   --->   "%shift_reg_3_load_25 = load i3 %shift_reg_3_addr_26" [fir.cpp:35]   --->   Operation 1681 'load' 'shift_reg_3_load_25' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1682 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1682 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1683 [1/2] (2.32ns)   --->   "%shift_reg_2_load_25 = load i3 %shift_reg_2_addr_26" [fir.cpp:35]   --->   Operation 1683 'load' 'shift_reg_2_load_25' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1684 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1684 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1685 [1/2] (2.32ns)   --->   "%shift_reg_1_load_25 = load i3 %shift_reg_1_addr_26" [fir.cpp:35]   --->   Operation 1685 'load' 'shift_reg_1_load_25' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1686 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1686 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1687 [1/2] (2.32ns)   --->   "%shift_reg_0_load_25 = load i3 %shift_reg_0_addr_26" [fir.cpp:35]   --->   Operation 1687 'load' 'shift_reg_0_load_25' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1688 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1688 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1689 [1/2] (2.32ns)   --->   "%shift_reg_16_load_25 = load i3 %shift_reg_16_addr_26" [fir.cpp:35]   --->   Operation 1689 'load' 'shift_reg_16_load_25' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1690 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1690 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1691 [1/2] (2.32ns)   --->   "%shift_reg_15_load_25 = load i3 %shift_reg_15_addr_26" [fir.cpp:35]   --->   Operation 1691 'load' 'shift_reg_15_load_25' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1692 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1692 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1693 [1/2] (2.32ns)   --->   "%shift_reg_14_load_25 = load i3 %shift_reg_14_addr_26" [fir.cpp:35]   --->   Operation 1693 'load' 'shift_reg_14_load_25' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1694 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1694 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1695 [1/2] (2.32ns)   --->   "%shift_reg_13_load_25 = load i3 %shift_reg_13_addr_26" [fir.cpp:35]   --->   Operation 1695 'load' 'shift_reg_13_load_25' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1696 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1696 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1697 [1/2] (2.32ns)   --->   "%shift_reg_12_load_25 = load i3 %shift_reg_12_addr_26" [fir.cpp:35]   --->   Operation 1697 'load' 'shift_reg_12_load_25' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1698 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1698 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1699 [1/2] (2.32ns)   --->   "%shift_reg_11_load_25 = load i3 %shift_reg_11_addr_26" [fir.cpp:35]   --->   Operation 1699 'load' 'shift_reg_11_load_25' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1700 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1700 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1701 [1/2] (2.32ns)   --->   "%shift_reg_10_load_25 = load i3 %shift_reg_10_addr_26" [fir.cpp:35]   --->   Operation 1701 'load' 'shift_reg_10_load_25' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1702 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1702 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1703 [1/2] (2.32ns)   --->   "%shift_reg_9_load_25 = load i3 %shift_reg_9_addr_26" [fir.cpp:35]   --->   Operation 1703 'load' 'shift_reg_9_load_25' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1704 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1704 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1705 [1/2] (2.32ns)   --->   "%shift_reg_8_load_25 = load i3 %shift_reg_8_addr_26" [fir.cpp:35]   --->   Operation 1705 'load' 'shift_reg_8_load_25' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1706 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1706 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1707 [1/2] (2.32ns)   --->   "%shift_reg_7_load_25 = load i3 %shift_reg_7_addr_26" [fir.cpp:35]   --->   Operation 1707 'load' 'shift_reg_7_load_25' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1708 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1708 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1709 [1/2] (2.32ns)   --->   "%shift_reg_6_load_25 = load i3 %shift_reg_6_addr_26" [fir.cpp:35]   --->   Operation 1709 'load' 'shift_reg_6_load_25' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1710 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1042" [fir.cpp:35]   --->   Operation 1710 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1711 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_10 = load i4 %fir_int_int_c_6_addr_10" [fir.cpp:35]   --->   Operation 1711 'load' 'fir_int_int_c_6_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1712 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_10 = load i4 %fir_int_int_c_7_addr_10" [fir.cpp:35]   --->   Operation 1712 'load' 'fir_int_int_c_7_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1713 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_10 = load i4 %fir_int_int_c_0_addr_10" [fir.cpp:35]   --->   Operation 1713 'load' 'fir_int_int_c_0_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1714 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_10 = load i4 %fir_int_int_c_1_addr_10" [fir.cpp:35]   --->   Operation 1714 'load' 'fir_int_int_c_1_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1715 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_10 = load i4 %fir_int_int_c_2_addr_10" [fir.cpp:35]   --->   Operation 1715 'load' 'fir_int_int_c_2_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1716 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_10 = load i4 %fir_int_int_c_3_addr_10" [fir.cpp:35]   --->   Operation 1716 'load' 'fir_int_int_c_3_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1717 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_10 = load i4 %fir_int_int_c_4_addr_10" [fir.cpp:35]   --->   Operation 1717 'load' 'fir_int_int_c_4_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1718 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_10 = load i4 %fir_int_int_c_5_addr_10" [fir.cpp:35]   --->   Operation 1718 'load' 'fir_int_int_c_5_load_10' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1719 [1/1] (2.30ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_6_load_10, i32 %fir_int_int_c_7_load_10, i32 %fir_int_int_c_0_load_10, i32 %fir_int_int_c_1_load_10, i32 %fir_int_int_c_2_load_10, i32 %fir_int_int_c_3_load_10, i32 %fir_int_int_c_4_load_10, i32 %fir_int_int_c_5_load_10, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1719 'mux' 'tmp_10' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1720 [1/2] (2.32ns)   --->   "%shift_reg_4_load_26 = load i3 %shift_reg_4_addr_27" [fir.cpp:35]   --->   Operation 1720 'load' 'shift_reg_4_load_26' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1721 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1721 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 15)> <Delay = 2.75>
ST_14 : Operation 1722 [1/2] (2.32ns)   --->   "%shift_reg_3_load_26 = load i3 %shift_reg_3_addr_27" [fir.cpp:35]   --->   Operation 1722 'load' 'shift_reg_3_load_26' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1723 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1723 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 14)> <Delay = 2.75>
ST_14 : Operation 1724 [1/2] (2.32ns)   --->   "%shift_reg_2_load_26 = load i3 %shift_reg_2_addr_27" [fir.cpp:35]   --->   Operation 1724 'load' 'shift_reg_2_load_26' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1725 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1725 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 13)> <Delay = 2.75>
ST_14 : Operation 1726 [1/2] (2.32ns)   --->   "%shift_reg_1_load_26 = load i3 %shift_reg_1_addr_27" [fir.cpp:35]   --->   Operation 1726 'load' 'shift_reg_1_load_26' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1727 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1727 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 12)> <Delay = 2.75>
ST_14 : Operation 1728 [1/2] (2.32ns)   --->   "%shift_reg_0_load_26 = load i3 %shift_reg_0_addr_27" [fir.cpp:35]   --->   Operation 1728 'load' 'shift_reg_0_load_26' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1729 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1729 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 11)> <Delay = 2.75>
ST_14 : Operation 1730 [1/2] (2.32ns)   --->   "%shift_reg_16_load_26 = load i3 %shift_reg_16_addr_27" [fir.cpp:35]   --->   Operation 1730 'load' 'shift_reg_16_load_26' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1731 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1731 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 10)> <Delay = 2.75>
ST_14 : Operation 1732 [1/2] (2.32ns)   --->   "%shift_reg_15_load_26 = load i3 %shift_reg_15_addr_27" [fir.cpp:35]   --->   Operation 1732 'load' 'shift_reg_15_load_26' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1733 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1733 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 9)> <Delay = 2.75>
ST_14 : Operation 1734 [1/2] (2.32ns)   --->   "%shift_reg_14_load_26 = load i3 %shift_reg_14_addr_27" [fir.cpp:35]   --->   Operation 1734 'load' 'shift_reg_14_load_26' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1735 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1735 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 8)> <Delay = 2.75>
ST_14 : Operation 1736 [1/2] (2.32ns)   --->   "%shift_reg_13_load_26 = load i3 %shift_reg_13_addr_27" [fir.cpp:35]   --->   Operation 1736 'load' 'shift_reg_13_load_26' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1737 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1737 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 7)> <Delay = 2.75>
ST_14 : Operation 1738 [1/2] (2.32ns)   --->   "%shift_reg_12_load_26 = load i3 %shift_reg_12_addr_27" [fir.cpp:35]   --->   Operation 1738 'load' 'shift_reg_12_load_26' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1739 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1739 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 6)> <Delay = 2.75>
ST_14 : Operation 1740 [1/2] (2.32ns)   --->   "%shift_reg_11_load_26 = load i3 %shift_reg_11_addr_27" [fir.cpp:35]   --->   Operation 1740 'load' 'shift_reg_11_load_26' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1741 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1741 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 5)> <Delay = 2.75>
ST_14 : Operation 1742 [1/2] (2.32ns)   --->   "%shift_reg_10_load_26 = load i3 %shift_reg_10_addr_27" [fir.cpp:35]   --->   Operation 1742 'load' 'shift_reg_10_load_26' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1743 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1743 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 4)> <Delay = 2.75>
ST_14 : Operation 1744 [1/2] (2.32ns)   --->   "%shift_reg_9_load_26 = load i3 %shift_reg_9_addr_27" [fir.cpp:35]   --->   Operation 1744 'load' 'shift_reg_9_load_26' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_14 : Operation 1745 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1745 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 3)> <Delay = 2.75>
ST_14 : Operation 1746 [1/2] (2.32ns)   --->   "%shift_reg_8_load_26 = load i3 %shift_reg_8_addr_27" [fir.cpp:35]   --->   Operation 1746 'load' 'shift_reg_8_load_26' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1747 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1747 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 2)> <Delay = 2.75>
ST_14 : Operation 1748 [1/2] (2.32ns)   --->   "%shift_reg_7_load_26 = load i3 %shift_reg_7_addr_27" [fir.cpp:35]   --->   Operation 1748 'load' 'shift_reg_7_load_26' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1749 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1749 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 1)> <Delay = 2.75>
ST_14 : Operation 1750 [1/2] (2.32ns)   --->   "%shift_reg_6_load_26 = load i3 %shift_reg_6_addr_27" [fir.cpp:35]   --->   Operation 1750 'load' 'shift_reg_6_load_26' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1751 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1751 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 == 0)> <Delay = 2.75>
ST_14 : Operation 1752 [1/2] (2.32ns)   --->   "%shift_reg_5_load_26 = load i3 %shift_reg_5_addr_27" [fir.cpp:35]   --->   Operation 1752 'load' 'shift_reg_5_load_26' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 1753 [1/1] (2.75ns)   --->   "%br_ln35 = br void %.split1005" [fir.cpp:35]   --->   Operation 1753 'br' 'br_ln35' <Predicate = (!tmp & trunc_ln35 != 0 & trunc_ln35 != 1 & trunc_ln35 != 2 & trunc_ln35 != 3 & trunc_ln35 != 4 & trunc_ln35 != 5 & trunc_ln35 != 6 & trunc_ln35 != 7 & trunc_ln35 != 8 & trunc_ln35 != 9 & trunc_ln35 != 10 & trunc_ln35 != 11 & trunc_ln35 != 12 & trunc_ln35 != 13 & trunc_ln35 != 14 & trunc_ln35 != 15)> <Delay = 2.75>
ST_14 : Operation 1754 [1/2] (2.32ns)   --->   "%fir_int_int_c_5_load_11 = load i4 %fir_int_int_c_5_addr_11" [fir.cpp:35]   --->   Operation 1754 'load' 'fir_int_int_c_5_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1755 [1/2] (2.32ns)   --->   "%fir_int_int_c_6_load_11 = load i4 %fir_int_int_c_6_addr_11" [fir.cpp:35]   --->   Operation 1755 'load' 'fir_int_int_c_6_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1756 [1/2] (2.32ns)   --->   "%fir_int_int_c_7_load_11 = load i4 %fir_int_int_c_7_addr_11" [fir.cpp:35]   --->   Operation 1756 'load' 'fir_int_int_c_7_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1757 [1/2] (2.32ns)   --->   "%fir_int_int_c_0_load_11 = load i4 %fir_int_int_c_0_addr_11" [fir.cpp:35]   --->   Operation 1757 'load' 'fir_int_int_c_0_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1758 [1/2] (2.32ns)   --->   "%fir_int_int_c_1_load_11 = load i4 %fir_int_int_c_1_addr_11" [fir.cpp:35]   --->   Operation 1758 'load' 'fir_int_int_c_1_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1759 [1/2] (2.32ns)   --->   "%fir_int_int_c_2_load_11 = load i4 %fir_int_int_c_2_addr_11" [fir.cpp:35]   --->   Operation 1759 'load' 'fir_int_int_c_2_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1760 [1/2] (2.32ns)   --->   "%fir_int_int_c_3_load_11 = load i4 %fir_int_int_c_3_addr_11" [fir.cpp:35]   --->   Operation 1760 'load' 'fir_int_int_c_3_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1761 [1/2] (2.32ns)   --->   "%fir_int_int_c_4_load_11 = load i4 %fir_int_int_c_4_addr_11" [fir.cpp:35]   --->   Operation 1761 'load' 'fir_int_int_c_4_load_11' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 1762 [1/1] (2.30ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %fir_int_int_c_5_load_11, i32 %fir_int_int_c_6_load_11, i32 %fir_int_int_c_7_load_11, i32 %fir_int_int_c_0_load_11, i32 %fir_int_int_c_1_load_11, i32 %fir_int_int_c_2_load_11, i32 %fir_int_int_c_3_load_11, i32 %fir_int_int_c_4_load_11, i64 %zext_ln35" [fir.cpp:35]   --->   Operation 1762 'mux' 'tmp_11' <Predicate = (!tmp)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1763 [1/1] (0.00ns)   --->   "%phi_ln35_12 = phi i32 %shift_reg_5_load_27, void %branch595, i32 %shift_reg_6_load_27, void %branch596, i32 %shift_reg_7_load_27, void %branch597, i32 %shift_reg_8_load_27, void %branch598, i32 %shift_reg_9_load_27, void %branch599, i32 %shift_reg_10_load_27, void %branch600, i32 %shift_reg_11_load_27, void %branch601, i32 %shift_reg_12_load_27, void %branch602, i32 %shift_reg_13_load_27, void %branch603, i32 %shift_reg_14_load_27, void %branch604, i32 %shift_reg_15_load_27, void %branch605, i32 %shift_reg_16_load_27, void %branch606, i32 %shift_reg_0_load_27, void %branch607, i32 %shift_reg_1_load_27, void %branch608, i32 %shift_reg_2_load_27, void %branch609, i32 %shift_reg_3_load_27, void %branch610, i32 %shift_reg_4_load_27, void %branch611" [fir.cpp:35]   --->   Operation 1763 'phi' 'phi_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1764 [2/2] (6.91ns)   --->   "%mul_ln35_12 = mul i32 %tmp_12, i32 %phi_ln35_12" [fir.cpp:35]   --->   Operation 1764 'mul' 'mul_ln35_12' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1765 [1/1] (0.00ns)   --->   "%phi_ln35_13 = phi i32 %shift_reg_4_load_28, void %branch578, i32 %shift_reg_5_load_28, void %branch579, i32 %shift_reg_6_load_28, void %branch580, i32 %shift_reg_7_load_28, void %branch581, i32 %shift_reg_8_load_28, void %branch582, i32 %shift_reg_9_load_28, void %branch583, i32 %shift_reg_10_load_28, void %branch584, i32 %shift_reg_11_load_28, void %branch585, i32 %shift_reg_12_load_28, void %branch586, i32 %shift_reg_13_load_28, void %branch587, i32 %shift_reg_14_load_28, void %branch588, i32 %shift_reg_15_load_28, void %branch589, i32 %shift_reg_16_load_28, void %branch590, i32 %shift_reg_0_load_28, void %branch591, i32 %shift_reg_1_load_28, void %branch592, i32 %shift_reg_2_load_28, void %branch593, i32 %shift_reg_3_load_28, void %branch594" [fir.cpp:35]   --->   Operation 1765 'phi' 'phi_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1766 [2/2] (6.91ns)   --->   "%mul_ln35_13 = mul i32 %tmp_13, i32 %phi_ln35_13" [fir.cpp:35]   --->   Operation 1766 'mul' 'mul_ln35_13' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1767 [1/1] (0.00ns)   --->   "%phi_ln35_14 = phi i32 %shift_reg_3_load_29, void %branch561, i32 %shift_reg_4_load_29, void %branch562, i32 %shift_reg_5_load_29, void %branch563, i32 %shift_reg_6_load_29, void %branch564, i32 %shift_reg_7_load_29, void %branch565, i32 %shift_reg_8_load_29, void %branch566, i32 %shift_reg_9_load_29, void %branch567, i32 %shift_reg_10_load_29, void %branch568, i32 %shift_reg_11_load_29, void %branch569, i32 %shift_reg_12_load_29, void %branch570, i32 %shift_reg_13_load_29, void %branch571, i32 %shift_reg_14_load_29, void %branch572, i32 %shift_reg_15_load_29, void %branch573, i32 %shift_reg_16_load_29, void %branch574, i32 %shift_reg_0_load_29, void %branch575, i32 %shift_reg_1_load_29, void %branch576, i32 %shift_reg_2_load_29, void %branch577" [fir.cpp:35]   --->   Operation 1767 'phi' 'phi_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 1768 [2/2] (6.91ns)   --->   "%mul_ln35_14 = mul i32 %tmp_14, i32 %phi_ln35_14" [fir.cpp:35]   --->   Operation 1768 'mul' 'mul_ln35_14' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1769 [1/1] (0.00ns)   --->   "%phi_ln35_15 = phi i32 %shift_reg_2_load_30, void %branch544, i32 %shift_reg_3_load_30, void %branch545, i32 %shift_reg_4_load_30, void %branch546, i32 %shift_reg_5_load_30, void %branch547, i32 %shift_reg_6_load_30, void %branch548, i32 %shift_reg_7_load_30, void %branch549, i32 %shift_reg_8_load_30, void %branch550, i32 %shift_reg_9_load_30, void %branch551, i32 %shift_reg_10_load_30, void %branch552, i32 %shift_reg_11_load_30, void %branch553, i32 %shift_reg_12_load_30, void %branch554, i32 %shift_reg_13_load_30, void %branch555, i32 %shift_reg_14_load_30, void %branch556, i32 %shift_reg_15_load_30, void %branch557, i32 %shift_reg_16_load_30, void %branch558, i32 %shift_reg_0_load_30, void %branch559, i32 %shift_reg_1_load_30, void %branch560" [fir.cpp:35]   --->   Operation 1769 'phi' 'phi_ln35_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1770 [2/2] (6.91ns)   --->   "%mul_ln35_15 = mul i32 %tmp_15, i32 %phi_ln35_15" [fir.cpp:35]   --->   Operation 1770 'mul' 'mul_ln35_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 1771 [1/1] (0.00ns)   --->   "%phi_ln35 = phi i32 %shift_reg_0_load, void %branch799, i32 %shift_reg_1_load, void %branch800, i32 %shift_reg_2_load, void %branch801, i32 %shift_reg_3_load, void %branch802, i32 %shift_reg_4_load, void %branch803, i32 %shift_reg_5_load, void %branch804, i32 %shift_reg_6_load, void %branch805, i32 %shift_reg_7_load, void %branch806, i32 %shift_reg_8_load, void %branch807, i32 %shift_reg_9_load, void %branch808, i32 %shift_reg_10_load, void %branch809, i32 %shift_reg_11_load, void %branch810, i32 %shift_reg_12_load, void %branch811, i32 %shift_reg_13_load, void %branch812, i32 %shift_reg_14_load, void %branch813, i32 %shift_reg_15_load, void %branch814, i32 %shift_reg_16_load, void %branch815" [fir.cpp:35]   --->   Operation 1771 'phi' 'phi_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1772 [2/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %tmp_1, i32 %phi_ln35" [fir.cpp:35]   --->   Operation 1772 'mul' 'mul_ln35' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1773 [1/1] (0.00ns)   --->   "%phi_ln35_1 = phi i32 %shift_reg_16_load_16, void %branch782, i32 %shift_reg_0_load_16, void %branch783, i32 %shift_reg_1_load_16, void %branch784, i32 %shift_reg_2_load_16, void %branch785, i32 %shift_reg_3_load_16, void %branch786, i32 %shift_reg_4_load_16, void %branch787, i32 %shift_reg_5_load_16, void %branch788, i32 %shift_reg_6_load_16, void %branch789, i32 %shift_reg_7_load_16, void %branch790, i32 %shift_reg_8_load_16, void %branch791, i32 %shift_reg_9_load_16, void %branch792, i32 %shift_reg_10_load_16, void %branch793, i32 %shift_reg_11_load_16, void %branch794, i32 %shift_reg_12_load_16, void %branch795, i32 %shift_reg_13_load_16, void %branch796, i32 %shift_reg_14_load_16, void %branch797, i32 %shift_reg_15_load_16, void %branch798" [fir.cpp:35]   --->   Operation 1773 'phi' 'phi_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1774 [2/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %tmp_2, i32 %phi_ln35_1" [fir.cpp:35]   --->   Operation 1774 'mul' 'mul_ln35_1' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1775 [1/1] (0.00ns)   --->   "%phi_ln35_2 = phi i32 %shift_reg_15_load_17, void %branch765, i32 %shift_reg_16_load_17, void %branch766, i32 %shift_reg_0_load_17, void %branch767, i32 %shift_reg_1_load_17, void %branch768, i32 %shift_reg_2_load_17, void %branch769, i32 %shift_reg_3_load_17, void %branch770, i32 %shift_reg_4_load_17, void %branch771, i32 %shift_reg_5_load_17, void %branch772, i32 %shift_reg_6_load_17, void %branch773, i32 %shift_reg_7_load_17, void %branch774, i32 %shift_reg_8_load_17, void %branch775, i32 %shift_reg_9_load_17, void %branch776, i32 %shift_reg_10_load_17, void %branch777, i32 %shift_reg_11_load_17, void %branch778, i32 %shift_reg_12_load_17, void %branch779, i32 %shift_reg_13_load_17, void %branch780, i32 %shift_reg_14_load_17, void %branch781" [fir.cpp:35]   --->   Operation 1775 'phi' 'phi_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1776 [2/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %tmp_3, i32 %phi_ln35_2" [fir.cpp:35]   --->   Operation 1776 'mul' 'mul_ln35_2' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1777 [1/1] (0.00ns)   --->   "%phi_ln35_3 = phi i32 %shift_reg_14_load_18, void %branch748, i32 %shift_reg_15_load_18, void %branch749, i32 %shift_reg_16_load_18, void %branch750, i32 %shift_reg_0_load_18, void %branch751, i32 %shift_reg_1_load_18, void %branch752, i32 %shift_reg_2_load_18, void %branch753, i32 %shift_reg_3_load_18, void %branch754, i32 %shift_reg_4_load_18, void %branch755, i32 %shift_reg_5_load_18, void %branch756, i32 %shift_reg_6_load_18, void %branch757, i32 %shift_reg_7_load_18, void %branch758, i32 %shift_reg_8_load_18, void %branch759, i32 %shift_reg_9_load_18, void %branch760, i32 %shift_reg_10_load_18, void %branch761, i32 %shift_reg_11_load_18, void %branch762, i32 %shift_reg_12_load_18, void %branch763, i32 %shift_reg_13_load_18, void %branch764" [fir.cpp:35]   --->   Operation 1777 'phi' 'phi_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1778 [2/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %tmp_4, i32 %phi_ln35_3" [fir.cpp:35]   --->   Operation 1778 'mul' 'mul_ln35_3' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1779 [1/2] (6.91ns)   --->   "%mul_ln35_4 = mul i32 %tmp_5, i32 %phi_ln35_4" [fir.cpp:35]   --->   Operation 1779 'mul' 'mul_ln35_4' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1780 [1/2] (6.91ns)   --->   "%mul_ln35_5 = mul i32 %tmp_6, i32 %phi_ln35_5" [fir.cpp:35]   --->   Operation 1780 'mul' 'mul_ln35_5' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1781 [1/2] (6.91ns)   --->   "%mul_ln35_6 = mul i32 %tmp_7, i32 %phi_ln35_6" [fir.cpp:35]   --->   Operation 1781 'mul' 'mul_ln35_6' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1782 [1/2] (6.91ns)   --->   "%mul_ln35_7 = mul i32 %tmp_8, i32 %phi_ln35_7" [fir.cpp:35]   --->   Operation 1782 'mul' 'mul_ln35_7' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1783 [1/1] (0.00ns)   --->   "%phi_ln35_8 = phi i32 %shift_reg_9_load_23, void %branch663, i32 %shift_reg_10_load_23, void %branch664, i32 %shift_reg_11_load_23, void %branch665, i32 %shift_reg_12_load_23, void %branch666, i32 %shift_reg_13_load_23, void %branch667, i32 %shift_reg_14_load_23, void %branch668, i32 %shift_reg_15_load_23, void %branch669, i32 %shift_reg_16_load_23, void %branch670, i32 %shift_reg_0_load_23, void %branch671, i32 %shift_reg_1_load_23, void %branch672, i32 %shift_reg_2_load_23, void %branch673, i32 %shift_reg_3_load_23, void %branch674, i32 %shift_reg_4_load_23, void %branch675, i32 %shift_reg_5_load_23, void %branch676, i32 %shift_reg_6_load_23, void %branch677, i32 %shift_reg_7_load_23, void %branch678, i32 %shift_reg_8_load_23, void %branch679" [fir.cpp:35]   --->   Operation 1783 'phi' 'phi_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1784 [2/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %tmp_9, i32 %phi_ln35_8" [fir.cpp:35]   --->   Operation 1784 'mul' 'mul_ln35_8' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1785 [1/1] (0.00ns)   --->   "%phi_ln35_9 = phi i32 %shift_reg_8_load_24, void %branch646, i32 %shift_reg_9_load_24, void %branch647, i32 %shift_reg_10_load_24, void %branch648, i32 %shift_reg_11_load_24, void %branch649, i32 %shift_reg_12_load_24, void %branch650, i32 %shift_reg_13_load_24, void %branch651, i32 %shift_reg_14_load_24, void %branch652, i32 %shift_reg_15_load_24, void %branch653, i32 %shift_reg_16_load_24, void %branch654, i32 %shift_reg_0_load_24, void %branch655, i32 %shift_reg_1_load_24, void %branch656, i32 %shift_reg_2_load_24, void %branch657, i32 %shift_reg_3_load_24, void %branch658, i32 %shift_reg_4_load_24, void %branch659, i32 %shift_reg_5_load_24, void %branch660, i32 %shift_reg_6_load_24, void %branch661, i32 %shift_reg_7_load_24, void %branch662" [fir.cpp:35]   --->   Operation 1785 'phi' 'phi_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1786 [2/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %tmp_s, i32 %phi_ln35_9" [fir.cpp:35]   --->   Operation 1786 'mul' 'mul_ln35_9' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1787 [1/1] (0.00ns)   --->   "%phi_ln35_10 = phi i32 %shift_reg_7_load_25, void %branch629, i32 %shift_reg_8_load_25, void %branch630, i32 %shift_reg_9_load_25, void %branch631, i32 %shift_reg_10_load_25, void %branch632, i32 %shift_reg_11_load_25, void %branch633, i32 %shift_reg_12_load_25, void %branch634, i32 %shift_reg_13_load_25, void %branch635, i32 %shift_reg_14_load_25, void %branch636, i32 %shift_reg_15_load_25, void %branch637, i32 %shift_reg_16_load_25, void %branch638, i32 %shift_reg_0_load_25, void %branch639, i32 %shift_reg_1_load_25, void %branch640, i32 %shift_reg_2_load_25, void %branch641, i32 %shift_reg_3_load_25, void %branch642, i32 %shift_reg_4_load_25, void %branch643, i32 %shift_reg_5_load_25, void %branch644, i32 %shift_reg_6_load_25, void %branch645" [fir.cpp:35]   --->   Operation 1787 'phi' 'phi_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1788 [2/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %tmp_10, i32 %phi_ln35_10" [fir.cpp:35]   --->   Operation 1788 'mul' 'mul_ln35_10' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1789 [1/1] (0.00ns)   --->   "%phi_ln35_11 = phi i32 %shift_reg_6_load_26, void %branch612, i32 %shift_reg_7_load_26, void %branch613, i32 %shift_reg_8_load_26, void %branch614, i32 %shift_reg_9_load_26, void %branch615, i32 %shift_reg_10_load_26, void %branch616, i32 %shift_reg_11_load_26, void %branch617, i32 %shift_reg_12_load_26, void %branch618, i32 %shift_reg_13_load_26, void %branch619, i32 %shift_reg_14_load_26, void %branch620, i32 %shift_reg_15_load_26, void %branch621, i32 %shift_reg_16_load_26, void %branch622, i32 %shift_reg_0_load_26, void %branch623, i32 %shift_reg_1_load_26, void %branch624, i32 %shift_reg_2_load_26, void %branch625, i32 %shift_reg_3_load_26, void %branch626, i32 %shift_reg_4_load_26, void %branch627, i32 %shift_reg_5_load_26, void %branch628" [fir.cpp:35]   --->   Operation 1789 'phi' 'phi_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 1790 [2/2] (6.91ns)   --->   "%mul_ln35_11 = mul i32 %tmp_11, i32 %phi_ln35_11" [fir.cpp:35]   --->   Operation 1790 'mul' 'mul_ln35_11' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1791 [1/2] (6.91ns)   --->   "%mul_ln35_12 = mul i32 %tmp_12, i32 %phi_ln35_12" [fir.cpp:35]   --->   Operation 1791 'mul' 'mul_ln35_12' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1792 [1/2] (6.91ns)   --->   "%mul_ln35_13 = mul i32 %tmp_13, i32 %phi_ln35_13" [fir.cpp:35]   --->   Operation 1792 'mul' 'mul_ln35_13' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1793 [1/2] (6.91ns)   --->   "%mul_ln35_14 = mul i32 %tmp_14, i32 %phi_ln35_14" [fir.cpp:35]   --->   Operation 1793 'mul' 'mul_ln35_14' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1794 [1/2] (6.91ns)   --->   "%mul_ln35_15 = mul i32 %tmp_15, i32 %phi_ln35_15" [fir.cpp:35]   --->   Operation 1794 'mul' 'mul_ln35_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.92>
ST_16 : Operation 1795 [1/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %tmp_1, i32 %phi_ln35" [fir.cpp:35]   --->   Operation 1795 'mul' 'mul_ln35' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1796 [1/2] (6.91ns)   --->   "%mul_ln35_1 = mul i32 %tmp_2, i32 %phi_ln35_1" [fir.cpp:35]   --->   Operation 1796 'mul' 'mul_ln35_1' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1797 [1/2] (6.91ns)   --->   "%mul_ln35_2 = mul i32 %tmp_3, i32 %phi_ln35_2" [fir.cpp:35]   --->   Operation 1797 'mul' 'mul_ln35_2' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1798 [1/2] (6.91ns)   --->   "%mul_ln35_3 = mul i32 %tmp_4, i32 %phi_ln35_3" [fir.cpp:35]   --->   Operation 1798 'mul' 'mul_ln35_3' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1799 [1/2] (6.91ns)   --->   "%mul_ln35_8 = mul i32 %tmp_9, i32 %phi_ln35_8" [fir.cpp:35]   --->   Operation 1799 'mul' 'mul_ln35_8' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1800 [1/2] (6.91ns)   --->   "%mul_ln35_9 = mul i32 %tmp_s, i32 %phi_ln35_9" [fir.cpp:35]   --->   Operation 1800 'mul' 'mul_ln35_9' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1801 [1/2] (6.91ns)   --->   "%mul_ln35_10 = mul i32 %tmp_10, i32 %phi_ln35_10" [fir.cpp:35]   --->   Operation 1801 'mul' 'mul_ln35_10' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1802 [1/2] (6.91ns)   --->   "%mul_ln35_11 = mul i32 %tmp_11, i32 %phi_ln35_11" [fir.cpp:35]   --->   Operation 1802 'mul' 'mul_ln35_11' <Predicate = (!tmp)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1803 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_18 = add i32 %mul_ln35_4, i32 %mul_ln35_5" [fir.cpp:35]   --->   Operation 1803 'add' 'add_ln35_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1804 [1/1] (2.55ns)   --->   "%add_ln35_19 = add i32 %mul_ln35_6, i32 %mul_ln35_7" [fir.cpp:35]   --->   Operation 1804 'add' 'add_ln35_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1805 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_20 = add i32 %add_ln35_19, i32 %add_ln35_18" [fir.cpp:35]   --->   Operation 1805 'add' 'add_ln35_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_25 = add i32 %mul_ln35_13, i32 %mul_ln35_12" [fir.cpp:35]   --->   Operation 1806 'add' 'add_ln35_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1807 [1/1] (2.55ns)   --->   "%add_ln35_26 = add i32 %mul_ln35_15, i32 %mul_ln35_14" [fir.cpp:35]   --->   Operation 1807 'add' 'add_ln35_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1808 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_27 = add i32 %add_ln35_26, i32 %add_ln35_25" [fir.cpp:35]   --->   Operation 1808 'add' 'add_ln35_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.92>
ST_17 : Operation 1809 [1/1] (2.55ns)   --->   "%add_ln35_15 = add i32 %mul_ln35, i32 %mul_ln35_1" [fir.cpp:35]   --->   Operation 1809 'add' 'add_ln35_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1810 [1/1] (2.55ns)   --->   "%add_ln35_16 = add i32 %mul_ln35_2, i32 %mul_ln35_3" [fir.cpp:35]   --->   Operation 1810 'add' 'add_ln35_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_17 = add i32 %add_ln35_16, i32 %add_ln35_15" [fir.cpp:35]   --->   Operation 1811 'add' 'add_ln35_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1812 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_21 = add i32 %add_ln35_20, i32 %add_ln35_17" [fir.cpp:35]   --->   Operation 1812 'add' 'add_ln35_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1813 [1/1] (2.55ns)   --->   "%add_ln35_22 = add i32 %mul_ln35_9, i32 %mul_ln35_8" [fir.cpp:35]   --->   Operation 1813 'add' 'add_ln35_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1814 [1/1] (2.55ns)   --->   "%add_ln35_23 = add i32 %mul_ln35_11, i32 %mul_ln35_10" [fir.cpp:35]   --->   Operation 1814 'add' 'add_ln35_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_24 = add i32 %add_ln35_23, i32 %add_ln35_22" [fir.cpp:35]   --->   Operation 1815 'add' 'add_ln35_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1816 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_28 = add i32 %add_ln35_27, i32 %add_ln35_24" [fir.cpp:35]   --->   Operation 1816 'add' 'add_ln35_28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1822 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc"   --->   Operation 1822 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 1823 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1"   --->   Operation 1823 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_17 : Operation 1824 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1824 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 5.95>
ST_18 : Operation 1817 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.cpp:35]   --->   Operation 1817 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_29 = add i32 %add_ln35_28, i32 %add_ln35_21" [fir.cpp:35]   --->   Operation 1818 'add' 'add_ln35_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1819 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc_1 = add i32 %add_ln35_29, i32 %acc_load" [fir.cpp:35]   --->   Operation 1819 'add' 'acc_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1820 [1/1] (1.58ns)   --->   "%store_ln35 = store i32 %acc_1, i32 %acc" [fir.cpp:35]   --->   Operation 1820 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 1821 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1821 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.39ns
The critical path consists of the following:
	'alloca' operation ('i') [28]  (0 ns)
	'load' operation ('i', fir.cpp:32) on local variable 'i' [33]  (0 ns)
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 2>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 3>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 4>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 6>: 4.39ns
The critical path consists of the following:
	'urem' operation ('urem_ln35', fir.cpp:35) [41]  (4.39 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_28', fir.cpp:35) [1222]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_19', fir.cpp:35) [340]  (6.98 ns)

 <State 9>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_29', fir.cpp:35) [1320]  (6.98 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_31', fir.cpp:35) [1516]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_23', fir.cpp:35) [732]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_19', fir.cpp:35) [340]  (6.98 ns)

 <State 13>: 6.67ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_16', fir.cpp:35) [44]  (4.35 ns)
	'getelementptr' operation ('shift_reg_16_addr', fir.cpp:35) [63]  (0 ns)
	'load' operation ('shift_reg_16_load', fir.cpp:35) on array 'shift_reg_16' [114]  (2.32 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'phi' operation ('phi_ln35_4', fir.cpp:35) with incoming values : ('shift_reg_11_load_19', fir.cpp:35) ('shift_reg_10_load_19', fir.cpp:35) ('shift_reg_9_load_19', fir.cpp:35) ('shift_reg_8_load_19', fir.cpp:35) ('shift_reg_7_load_19', fir.cpp:35) ('shift_reg_6_load_19', fir.cpp:35) ('shift_reg_5_load_19', fir.cpp:35) ('shift_reg_4_load_19', fir.cpp:35) ('shift_reg_3_load_19', fir.cpp:35) ('shift_reg_2_load_19', fir.cpp:35) ('shift_reg_1_load_19', fir.cpp:35) ('shift_reg_0_load_19', fir.cpp:35) ('shift_reg_16_load_19', fir.cpp:35) ('shift_reg_15_load_19', fir.cpp:35) ('shift_reg_14_load_19', fir.cpp:35) ('shift_reg_13_load_19', fir.cpp:35) ('shift_reg_12_load_19', fir.cpp:35) [511]  (0 ns)
	'mul' operation ('mul_ln35_4', fir.cpp:35) [531]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35_14', fir.cpp:35) [1511]  (6.91 ns)

 <State 16>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln35_19', fir.cpp:35) [1615]  (2.55 ns)
	'add' operation ('add_ln35_20', fir.cpp:35) [1616]  (4.37 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln35_15', fir.cpp:35) [1611]  (2.55 ns)
	'add' operation ('add_ln35_17', fir.cpp:35) [1613]  (0 ns)
	'add' operation ('add_ln35_21', fir.cpp:35) [1617]  (4.37 ns)

 <State 18>: 5.96ns
The critical path consists of the following:
	'load' operation ('acc_load', fir.cpp:35) on local variable 'acc' [1590]  (0 ns)
	'add' operation ('acc', fir.cpp:35) [1626]  (4.37 ns)
	'store' operation ('store_ln35', fir.cpp:35) of variable 'acc', fir.cpp:35 on local variable 'acc' [1629]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
