// Seed: 2874730030
module module_0 (
    input  tri  id_0,
    output tri1 id_1
);
  wire id_3;
  ;
  parameter id_4 = -1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd97,
    parameter id_17 = 32'd53
) (
    input tri0 id_0,
    input uwire _id_1,
    output tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wire id_9,
    output wire id_10,
    output wand id_11,
    input tri0 id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16,
    input supply0 _id_17,
    output supply1 id_18,
    output wor id_19
);
  parameter id_21 = 1;
  wire id_22;
  logic [id_17 : id_1] id_23;
  module_0 modCall_1 (
      id_0,
      id_16
  );
endmodule
