\hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t}{}\doxysection{axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t Struct Reference}
\label{structaxi__vdma_1_1mm2s__vdmasr__t}\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}


{\ttfamily \#include $<$Axi\+Vdma.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_ae25b36f4cbd8ef6360a85fe7eeb78c06}{halted}}\+: 1
\item 
unsigned \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_aba790d81434db986a70373dbec1c0b79}{rsvd\+\_\+3\+\_\+1}}\+: 3
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_ad745892a36b644b64480c906b7da3af6}{vdma\+\_\+int\+\_\+err}}\+: 1
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a88711ba6ededec8fdf4be47cd83a7c0c}{vdma\+\_\+slv\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em VDMA Slave Error. 0 -\/ No VDMA Slave Errors. 1 -\/ VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a23d16e2885835901b46cd20b25a2a8d9}{vdma\+\_\+dec\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_ac6f926f54bdc103e97ea9e52290a26ed}{sof\+\_\+early\+\_\+err}}\+: 1
\begin{DoxyCompactList}\small\item\em Start of Frame Early Error 0 -\/ No start-\/of-\/frame Error 1 -\/ Start of Frame Early Error detected This error occurs if mm2s\+\_\+fsync is received before the completion of the frame on the streaming interface. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a6024a8d9122cf591635ded8b003dfc51}{rsvd\+\_\+11\+\_\+8}}\+: 4
\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a58110591789e133edaa6143b9be53db0}{frm\+\_\+cnt\+\_\+irq}}\+: 1
\begin{DoxyCompactList}\small\item\em Frame Count Interrupt. 0 -\/ No Frame Count Interrupt. 1 -\/ Frame Count Interrupt detected. If enabled (DMACR.\+Frm\+Cnt\+\_\+\+Irq\+En = 1) and if the interrupt threshold has been met, an interrupt out is generated. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a249e3b77a4974b9891c38aac01b1316b}{dly\+\_\+cnt\+\_\+irq}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Delay. 0 -\/ No Delay Interrupt. 1 -\/ Delay Interrupt detected. If enabled (DMACR.\+Dly\+Cnt\+\_\+\+Irq\+En = 1), an interrupt out is generated when the delay count reaches its programmed value. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_a4c7340db5ab35c5a5c64a313c9efc3bd}{err\+\_\+irq}}\+: 1
\begin{DoxyCompactList}\small\item\em Interrupt on Error. 0 -\/ No error Interrupt. 1 -\/ Error interrupt detected. If enabled (VDMACR.\+Err\+\_\+\+Irq\+En = 1), an interrupt out is generated when an error is detected. \end{DoxyCompactList}\item 
unsigned \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_af4a0c508785bacf7908911ccbdc3e5cc}{rsvd\+\_\+15\+\_\+15}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_af3ea70e90a35983baf812ddf83c5613a}{irq\+\_\+frame\+\_\+cnt\+\_\+sts}}
\begin{DoxyCompactList}\small\item\em Interrupt Frame Count Status. Indicates current interrupt frame count value. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{structaxi__vdma_1_1mm2s__vdmasr__t_aa8d936cfb2df8ded7de0d1cae36e3efd}{irq\+\_\+delay\+\_\+cnt\+\_\+sts}}
\begin{DoxyCompactList}\small\item\em Interrupt Delay Count Status. Indicates current interrupt delay time value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MM2S VDMA Status Register 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a249e3b77a4974b9891c38aac01b1316b}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a249e3b77a4974b9891c38aac01b1316b}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!dly\_cnt\_irq@{dly\_cnt\_irq}}
\index{dly\_cnt\_irq@{dly\_cnt\_irq}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{dly\_cnt\_irq}{dly\_cnt\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::dly\+\_\+cnt\+\_\+irq}



Interrupt on Delay. 0 -\/ No Delay Interrupt. 1 -\/ Delay Interrupt detected. If enabled (DMACR.\+Dly\+Cnt\+\_\+\+Irq\+En = 1), an interrupt out is generated when the delay count reaches its programmed value. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a4c7340db5ab35c5a5c64a313c9efc3bd}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a4c7340db5ab35c5a5c64a313c9efc3bd}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!err\_irq@{err\_irq}}
\index{err\_irq@{err\_irq}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{err\_irq}{err\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::err\+\_\+irq}



Interrupt on Error. 0 -\/ No error Interrupt. 1 -\/ Error interrupt detected. If enabled (VDMACR.\+Err\+\_\+\+Irq\+En = 1), an interrupt out is generated when an error is detected. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a58110591789e133edaa6143b9be53db0}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a58110591789e133edaa6143b9be53db0}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!frm\_cnt\_irq@{frm\_cnt\_irq}}
\index{frm\_cnt\_irq@{frm\_cnt\_irq}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{frm\_cnt\_irq}{frm\_cnt\_irq}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::frm\+\_\+cnt\+\_\+irq}



Frame Count Interrupt. 0 -\/ No Frame Count Interrupt. 1 -\/ Frame Count Interrupt detected. If enabled (DMACR.\+Frm\+Cnt\+\_\+\+Irq\+En = 1) and if the interrupt threshold has been met, an interrupt out is generated. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_ae25b36f4cbd8ef6360a85fe7eeb78c06}\label{structaxi__vdma_1_1mm2s__vdmasr__t_ae25b36f4cbd8ef6360a85fe7eeb78c06}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!halted@{halted}}
\index{halted@{halted}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{halted}{halted}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::halted}

VDMA Channel Halted. Indicates the run/stop state of the VDMA channel. 0 -\/ VDMA channel running 1 -\/ VDMA channel halted. This bit gets set when VDMACR.\+RS = 0. There can be a lag of time between when VDMACR.\+RS = 0 and when VDMASR.\+Halted = 1. \mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_aa8d936cfb2df8ded7de0d1cae36e3efd}\label{structaxi__vdma_1_1mm2s__vdmasr__t_aa8d936cfb2df8ded7de0d1cae36e3efd}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!irq\_delay\_cnt\_sts@{irq\_delay\_cnt\_sts}}
\index{irq\_delay\_cnt\_sts@{irq\_delay\_cnt\_sts}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_delay\_cnt\_sts}{irq\_delay\_cnt\_sts}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::irq\+\_\+delay\+\_\+cnt\+\_\+sts}



Interrupt Delay Count Status. Indicates current interrupt delay time value. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_af3ea70e90a35983baf812ddf83c5613a}\label{structaxi__vdma_1_1mm2s__vdmasr__t_af3ea70e90a35983baf812ddf83c5613a}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!irq\_frame\_cnt\_sts@{irq\_frame\_cnt\_sts}}
\index{irq\_frame\_cnt\_sts@{irq\_frame\_cnt\_sts}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{irq\_frame\_cnt\_sts}{irq\_frame\_cnt\_sts}}
{\footnotesize\ttfamily uint8\+\_\+t axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::irq\+\_\+frame\+\_\+cnt\+\_\+sts}



Interrupt Frame Count Status. Indicates current interrupt frame count value. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a6024a8d9122cf591635ded8b003dfc51}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a6024a8d9122cf591635ded8b003dfc51}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!rsvd\_11\_8@{rsvd\_11\_8}}
\index{rsvd\_11\_8@{rsvd\_11\_8}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_11\_8}{rsvd\_11\_8}}
{\footnotesize\ttfamily unsigned axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::rsvd\+\_\+11\+\_\+8}

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_af4a0c508785bacf7908911ccbdc3e5cc}\label{structaxi__vdma_1_1mm2s__vdmasr__t_af4a0c508785bacf7908911ccbdc3e5cc}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!rsvd\_15\_15@{rsvd\_15\_15}}
\index{rsvd\_15\_15@{rsvd\_15\_15}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_15\_15}{rsvd\_15\_15}}
{\footnotesize\ttfamily unsigned axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::rsvd\+\_\+15\+\_\+15}

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_aba790d81434db986a70373dbec1c0b79}\label{structaxi__vdma_1_1mm2s__vdmasr__t_aba790d81434db986a70373dbec1c0b79}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!rsvd\_3\_1@{rsvd\_3\_1}}
\index{rsvd\_3\_1@{rsvd\_3\_1}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{rsvd\_3\_1}{rsvd\_3\_1}}
{\footnotesize\ttfamily unsigned axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::rsvd\+\_\+3\+\_\+1}

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_ac6f926f54bdc103e97ea9e52290a26ed}\label{structaxi__vdma_1_1mm2s__vdmasr__t_ac6f926f54bdc103e97ea9e52290a26ed}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!sof\_early\_err@{sof\_early\_err}}
\index{sof\_early\_err@{sof\_early\_err}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{sof\_early\_err}{sof\_early\_err}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::sof\+\_\+early\+\_\+err}



Start of Frame Early Error 0 -\/ No start-\/of-\/frame Error 1 -\/ Start of Frame Early Error detected This error occurs if mm2s\+\_\+fsync is received before the completion of the frame on the streaming interface. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a23d16e2885835901b46cd20b25a2a8d9}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a23d16e2885835901b46cd20b25a2a8d9}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!vdma\_dec\_err@{vdma\_dec\_err}}
\index{vdma\_dec\_err@{vdma\_dec\_err}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{vdma\_dec\_err}{vdma\_dec\_err}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::vdma\+\_\+dec\+\_\+err}



VDMA Decode Error. This error occurs if the address request is to an invalid address. 0 = No VDMA Decode Errors. 1 = VDMA Decode Error detected. VDMA channel halts. 

\mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_ad745892a36b644b64480c906b7da3af6}\label{structaxi__vdma_1_1mm2s__vdmasr__t_ad745892a36b644b64480c906b7da3af6}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!vdma\_int\_err@{vdma\_int\_err}}
\index{vdma\_int\_err@{vdma\_int\_err}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{vdma\_int\_err}{vdma\_int\_err}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::vdma\+\_\+int\+\_\+err}

VDMA Internal Error. 0 -\/ No VDMA Internal Errors. 1 -\/ VDMA Internal Error detected. This error occurs during one of the following conditions. (a) HSIZE or VSIZE register were written zeros or (b) Internal error received from helper core axi\+\_\+datamover or (c) Transferred frame size is lesser than programmed vsize (SOFEarly\+Err). In case (a) and/or (b) channel stops (that is, the VDMACR.\+RS bit is set to 0 and remains cleared). To restart the channel, soft or hard reset is required. In case (c), channel does not stop or halt. \mbox{\Hypertarget{structaxi__vdma_1_1mm2s__vdmasr__t_a88711ba6ededec8fdf4be47cd83a7c0c}\label{structaxi__vdma_1_1mm2s__vdmasr__t_a88711ba6ededec8fdf4be47cd83a7c0c}} 
\index{axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}!vdma\_slv\_err@{vdma\_slv\_err}}
\index{vdma\_slv\_err@{vdma\_slv\_err}!axi\_vdma::mm2s\_vdmasr\_t@{axi\_vdma::mm2s\_vdmasr\_t}}
\doxysubsubsection{\texorpdfstring{vdma\_slv\_err}{vdma\_slv\_err}}
{\footnotesize\ttfamily bool axi\+\_\+vdma\+::mm2s\+\_\+vdmasr\+\_\+t\+::vdma\+\_\+slv\+\_\+err}



VDMA Slave Error. 0 -\/ No VDMA Slave Errors. 1 -\/ VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_axi_vdma_8hpp}{Axi\+Vdma.\+hpp}}\end{DoxyCompactItemize}
