{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "Bus[0]",
					"strict" : false
				},
				{
					"name" : "Bus[1]",
					"strict" : false
				},
				{
					"name" : "Bus[2]",
					"strict" : false
				},
				{
					"name" : "Bus[3]",
					"strict" : false
				},
				{
					"name" : "Bus[4]",
					"strict" : false
				},
				{
					"name" : "Bus[5]",
					"strict" : false
				},
				{
					"name" : "Bus[6]",
					"strict" : false
				},
				{
					"name" : "Bus[7]",
					"strict" : false
				},
				{
					"name" : "Bus[8]",
					"strict" : false
				},
				{
					"name" : "Bus[9]",
					"strict" : false
				},
				{
					"name" : "Bus[10]",
					"strict" : false
				},
				{
					"name" : "Bus[11]",
					"strict" : false
				},
				{
					"name" : "Bus[12]",
					"strict" : false
				},
				{
					"name" : "Bus[13]",
					"strict" : false
				},
				{
					"name" : "Bus[14]",
					"strict" : false
				},
				{
					"name" : "Bus[15]",
					"strict" : false
				},
				{
					"name" : "enaMARM",
					"strict" : false
				},
				{
					"name" : "enaPC",
					"strict" : false
				},
				{
					"name" : "enaALU",
					"strict" : false
				},
				{
					"name" : "SR0[2]",
					"strict" : false
				},
				{
					"name" : "SR0[1]",
					"strict" : false
				},
				{
					"name" : "SR0[0]",
					"strict" : false
				},
				{
					"name" : "SR1[2]",
					"strict" : false
				},
				{
					"name" : "SR1[1]",
					"strict" : false
				},
				{
					"name" : "SR1[0]",
					"strict" : false
				},
				{
					"name" : "aluControl[1]",
					"strict" : false
				},
				{
					"name" : "aluControl[0]",
					"strict" : false
				},
				{
					"name" : "selEAB1",
					"strict" : false
				},
				{
					"name" : "selMAR",
					"strict" : false
				},
				{
					"name" : "enaMDR",
					"strict" : false
				},
				{
					"name" : "clk",
					"strict" : false
				},
				{
					"name" : "ldIR",
					"strict" : false
				},
				{
					"name" : "reset",
					"strict" : false
				},
				{
					"name" : "ldPC",
					"strict" : false
				},
				{
					"name" : "ldMDR",
					"strict" : false
				},
				{
					"name" : "selMDR",
					"strict" : false
				},
				{
					"name" : "regWE",
					"strict" : false
				},
				{
					"name" : "DR[0]",
					"strict" : false
				},
				{
					"name" : "DR[2]",
					"strict" : false
				},
				{
					"name" : "DR[1]",
					"strict" : false
				},
				{
					"name" : "selEAB2[0]",
					"strict" : false
				},
				{
					"name" : "selEAB2[1]",
					"strict" : false
				},
				{
					"name" : "selPC[0]",
					"strict" : false
				},
				{
					"name" : "selPC[1]",
					"strict" : false
				},
				{
					"name" : "memWE",
					"strict" : false
				},
				{
					"name" : "ldMAR",
					"strict" : false
				}
			]
		}
	]
}