// Seed: 3960319761
module module_0 #(
    parameter id_3 = 32'd56,
    parameter id_4 = 32'd1
);
  logic [7:0] id_1, id_2, _id_3;
  assign id_1[id_3] = 1 < id_3 == 1;
  parameter id_4 = 1 && 1;
  wire [id_4  -  -1 : 1] id_5;
endmodule
module module_1 #(
    parameter id_17 = 32'd83,
    parameter id_5  = 32'd72,
    parameter id_8  = 32'd98,
    parameter id_9  = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    _id_9[id_9 : id_5],
    id_10,
    id_11,
    id_12,
    id_13
);
  inout tri0 id_13;
  output logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  inout logic [7:0] _id_9;
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb $signed(22);
  ;
  logic id_14;
  assign id_12 = id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  assign id_13 = 1;
  assign id_8 = id_14;
  id_15(
      id_2 * 1, id_13, 1
  );
  wire  id_16 = id_8;
  wire  _id_17 = id_8;
  logic id_18;
  ;
  assign id_7 = id_2;
  if (1) logic id_19;
  wire [id_17 : id_8] id_20 = id_15;
  logic id_21;
  wire id_22 = id_20, id_23 = id_1, id_24 = id_23;
  logic id_25;
endmodule
