TRACE::2022-11-26.08:12:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.08:12:26::SCWPlatform::Opened new HwDB with name System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-11-26.08:12:26::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System"
		}]
}
TRACE::2022-11-26.08:12:26::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-11-26.08:12:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:12:26::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:12:26::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:26::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:26::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:26::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:26::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-11-26.08:12:26::SCWPlatform::Generating the sources  .
TRACE::2022-11-26.08:12:26::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-26.08:12:26::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:26::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:26::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:26::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-26.08:12:26::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::mss does not exists at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::Creating sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::Adding the swdes entry, created swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::updating the scw layer changes to swdes at   /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::Writing mss at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:26::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-26.08:12:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-26.08:12:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-26.08:12:26::SCWBDomain::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-26.08:12:31::SCWPlatform::Generating sources Done.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-26.08:12:31::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.08:12:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.08:12:31::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:12:31::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:12:31::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::mss does not exists at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Creating sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Adding the swdes entry, created swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::updating the scw layer changes to swdes at   /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Writing mss at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:12:31::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-26.08:12:31::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:12:31::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:12:31::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-26.08:12:31::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.08:12:31::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.08:12:31::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.08:12:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-26.08:12:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-26.08:12:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.08:12:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-26.08:12:31::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:12:31::SCWSystem::Not a boot domain 
LOG::2022-11-26.08:12:31::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:12:31::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.08:12:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.08:12:31::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.08:12:31::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.08:12:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:12:31::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-26.08:12:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-26.08:12:31::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:12:31::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-26.08:12:31::SCWMssOS::Copying to export directory.
TRACE::2022-11-26.08:12:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.08:12:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-26.08:12:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-26.08:12:31::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:12:31::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.08:12:31::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.08:12:31::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.08:12:31::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.08:12:31::SCWSystem::dir created 
TRACE::2022-11-26.08:12:31::SCWSystem::Writing the bif 
TRACE::2022-11-26.08:12:31::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.08:12:31::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.08:12:31::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.08:12:31::SCWPlatform::updated the xpfm file.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:31::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:31::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:31::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:31::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:31::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-26.08:12:32::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.08:12:32::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.08:12:32::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.08:12:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:12:32::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.08:12:32::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.08:12:32::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.08:12:32::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.08:12:32::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:12:32::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-26.08:12:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-26.08:12:32::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:12:32::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-26.08:12:32::SCWMssOS::Copying to export directory.
TRACE::2022-11-26.08:12:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.08:12:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-26.08:12:32::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-26.08:12:32::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:12:32::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.08:12:32::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.08:12:32::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.08:12:32::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.08:12:32::SCWSystem::dir created 
TRACE::2022-11-26.08:12:32::SCWSystem::Writing the bif 
TRACE::2022-11-26.08:12:32::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.08:12:32::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.08:12:32::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.08:12:32::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:32::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:12:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:12:32::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:12:32::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:12:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:12:32::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:12:32::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:12:32::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:12:32::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.08:12:32::SCWPlatform::updated the xpfm file.
LOG::2022-11-26.08:13:33::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.08:13:33::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.08:13:33::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.08:13:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-26.08:13:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-26.08:13:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.08:13:33::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-11-26.08:13:33::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:33::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:33::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:33::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:33::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:33::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:33::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:33::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:33::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:33::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:33::SCWBDomain::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-11-26.08:13:33::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-26.08:13:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.08:13:33::SCWBDomain::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl ; bash -c " make -C zynq_fsbl_bsp ; make  " 
TRACE::2022-11-26.08:13:33::SCWBDomain::make: Entering directory '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fs
TRACE::2022-11-26.08:13:33::SCWBDomain::bl_bsp'

TRACE::2022-11-26.08:13:33::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:33::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:33::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:33::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:33::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:33::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:33::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:13:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:13:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:13:33::SCWBDomain::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:13:33::SCWBDomain::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:13:33::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:13:33::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:33::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:33::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:33::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:33::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-26.08:13:33::SCWBDomain::Finished building libraries sequentially.

TRACE::2022-11-26.08:13:33::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:33::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:33::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:33::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:33::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:33::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:33::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:13:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:13:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:13:33::SCWBDomain::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:13:33::SCWBDomain::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:13:33::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:13:33::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:33::SCWBDomain::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:33::SCWBDomain::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:33::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:33::SCWBDomain::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:13:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:13:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:13:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:13:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:33::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:33::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:33::SCWBDomain::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-26.08:13:34::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-26.08:13:34::SCWBDomain::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:34::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:34::SCWBDomain::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:34::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:35::SCWBDomain::Finished building libraries parallelly.

TRACE::2022-11-26.08:13:35::SCWBDomain::make --no-print-directory archive

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/x
TRACE::2022-11-26.08:13:35::SCWBDomain::emacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortex
TRACE::2022-11-26.08:13:35::SCWBDomain::a9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o p
TRACE::2022-11-26.08:13:35::SCWBDomain::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o p
TRACE::2022-11-26.08:13:35::SCWBDomain::s7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_
TRACE::2022-11-26.08:13:35::SCWBDomain::0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-26.08:13:35::SCWBDomain::/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortex
TRACE::2022-11-26.08:13:35::SCWBDomain::a9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7
TRACE::2022-11-26.08:13:35::SCWBDomain::_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/
TRACE::2022-11-26.08:13:35::SCWBDomain::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortex
TRACE::2022-11-26.08:13:35::SCWBDomain::a9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:35::SCWBDomain::b/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa
TRACE::2022-11-26.08:13:35::SCWBDomain::9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2022-11-26.08:13:35::SCWBDomain::_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:35::SCWBDomain::b/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:13:35::SCWBDomain::ib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:13:35::SCWBDomain::ib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xu
TRACE::2022-11-26.08:13:35::SCWBDomain::artps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:35::SCWBDomain::b/read.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/
TRACE::2022-11-26.08:13:35::SCWBDomain::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/cpu_init.o ps7_corte
TRACE::2022-11-26.08:13:35::SCWBDomain::xa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib
TRACE::2022-11-26.08:13:35::SCWBDomain::/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9
TRACE::2022-11-26.08:13:35::SCWBDomain::_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:35::SCWBDomain::b/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2022-11-26.08:13:35::SCWBDomain::ortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o
TRACE::2022-11-26.08:13:35::SCWBDomain:: ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o

TRACE::2022-11-26.08:13:35::SCWBDomain::Finished building libraries

TRACE::2022-11-26.08:13:35::SCWBDomain::make: Leaving directory '/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsb
TRACE::2022-11-26.08:13:35::SCWBDomain::l_bsp'

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-11-26.08:13:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-11-26.08:13:35::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-11-26.08:13:35::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-11-26.08:13:35::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-11-26.08:13:35::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-11-26.08:13:35::SCWBDomain::exa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-11-26.08:13:35::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-11-26.08:13:35::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-11-26.08:13:35::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-11-26.08:13:35::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-11-26.08:13:35::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-sections -Lzynq_fsbl_bsp/
TRACE::2022-11-26.08:13:35::SCWBDomain::ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-11-26.08:13:35::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:13:35::SCWSystem::Not a boot domain 
LOG::2022-11-26.08:13:35::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:13:35::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.08:13:35::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.08:13:35::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.08:13:35::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.08:13:35::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.08:13:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:35::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:35::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:35::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:35::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:35::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:35::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:13:35::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-26.08:13:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-26.08:13:35::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:13:35::SCWMssOS::doing bsp build ... 
TRACE::2022-11-26.08:13:35::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-11-26.08:13:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:36::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:36::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:13:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:13:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:13:36::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:13:36::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:13:36::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:13:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:36::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:36::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:36::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:36::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-26.08:13:36::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-26.08:13:36::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:36::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:36::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:13:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:13:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:13:36::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:13:36::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:13:36::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:13:36::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:13:36::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:13:36::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:13:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:13:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:13:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:13:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:13:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:13:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:13:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:13:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:13:36::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:13:36::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-26.08:13:36::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-26.08:13:36::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:13:36::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:13:36::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:13:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:13:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:13:37::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-26.08:13:37::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-26.08:13:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/x
TRACE::2022-11-26.08:13:37::SCWMssOS::emacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_
TRACE::2022-11-26.08:13:37::SCWMssOS::cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-11-26.08:13:37::SCWMssOS::cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortex
TRACE::2022-11-26.08:13:37::SCWMssOS::a9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-11-26.08:13:37::SCWMssOS::rtexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o p
TRACE::2022-11-26.08:13:37::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o p
TRACE::2022-11-26.08:13:37::SCWMssOS::s7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_co
TRACE::2022-11-26.08:13:37::SCWMssOS::rtexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_
TRACE::2022-11-26.08:13:37::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-11-26.08:13:37::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-26.08:13:37::SCWMssOS::/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortex
TRACE::2022-11-26.08:13:37::SCWMssOS::a9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7
TRACE::2022-11-26.08:13:37::SCWMssOS::_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/
TRACE::2022-11-26.08:13:37::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortex
TRACE::2022-11-26.08:13:37::SCWMssOS::a9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:37::SCWMssOS::b/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa
TRACE::2022-11-26.08:13:37::SCWMssOS::9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2022-11-26.08:13:37::SCWMssOS::_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:37::SCWMssOS::b/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:13:37::SCWMssOS::ib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:13:37::SCWMssOS::ib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xu
TRACE::2022-11-26.08:13:37::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:37::SCWMssOS::b/read.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/
TRACE::2022-11-26.08:13:37::SCWMssOS::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_co
TRACE::2022-11-26.08:13:37::SCWMssOS::rtexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9
TRACE::2022-11-26.08:13:37::SCWMssOS::_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2022-11-26.08:13:37::SCWMssOS::9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:13:37::SCWMssOS::b/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2022-11-26.08:13:37::SCWMssOS::ortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o
TRACE::2022-11-26.08:13:37::SCWMssOS:: ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o

TRACE::2022-11-26.08:13:37::SCWMssOS::Finished building libraries

TRACE::2022-11-26.08:13:37::SCWMssOS::Copying to export directory.
TRACE::2022-11-26.08:13:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.08:13:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-26.08:13:37::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:13:37::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.08:13:37::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.08:13:37::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.08:13:37::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.08:13:37::SCWSystem::dir created 
TRACE::2022-11-26.08:13:37::SCWSystem::Writing the bif 
TRACE::2022-11-26.08:13:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.08:13:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.08:13:37::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.08:13:37::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:13:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:13:37::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:13:37::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:13:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:13:37::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.08:13:37::SCWPlatform::updated the xpfm file.
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:13:37::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:13:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:13:37::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Opened existing hwdb System_wrapper_0
TRACE::2022-11-26.08:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:13:37::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:13:37::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:13:37::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:47::SCWPlatform::Clearing the existing platform
TRACE::2022-11-26.08:23:47::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-26.08:23:47::SCWBDomain::clearing the fsbl build
TRACE::2022-11-26.08:23:47::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:47::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:47::SCWSystem::Clearing the domains completed.
TRACE::2022-11-26.08:23:47::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-26.08:23:47::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:47::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:47::SCWPlatform::Removing the HwDB with name /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:47::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened new HwDB with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWReader::Active system found as  Zybo_System
TRACE::2022-11-26.08:23:51::SCWReader::Handling sysconfig Zybo_System
TRACE::2022-11-26.08:23:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:23:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:23:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-26.08:23:51::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.08:23:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.08:23:51::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:51::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:51::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-26.08:23:51::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:23:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:23:51::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:23:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.08:23:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:51::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWReader::No isolation master present  
TRACE::2022-11-26.08:23:51::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:23:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:23:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:51::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:23:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.08:23:51::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:23:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:23:51::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:23:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.08:23:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:51::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:51::SCWReader::No isolation master present  
TRACE::2022-11-26.08:23:55::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:55::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:55::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:23:55::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:59::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::update - Opened existing hwdb System_wrapper_4
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Opened existing hwdb System_wrapper_3
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:23:59::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::update - Opened existing hwdb System_wrapper_4
TRACE::2022-11-26.08:23:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:23:59::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:23:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:23:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.08:23:59::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:23:59::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:23:59::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:23:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:23:59::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:23:59::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:23:59::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:23:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:23:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.08:24:02::SCWPlatform::Opened new HwDB with name System_wrapper_5
TRACE::2022-11-26.08:24:02::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.08:24:02::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:24:02::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:24:02::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:24:02::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:24:02::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:24:02::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:24:02::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:24:02::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:24:02::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:24:02::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:24:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:24:02::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:24:02::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:24:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:24:02::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:24:02::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:24:02::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-26.08:25:03::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.08:25:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.08:25:03::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.08:25:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-26.08:25:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-26.08:25:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.08:25:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-26.08:25:03::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:25:03::SCWSystem::Not a boot domain 
LOG::2022-11-26.08:25:03::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:25:03::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.08:25:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.08:25:03::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.08:25:03::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.08:25:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.08:25:03::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:03::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:03::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:03::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:25:03::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:25:03::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:25:03::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:25:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:25:03::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:03::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:25:03::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:03::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:25:03::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:03::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-26.08:25:03::SCWMssOS::doing bsp build ... 
TRACE::2022-11-26.08:25:03::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-11-26.08:25:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:25:03::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:25:03::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:25:03::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:25:03::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:25:03::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:25:03::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:25:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:25:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:25:03::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:25:03::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:03::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:25:03::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:25:03::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:03::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:25:03::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:25:03::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:03::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:03::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:25:03::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:25:03::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:03::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-26.08:25:04::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-26.08:25:04::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:25:04::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:25:04::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:25:04::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:25:04::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:25:04::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:25:04::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:25:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:25:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:25:04::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:25:04::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:04::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:25:04::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:25:04::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:04::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:25:04::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:25:04::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:25:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:25:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:04::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:04::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:25:04::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:25:04::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:25:04::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:25:04::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:25:04::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:25:04::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:25:04::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:25:04::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:25:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:25:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-26.08:25:04::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-26.08:25:04::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:25:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:25:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:25:04::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:25:04::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:25:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:25:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:25:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:25:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:04::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:25:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:25:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:25:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:25:05::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-26.08:25:05::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-26.08:25:05::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/x
TRACE::2022-11-26.08:25:05::SCWMssOS::emacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_
TRACE::2022-11-26.08:25:05::SCWMssOS::cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-11-26.08:25:05::SCWMssOS::cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortex
TRACE::2022-11-26.08:25:05::SCWMssOS::a9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-11-26.08:25:05::SCWMssOS::rtexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o p
TRACE::2022-11-26.08:25:05::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o p
TRACE::2022-11-26.08:25:05::SCWMssOS::s7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_co
TRACE::2022-11-26.08:25:05::SCWMssOS::rtexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_
TRACE::2022-11-26.08:25:05::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-11-26.08:25:05::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-26.08:25:05::SCWMssOS::/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortex
TRACE::2022-11-26.08:25:05::SCWMssOS::a9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7
TRACE::2022-11-26.08:25:05::SCWMssOS::_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/
TRACE::2022-11-26.08:25:05::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortex
TRACE::2022-11-26.08:25:05::SCWMssOS::a9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:25:05::SCWMssOS::b/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa
TRACE::2022-11-26.08:25:05::SCWMssOS::9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2022-11-26.08:25:05::SCWMssOS::_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:25:05::SCWMssOS::b/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:25:05::SCWMssOS::ib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:25:05::SCWMssOS::ib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xu
TRACE::2022-11-26.08:25:05::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:25:05::SCWMssOS::b/read.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/
TRACE::2022-11-26.08:25:05::SCWMssOS::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_co
TRACE::2022-11-26.08:25:05::SCWMssOS::rtexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9
TRACE::2022-11-26.08:25:05::SCWMssOS::_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2022-11-26.08:25:05::SCWMssOS::9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:25:05::SCWMssOS::b/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2022-11-26.08:25:05::SCWMssOS::ortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o
TRACE::2022-11-26.08:25:05::SCWMssOS:: ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o

TRACE::2022-11-26.08:25:05::SCWMssOS::Finished building libraries

TRACE::2022-11-26.08:25:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.08:25:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-26.08:25:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:25:05::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.08:25:05::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.08:25:05::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.08:25:05::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.08:25:05::SCWSystem::dir created 
TRACE::2022-11-26.08:25:05::SCWSystem::Writing the bif 
TRACE::2022-11-26.08:25:05::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.08:25:05::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.08:25:05::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.08:25:05::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:25:05::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:25:05::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:25:05::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:25:05::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:25:05::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:25:05::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:25:05::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:25:05::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:25:05::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:25:05::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.08:25:05::SCWPlatform::updated the xpfm file.
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:25:05::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:25:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:25:05::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Opened existing hwdb System_wrapper_5
TRACE::2022-11-26.08:25:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:25:05::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:25:05::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:25:05::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:20::SCWPlatform::Clearing the existing platform
TRACE::2022-11-26.08:44:20::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-26.08:44:20::SCWBDomain::clearing the fsbl build
TRACE::2022-11-26.08:44:20::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:20::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:20::SCWSystem::Clearing the domains completed.
TRACE::2022-11-26.08:44:20::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-26.08:44:20::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:20::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:20::SCWPlatform::Removing the HwDB with name /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:20::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:20::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened new HwDB with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWReader::Active system found as  Zybo_System
TRACE::2022-11-26.08:44:23::SCWReader::Handling sysconfig Zybo_System
TRACE::2022-11-26.08:44:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:44:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:44:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-26.08:44:23::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.08:44:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.08:44:23::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:23::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:23::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-26.08:44:23::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:44:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:44:23::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.08:44:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:23::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWReader::No isolation master present  
TRACE::2022-11-26.08:44:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.08:44:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.08:44:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:23::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:44:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.08:44:23::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:44:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:44:23::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.08:44:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:23::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:23::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:23::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:23::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:23::SCWReader::No isolation master present  
TRACE::2022-11-26.08:44:31::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:31::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:31::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:44:31::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:35::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::update - Opened existing hwdb System_wrapper_8
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Opened existing hwdb System_wrapper_7
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:35::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::update - Opened existing hwdb System_wrapper_8
TRACE::2022-11-26.08:44:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:35::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:44:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:44:35::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:35::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.08:44:35::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:44:35::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:44:35::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:44:35::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:35::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:35::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:35::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.08:44:39::SCWPlatform::Opened new HwDB with name System_wrapper_9
TRACE::2022-11-26.08:44:39::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.08:44:39::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:39::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:44:39::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:39::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:39::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:39::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-26.08:44:44::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.08:44:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.08:44:44::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.08:44:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-26.08:44:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-26.08:44:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.08:44:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-26.08:44:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:44:44::SCWSystem::Not a boot domain 
LOG::2022-11-26.08:44:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.08:44:44::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.08:44:44::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.08:44:44::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.08:44:44::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.08:44:44::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.08:44:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:44::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:44::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:44::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:44::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:44::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:44::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.08:44:44::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:44::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-26.08:44:44::SCWMssOS::doing bsp build ... 
TRACE::2022-11-26.08:44:44::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-11-26.08:44:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:44:44::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:44:44::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:44:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:44:44::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:44:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:44:44::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:44:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:44:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:44:44::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:44:44::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:44:44::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:44:44::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:44:44::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:44:44::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:44:44::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:44:44::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-26.08:44:44::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-26.08:44:44::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:44:44::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:44:44::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:44:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:44:44::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:44:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:44:44::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.08:44:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.08:44:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.08:44:44::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.08:44:44::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.08:44:44::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.08:44:44::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.08:44:44::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.08:44:44::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.08:44:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.08:44:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.08:44:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.08:44:44::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:44:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:44:44::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.08:44:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.08:44:44::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.08:44:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.08:44:44::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:44:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:44:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-26.08:44:44::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-26.08:44:44::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:44:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:44:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.08:44:45::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.08:44:45::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.08:44:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.08:44:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:44:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:44:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.08:44:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.08:44:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.08:44:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.08:44:45::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-26.08:44:45::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-26.08:44:45::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/x
TRACE::2022-11-26.08:44:45::SCWMssOS::emacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_
TRACE::2022-11-26.08:44:45::SCWMssOS::cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-11-26.08:44:45::SCWMssOS::cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortex
TRACE::2022-11-26.08:44:45::SCWMssOS::a9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-11-26.08:44:45::SCWMssOS::rtexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o p
TRACE::2022-11-26.08:44:45::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o p
TRACE::2022-11-26.08:44:45::SCWMssOS::s7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_co
TRACE::2022-11-26.08:44:45::SCWMssOS::rtexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_
TRACE::2022-11-26.08:44:45::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-11-26.08:44:45::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-26.08:44:45::SCWMssOS::/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortex
TRACE::2022-11-26.08:44:45::SCWMssOS::a9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7
TRACE::2022-11-26.08:44:45::SCWMssOS::_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/
TRACE::2022-11-26.08:44:45::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortex
TRACE::2022-11-26.08:44:45::SCWMssOS::a9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:44:45::SCWMssOS::b/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa
TRACE::2022-11-26.08:44:45::SCWMssOS::9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2022-11-26.08:44:45::SCWMssOS::_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:44:45::SCWMssOS::b/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:44:45::SCWMssOS::ib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/l
TRACE::2022-11-26.08:44:45::SCWMssOS::ib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xu
TRACE::2022-11-26.08:44:45::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:44:45::SCWMssOS::b/read.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/
TRACE::2022-11-26.08:44:45::SCWMssOS::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_co
TRACE::2022-11-26.08:44:45::SCWMssOS::rtexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9
TRACE::2022-11-26.08:44:45::SCWMssOS::_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2022-11-26.08:44:45::SCWMssOS::9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/li
TRACE::2022-11-26.08:44:45::SCWMssOS::b/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2022-11-26.08:44:45::SCWMssOS::ortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o
TRACE::2022-11-26.08:44:45::SCWMssOS:: ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o

TRACE::2022-11-26.08:44:45::SCWMssOS::Finished building libraries

TRACE::2022-11-26.08:44:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.08:44:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-26.08:44:45::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.08:44:45::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.08:44:45::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.08:44:45::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.08:44:45::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.08:44:45::SCWSystem::dir created 
TRACE::2022-11-26.08:44:45::SCWSystem::Writing the bif 
TRACE::2022-11-26.08:44:45::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.08:44:45::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.08:44:45::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.08:44:45::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.08:44:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.08:44:45::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:45::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.08:44:45::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.08:44:45::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:45::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:45::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:45::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:45::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:45::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:45::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:45::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:45::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:45::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:45::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:45::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.08:44:45::SCWPlatform::updated the xpfm file.
TRACE::2022-11-26.08:44:46::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:46::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:46::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:46::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.08:44:46::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.08:44:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.08:44:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_9
TRACE::2022-11-26.08:44:46::SCWPlatform::Opened existing hwdb System_wrapper_9
TRACE::2022-11-26.08:44:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.08:44:46::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.08:44:46::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.08:44:46::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:36::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:36::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:36::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:36::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:36::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened new HwDB with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWReader::Active system found as  Zybo_System
TRACE::2022-11-26.10:53:39::SCWReader::Handling sysconfig Zybo_System
TRACE::2022-11-26.10:53:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.10:53:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.10:53:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-26.10:53:39::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.10:53:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.10:53:39::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-26.10:53:39::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.10:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.10:53:39::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.10:53:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWReader::No isolation master present  
TRACE::2022-11-26.10:53:39::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-26.10:53:39::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-26.10:53:39::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:39::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.10:53:39::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-26.10:53:39::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.10:53:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.10:53:39::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-26.10:53:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:39::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:39::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:39::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:39::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:39::SCWReader::No isolation master present  
TRACE::2022-11-26.10:53:42::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:42::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:42::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.10:53:42::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:44::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::update - Opened existing hwdb System_wrapper_14
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Opened existing hwdb System_wrapper_13
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:44::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::update - Opened existing hwdb System_wrapper_14
TRACE::2022-11-26.10:53:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:44::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.10:53:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.10:53:44::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-26.10:53:44::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.10:53:44::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.10:53:44::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-26.10:53:44::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:44::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:44::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-26.10:53:46::SCWPlatform::Opened new HwDB with name System_wrapper_15
TRACE::2022-11-26.10:53:46::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-26.10:53:46::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:46::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.10:53:46::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:46::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:46::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:46::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:46::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:46::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:46::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:46::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:46::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:46::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:46::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:46::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-26.10:53:51::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-26.10:53:51::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-26.10:53:51::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-26.10:53:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-26.10:53:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-26.10:53:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-26.10:53:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-26.10:53:51::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.10:53:51::SCWSystem::Not a boot domain 
LOG::2022-11-26.10:53:51::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-26.10:53:51::SCWDomain::Generating domain artifcats
TRACE::2022-11-26.10:53:51::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-26.10:53:51::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-26.10:53:51::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-26.10:53:51::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-26.10:53:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:51::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:51::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:51::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:51::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:51::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:51::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-26.10:53:51::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-26.10:53:51::SCWMssOS::doing bsp build ... 
TRACE::2022-11-26.10:53:51::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-11-26.10:53:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.10:53:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.10:53:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.10:53:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.10:53:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.10:53:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.10:53:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.10:53:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.10:53:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.10:53:51::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.10:53:51::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.10:53:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.10:53:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.10:53:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.10:53:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.10:53:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.10:53:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-26.10:53:51::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-26.10:53:51::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.10:53:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.10:53:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.10:53:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.10:53:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.10:53:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.10:53:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-26.10:53:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-26.10:53:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-26.10:53:51::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-26.10:53:51::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-26.10:53:51::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-26.10:53:51::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-26.10:53:51::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-26.10:53:51::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-26.10:53:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-26.10:53:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-26.10:53:51::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-26.10:53:51::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.10:53:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.10:53:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-26.10:53:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-26.10:53:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-26.10:53:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-26.10:53:51::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.10:53:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.10:53:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-26.10:53:51::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-26.10:53:51::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.10:53:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.10:53:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-26.10:53:51::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-26.10:53:51::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-26.10:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-26.10:53:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-26.10:53:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-26.10:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.10:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.10:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-26.10:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-26.10:53:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-26.10:53:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-26.10:53:52::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-26.10:53:52::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-26.10:53:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/x
TRACE::2022-11-26.10:53:52::SCWMssOS::emacps_control.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_
TRACE::2022-11-26.10:53:52::SCWMssOS::cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_
TRACE::2022-11-26.10:53:52::SCWMssOS::cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortex
TRACE::2022-11-26.10:53:52::SCWMssOS::a9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2022-11-26.10:53:52::SCWMssOS::rtexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xscugic_intr.o p
TRACE::2022-11-26.10:53:52::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xusbps_hw.o p
TRACE::2022-11-26.10:53:52::SCWMssOS::s7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xdmaps.o ps7_co
TRACE::2022-11-26.10:53:52::SCWMssOS::rtexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_
TRACE::2022-11-26.10:53:52::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2022-11-26.10:53:52::SCWMssOS::rtexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0
TRACE::2022-11-26.10:53:52::SCWMssOS::/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortex
TRACE::2022-11-26.10:53:52::SCWMssOS::a9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7
TRACE::2022-11-26.10:53:52::SCWMssOS::_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/
TRACE::2022-11-26.10:53:52::SCWMssOS::xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortex
TRACE::2022-11-26.10:53:52::SCWMssOS::a9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2022-11-26.10:53:52::SCWMssOS::b/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa
TRACE::2022-11-26.10:53:52::SCWMssOS::9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9
TRACE::2022-11-26.10:53:52::SCWMssOS::_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/li
TRACE::2022-11-26.10:53:52::SCWMssOS::b/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/l
TRACE::2022-11-26.10:53:52::SCWMssOS::ib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/l
TRACE::2022-11-26.10:53:52::SCWMssOS::ib/fstat.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xu
TRACE::2022-11-26.10:53:52::SCWMssOS::artps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/li
TRACE::2022-11-26.10:53:52::SCWMssOS::b/read.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/
TRACE::2022-11-26.10:53:52::SCWMssOS::lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_co
TRACE::2022-11-26.10:53:52::SCWMssOS::rtexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9
TRACE::2022-11-26.10:53:52::SCWMssOS::_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa
TRACE::2022-11-26.10:53:52::SCWMssOS::9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/li
TRACE::2022-11-26.10:53:52::SCWMssOS::b/xdevcfg.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_c
TRACE::2022-11-26.10:53:52::SCWMssOS::ortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o
TRACE::2022-11-26.10:53:52::SCWMssOS:: ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xusbps_intr.o

TRACE::2022-11-26.10:53:52::SCWMssOS::Finished building libraries

TRACE::2022-11-26.10:53:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-26.10:53:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-26.10:53:52::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-26.10:53:52::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-26.10:53:52::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-26.10:53:52::SCWPlatform::Started preparing the platform 
TRACE::2022-11-26.10:53:52::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-26.10:53:52::SCWSystem::dir created 
TRACE::2022-11-26.10:53:52::SCWSystem::Writing the bif 
TRACE::2022-11-26.10:53:52::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-26.10:53:52::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-26.10:53:52::SCWPlatform::Completed generating the platform
TRACE::2022-11-26.10:53:52::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-26.10:53:52::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-26.10:53:52::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:52::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-26.10:53:52::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWMssOS::Commit changes completed.
TRACE::2022-11-26.10:53:52::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:52::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:52::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:52::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:52::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:52::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:52::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:52::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:52::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:52::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:52::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:52::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"7e2f465500aef9635a58bff06736bedb1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"65de427a99865061ebfdbd29a62c8b0a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-26.10:53:52::SCWPlatform::updated the xpfm file.
TRACE::2022-11-26.10:53:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-26.10:53:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-26.10:53:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-26.10:53:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_15
TRACE::2022-11-26.10:53:53::SCWPlatform::Opened existing hwdb System_wrapper_15
TRACE::2022-11-26.10:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-26.10:53:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-26.10:53:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-26.10:53:53::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:02::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:02::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:02::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:02::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:02::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened new HwDB with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWReader::Active system found as  Zybo_System
TRACE::2022-11-27.02:44:04::SCWReader::Handling sysconfig Zybo_System
TRACE::2022-11-27.02:44:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-27.02:44:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-27.02:44:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-27.02:44:04::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-27.02:44:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-27.02:44:04::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:04::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:04::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-11-27.02:44:04::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-27.02:44:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-27.02:44:04::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-27.02:44:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:04::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWReader::No isolation master present  
TRACE::2022-11-27.02:44:04::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-27.02:44:04::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-11-27.02:44:04::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:04::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-27.02:44:04::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-27.02:44:04::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-27.02:44:04::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-27.02:44:04::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-27.02:44:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:04::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:04::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:04::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:04::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:04::SCWReader::No isolation master present  
TRACE::2022-11-27.02:44:07::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:07::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:07::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-27.02:44:07::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:07::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:08::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::update - Opened existing hwdb System_wrapper_0
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:08::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::update - Opened existing hwdb System_wrapper_0
TRACE::2022-11-27.02:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:08::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-27.02:44:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-27.02:44:08::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-11-27.02:44:08::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-27.02:44:08::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-27.02:44:08::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-11-27.02:44:08::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:08::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:08::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-27.02:44:10::SCWPlatform::Opened new HwDB with name System_wrapper_1
TRACE::2022-11-27.02:44:10::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-11-27.02:44:10::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:10::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-27.02:44:10::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:10::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:10::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:10::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:10::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:10::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:10::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:10::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:10::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:10::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:10::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:10::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:10::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"199a752cce3e3e616279232e6dde4c061",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"79225141189945322f6c6790fd7dfbf41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-27.02:44:19::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-11-27.02:44:19::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-27.02:44:19::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-11-27.02:44:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-11-27.02:44:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-11-27.02:44:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-27.02:44:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-11-27.02:44:19::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-11-27.02:44:19::SCWSystem::Not a boot domain 
LOG::2022-11-27.02:44:19::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-11-27.02:44:19::SCWDomain::Generating domain artifcats
TRACE::2022-11-27.02:44:19::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-27.02:44:19::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-11-27.02:44:19::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-11-27.02:44:19::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-27.02:44:19::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:19::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:19::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:19::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:19::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:19::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:19::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:19::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:19::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:19::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-11-27.02:44:19::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:19::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-11-27.02:44:19::SCWMssOS::doing bsp build ... 
TRACE::2022-11-27.02:44:19::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-11-27.02:44:19::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-27.02:44:19::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-27.02:44:19::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-27.02:44:19::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-27.02:44:19::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-27.02:44:19::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-27.02:44:19::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-27.02:44:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-27.02:44:19::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-27.02:44:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-27.02:44:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-27.02:44:19::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-27.02:44:19::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:19::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-27.02:44:19::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-27.02:44:19::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:19::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-27.02:44:19::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-27.02:44:19::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:19::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:19::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMB
TRACE::2022-11-27.02:44:19::SCWMssOS::LER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -
TRACE::2022-11-27.02:44:19::SCWMssOS::mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:19::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-27.02:44:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-27.02:44:19::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-27.02:44:19::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:19::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER
TRACE::2022-11-27.02:44:20::SCWMssOS::=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2022-11-27.02:44:20::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Compiling AXI_I2C_LCD_Transmitter...

TRACE::2022-11-27.02:44:20::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-11-27.02:44:20::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-27.02:44:20::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-27.02:44:20::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-27.02:44:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-27.02:44:20::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-27.02:44:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-27.02:44:20::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-27.02:44:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-27.02:44:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-11-27.02:44:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-11-27.02:44:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-11-27.02:44:20::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-11-27.02:44:20::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:20::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-11-27.02:44:20::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-11-27.02:44:20::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:20::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-11-27.02:44:20::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-11-27.02:44:20::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-11-27.02:44:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-11-27.02:44:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:20::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMB
TRACE::2022-11-27.02:44:20::SCWMssOS::LER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -
TRACE::2022-11-27.02:44:20::SCWMssOS::mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:20::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-11-27.02:44:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-11-27.02:44:20::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-27.02:44:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-27.02:44:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-11-27.02:44:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-11-27.02:44:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-11-27.02:44:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-11-27.02:44:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-27.02:44:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-27.02:44:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-11-27.02:44:20::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-11-27.02:44:20::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-11-27.02:44:20::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-11-27.02:44:20::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-27.02:44:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-27.02:44:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-11-27.02:44:20::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-11-27.02:44:20::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-11-27.02:44:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-11-27.02:44:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-27.02:44:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-27.02:44:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-11-27.02:44:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-11-27.02:44:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-11-27.02:44:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-11-27.02:44:21::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-11-27.02:44:21::SCWMssOS::make --no-print-directory archive

TRACE::2022-11-27.02:44:21::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/
TRACE::2022-11-27.02:44:21::SCWMssOS::lib/xqspips_selftest.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-11-27.02:44:21::SCWMssOS::/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_corte
TRACE::2022-11-27.02:44:21::SCWMssOS::xa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cor
TRACE::2022-11-27.02:44:21::SCWMssOS::texa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cort
TRACE::2022-11-27.02:44:21::SCWMssOS::exa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-11-27.02:44:21::SCWMssOS::0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa
TRACE::2022-11-27.02:44:21::SCWMssOS::9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2022-11-27.02:44:21::SCWMssOS::rtexa9_0/lib/kill.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_co
TRACE::2022-11-27.02:44:21::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps
TRACE::2022-11-27.02:44:21::SCWMssOS::7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortex
TRACE::2022-11-27.02:44:21::SCWMssOS::a9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2022-11-27.02:44:21::SCWMssOS::rtexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o
TRACE::2022-11-27.02:44:21::SCWMssOS:: ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/
TRACE::2022-11-27.02:44:21::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_co
TRACE::2022-11-27.02:44:21::SCWMssOS::rtexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_
TRACE::2022-11-27.02:44:21::SCWMssOS::0/lib/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cor
TRACE::2022-11-27.02:44:21::SCWMssOS::texa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2022-11-27.02:44:21::SCWMssOS::exa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_co
TRACE::2022-11-27.02:44:21::SCWMssOS::rtexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_c
TRACE::2022-11-27.02:44:21::SCWMssOS::ortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o ps7_c
TRACE::2022-11-27.02:44:21::SCWMssOS::ortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xd
TRACE::2022-11-27.02:44:21::SCWMssOS::maps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xt
TRACE::2022-11-27.02:44:21::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterr
TRACE::2022-11-27.02:44:21::SCWMssOS::upt_wrap.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9
TRACE::2022-11-27.02:44:21::SCWMssOS::_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_c
TRACE::2022-11-27.02:44:21::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa
TRACE::2022-11-27.02:44:21::SCWMssOS::9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_
TRACE::2022-11-27.02:44:21::SCWMssOS::0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/p
TRACE::2022-11-27.02:44:21::SCWMssOS::rint.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpputest_time.o ps
TRACE::2022-11-27.02:44:21::SCWMssOS::7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-11-27.02:44:21::SCWMssOS:: ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.
TRACE::2022-11-27.02:44:21::SCWMssOS::o

TRACE::2022-11-27.02:44:21::SCWMssOS::Finished building libraries

TRACE::2022-11-27.02:44:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-27.02:44:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-11-27.02:44:21::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-11-27.02:44:21::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-11-27.02:44:21::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-11-27.02:44:21::SCWPlatform::Started preparing the platform 
TRACE::2022-11-27.02:44:21::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-11-27.02:44:21::SCWSystem::dir created 
TRACE::2022-11-27.02:44:21::SCWSystem::Writing the bif 
TRACE::2022-11-27.02:44:21::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-27.02:44:21::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-27.02:44:21::SCWPlatform::Completed generating the platform
TRACE::2022-11-27.02:44:21::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-27.02:44:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-27.02:44:21::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:21::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-11-27.02:44:21::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::Commit changes completed.
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:21::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:21::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:21::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:21::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:21::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:21::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"199a752cce3e3e616279232e6dde4c061",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"79225141189945322f6c6790fd7dfbf4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-27.02:44:21::SCWPlatform::updated the xpfm file.
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-11-27.02:44:21::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-11-27.02:44:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-11-27.02:44:21::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-11-27.02:44:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-27.02:44:21::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-11-27.02:44:21::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-11-27.02:44:21::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:51::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:51::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:51::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:51::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:51::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened new HwDB with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWReader::Active system found as  Zybo_System
TRACE::2022-12-13.18:58:53::SCWReader::Handling sysconfig Zybo_System
TRACE::2022-12-13.18:58:53::SCWDomain::checking for install qemu data   : 
TRACE::2022-12-13.18:58:53::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-12-13.18:58:53::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-12-13.18:58:53::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-12-13.18:58:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-12-13.18:58:53::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:53::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:53::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-12-13.18:58:53::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-12-13.18:58:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-12-13.18:58:53::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:58:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-12-13.18:58:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:53::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWReader::No isolation master present  
TRACE::2022-12-13.18:58:53::SCWDomain::checking for install qemu data   : 
TRACE::2022-12-13.18:58:53::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-12-13.18:58:53::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:53::SCWMssOS::No sw design opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::mss exists loading the mss file  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Opened the sw design from mss  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Adding the swdes entry /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-12-13.18:58:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-12-13.18:58:53::SCWMssOS::Opened the sw design.  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-12-13.18:58:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-12-13.18:58:53::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:58:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-12-13.18:58:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:53::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:53::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:53::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:53::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:53::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:53::SCWReader::No isolation master present  
TRACE::2022-12-13.18:58:56::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:56::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:56::SCWPlatform:: Platform location is /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-12-13.18:58:56::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:58::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::update - Opened existing hwdb System_wrapper_0
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to set the existing hwdb with name System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Opened existing hwdb System_wrapper
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:58:58::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/tempdsa/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::update - Opened existing hwdb System_wrapper_0
TRACE::2022-12-13.18:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:58:58::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-12-13.18:58:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-12-13.18:58:58::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:58:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-12-13.18:58:58::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-12-13.18:58:58::SCWMssOS::Completed writemss as part of save.
TRACE::2022-12-13.18:58:58::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:58:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2022-12-13.18:58:58::SCWMssOS::Removing the swdes entry for  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:58:58::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:58:58::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:58:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:58:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-12-13.18:59:00::SCWPlatform::Opened new HwDB with name System_wrapper_1
TRACE::2022-12-13.18:59:00::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-12-13.18:59:00::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:59:00::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-12-13.18:59:00::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.18:59:00::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:59:00::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:59:00::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.18:59:00::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.18:59:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:59:00::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:59:00::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.18:59:00::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.18:59:00::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.18:59:00::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.18:59:00::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.18:59:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.18:59:00::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.18:59:00::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.18:59:00::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"199a752cce3e3e616279232e6dde4c061",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"79225141189945322f6c6790fd7dfbf41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-12-13.19:00:17::SCWPlatform::Started generating the artifacts platform Zybo_System
TRACE::2022-12-13.19:00:17::SCWPlatform::Sanity checking of platform is completed
LOG::2022-12-13.19:00:17::SCWPlatform::Started generating the artifacts for system configuration Zybo_System
LOG::2022-12-13.19:00:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-12-13.19:00:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-12-13.19:00:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-12-13.19:00:17::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-12-13.19:00:17::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-12-13.19:00:17::SCWSystem::Not a boot domain 
LOG::2022-12-13.19:00:17::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-12-13.19:00:17::SCWDomain::Generating domain artifcats
TRACE::2022-12-13.19:00:17::SCWMssOS::Generating standalone artifcats
TRACE::2022-12-13.19:00:17::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/qemu/
TRACE::2022-12-13.19:00:17::SCWMssOS::Copying the qemu file from  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt To /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/export/Zybo_System/sw/Zybo_System/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-12-13.19:00:17::SCWMssOS:: Copying the user libraries. 
TRACE::2022-12-13.19:00:17::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:17::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:17::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:17::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.19:00:17::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:17::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.19:00:17::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.19:00:17::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.19:00:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.19:00:17::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:17::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.19:00:17::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:17::SCWMssOS::Completed writing the mss file at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-12-13.19:00:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:17::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-12-13.19:00:17::SCWMssOS::doing bsp build ... 
TRACE::2022-12-13.19:00:17::SCWMssOS::System Command Ran  cd  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp ; bash -c "make  " 
TRACE::2022-12-13.19:00:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-12-13.19:00:17::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-12-13.19:00:17::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-12-13.19:00:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-12-13.19:00:17::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-12-13.19:00:17::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-12-13.19:00:17::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-12-13.19:00:17::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-12-13.19:00:17::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-12-13.19:00:17::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-12-13.19:00:17::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-12-13.19:00:17::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-12-13.19:00:17::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-12-13.19:00:17::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-12-13.19:00:17::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-12-13.19:00:17::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-12-13.19:00:17::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMB
TRACE::2022-12-13.19:00:17::SCWMssOS::LER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -
TRACE::2022-12-13.19:00:17::SCWMssOS::mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:17::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-12-13.19:00:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-12-13.19:00:17::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-12-13.19:00:17::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:17::SCWMssOS::Compiling AXI_PS2_Keyboard...

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER
TRACE::2022-12-13.19:00:18::SCWMssOS::=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfl
TRACE::2022-12-13.19:00:18::SCWMssOS::oat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Compiling AXI_I2C_LCD_Transmitter...

TRACE::2022-12-13.19:00:18::SCWMssOS::Finished building libraries sequentially.

TRACE::2022-12-13.19:00:18::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-12-13.19:00:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-12-13.19:00:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-12-13.19:00:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-12-13.19:00:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-12-13.19:00:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-12-13.19:00:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-12-13.19:00:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-12-13.19:00:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-12-13.19:00:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-12-13.19:00:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_PS2_Keyboard_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm
TRACE::2022-12-13.19:00:18::SCWMssOS::-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-
TRACE::2022-12-13.19:00:18::SCWMssOS::abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-12-13.19:00:18::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-12-13.19:00:18::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-no
TRACE::2022-12-13.19:00:18::SCWMssOS::ne-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2022-12-13.19:00:18::SCWMssOS::=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-12-13.19:00:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-12-13.19:00:18::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_I2C_LCD_Transmitter_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMB
TRACE::2022-12-13.19:00:18::SCWMssOS::LER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -
TRACE::2022-12-13.19:00:18::SCWMssOS::mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-12-13.19:00:18::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-12-13.19:00:18::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-12-13.19:00:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-12-13.19:00:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-12-13.19:00:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-12-13.19:00:18::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-12-13.19:00:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-12-13.19:00:18::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-12-13.19:00:18::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-12-13.19:00:18::SCWMssOS::ostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-12-13.19:00:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-12-13.19:00:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-12-13.19:00:18::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-12-13.19:00:18::SCWMssOS::hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-12-13.19:00:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-12-13.19:00:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-12-13.19:00:18::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-12-13.19:00:18::SCWMssOS::rd -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-12-13.19:00:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-12-13.19:00:18::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-12-13.19:00:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-12-13.19:00:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:18::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src

TRACE::2022-12-13.19:00:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-12-13.19:00:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-12-13.19:00:18::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-12-13.19:00:19::SCWMssOS::Finished building libraries parallelly.

TRACE::2022-12-13.19:00:19::SCWMssOS::make --no-print-directory archive

TRACE::2022-12-13.19:00:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/
TRACE::2022-12-13.19:00:19::SCWMssOS::lib/xqspips_selftest.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2022-12-13.19:00:19::SCWMssOS::/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_corte
TRACE::2022-12-13.19:00:19::SCWMssOS::xa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscutimer.o ps7_cor
TRACE::2022-12-13.19:00:19::SCWMssOS::texa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/getpid.o ps7_cort
TRACE::2022-12-13.19:00:19::SCWMssOS::exa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-12-13.19:00:19::SCWMssOS::0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa
TRACE::2022-12-13.19:00:19::SCWMssOS::9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_co
TRACE::2022-12-13.19:00:19::SCWMssOS::rtexa9_0/lib/kill.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_co
TRACE::2022-12-13.19:00:19::SCWMssOS::rtexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps
TRACE::2022-12-13.19:00:19::SCWMssOS::7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xsdps.o ps7_cortex
TRACE::2022-12-13.19:00:19::SCWMssOS::a9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_co
TRACE::2022-12-13.19:00:19::SCWMssOS::rtexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xscutimer_sinit.o
TRACE::2022-12-13.19:00:19::SCWMssOS:: ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/
TRACE::2022-12-13.19:00:19::SCWMssOS::lib/xscutimer_g.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_co
TRACE::2022-12-13.19:00:19::SCWMssOS::rtexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_
TRACE::2022-12-13.19:00:19::SCWMssOS::0/lib/time.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cor
TRACE::2022-12-13.19:00:19::SCWMssOS::texa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xscugic.o ps7_cort
TRACE::2022-12-13.19:00:19::SCWMssOS::exa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_co
TRACE::2022-12-13.19:00:19::SCWMssOS::rtexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/vectors.o ps7_c
TRACE::2022-12-13.19:00:19::SCWMssOS::ortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/errno.o ps7_c
TRACE::2022-12-13.19:00:19::SCWMssOS::ortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xd
TRACE::2022-12-13.19:00:19::SCWMssOS::maps_hw.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xt
TRACE::2022-12-13.19:00:19::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xinterr
TRACE::2022-12-13.19:00:19::SCWMssOS::upt_wrap.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9
TRACE::2022-12-13.19:00:19::SCWMssOS::_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_c
TRACE::2022-12-13.19:00:19::SCWMssOS::ortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa
TRACE::2022-12-13.19:00:19::SCWMssOS::9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_
TRACE::2022-12-13.19:00:19::SCWMssOS::0/lib/xemacps.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/p
TRACE::2022-12-13.19:00:19::SCWMssOS::rint.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpputest_time.o ps
TRACE::2022-12-13.19:00:19::SCWMssOS::7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2022-12-13.19:00:19::SCWMssOS:: ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xemacps_control.
TRACE::2022-12-13.19:00:19::SCWMssOS::o

TRACE::2022-12-13.19:00:19::SCWMssOS::Finished building libraries

TRACE::2022-12-13.19:00:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-12-13.19:00:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-12-13.19:00:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-12-13.19:00:19::SCWSystem::Completed Processing the sysconfig Zybo_System
LOG::2022-12-13.19:00:19::SCWPlatform::Completed generating the artifacts for system configuration Zybo_System
TRACE::2022-12-13.19:00:19::SCWPlatform::Started preparing the platform 
TRACE::2022-12-13.19:00:19::SCWSystem::Writing the bif file for system config Zybo_System
TRACE::2022-12-13.19:00:19::SCWSystem::dir created 
TRACE::2022-12-13.19:00:19::SCWSystem::Writing the bif 
TRACE::2022-12-13.19:00:19::SCWPlatform::Started writing the spfm file 
TRACE::2022-12-13.19:00:19::SCWPlatform::Started writing the xpfm file 
TRACE::2022-12-13.19:00:19::SCWPlatform::Completed generating the platform
TRACE::2022-12-13.19:00:19::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-12-13.19:00:19::SCWMssOS::Completed writemss as part of save.
TRACE::2022-12-13.19:00:19::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.19:00:19::SCWMssOS::Saving the mss changes /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-12-13.19:00:19::SCWMssOS::Writing the mss file completed /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::Commit changes completed.
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.19:00:19::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.19:00:19::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.19:00:19::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.19:00:19::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.19:00:19::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.19:00:19::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWWriter::formatted JSON is {
	"platformName":	"Zybo_System",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Zybo_System",
	"platHandOff":	"/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VivadoPrjs/Zybo_System/Zybo_System.xsa",
	"platIntHandOff":	"<platformDir>/hw/Zybo_System.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Zybo_System",
	"systems":	[{
			"systemName":	"Zybo_System",
			"systemDesc":	"Zybo_System",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Zybo_System",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"199a752cce3e3e616279232e6dde4c061",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/Zybo_System/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"79225141189945322f6c6790fd7dfbf4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-12-13.19:00:19::SCWPlatform::updated the xpfm file.
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to open the hw design at /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA given /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA absoulate path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform::DSA directory /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw
TRACE::2022-12-13.19:00:19::SCWPlatform:: Platform Path /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/hw/Zybo_System.xsa
TRACE::2022-12-13.19:00:19::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2022-12-13.19:00:19::SCWPlatform::Trying to set the existing hwdb with name System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Opened existing hwdb System_wrapper_1
TRACE::2022-12-13.19:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-12-13.19:00:19::SCWMssOS::Checking the sw design at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-12-13.19:00:19::SCWMssOS::DEBUG:  swdes dump  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
/home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-12-13.19:00:19::SCWMssOS::Sw design exists and opened at  /home/cekp/Desktop/GitHub/SeniorCapstone/FPGA_Imp/VitisPrjs/Zybo_System/Zybo_System/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
