{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711823908592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711823908593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 14:38:28 2024 " "Processing started: Sat Mar 30 14:38:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711823908593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1711823908593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off myCPU -c myCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1711823908593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1711823909738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1711823909738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "ripple_carry_adder.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ripple_carry_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file and_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_vals " "Found entity 1: and_vals" {  } { { "and_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_vals.v 1 1 " "Found 1 design units, including 1 entities, in source file or_vals.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_vals " "Found entity 1: or_vals" {  } { { "or_vals.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_vals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_val.v 1 1 " "Found 1 design units, including 1 entities, in source file not_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_val " "Found entity 1: not_val" {  } { { "not_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_val.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_val " "Found entity 1: negate_val" {  } { { "negate_val.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_val.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_pair_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_pair_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_pair_mul " "Found entity 1: booth_pair_mul" {  } { { "booth_pair_mul.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/booth_pair_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919237 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1711823919247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Con_FF CON_FF data_path.v(17) " "Verilog HDL Declaration information at data_path.v(17): object \"Con_FF\" differs only in case from object \"CON_FF\" in the same scope" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711823919263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_reg " "Found entity 1: MDR_reg" {  } { { "MDR_reg.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/MDR_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_substract_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_substract_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_substract_tb " "Found entity 1: add_substract_tb" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sll_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll_tb " "Found entity 1: sll_tb" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slr_tb " "Found entity 1: slr_tb" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file slra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 slra_tb " "Found entity 1: slra_tb" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.v 1 1 " "Found 1 design units, including 1 entities, in source file r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 r0 " "Found entity 1: r0" {  } { { "r0.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "phase_2_tb.v(56) " "Verilog HDL information at phase_2_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn phase_2_tb.v(6) " "Verilog HDL Declaration information at phase_2_tb.v(6): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711823919474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2_tb " "Found entity 1: phase_2_tb" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_encode_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sel_encode_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_encode " "Found entity 1: sel_encode" {  } { { "sel_encode_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sel_encode_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_ff " "Found entity 1: con_ff" {  } { { "con_ff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/con_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "dff.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_immediate_instr_tb.v(62) " "Verilog HDL information at ALU_immediate_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRin irIn ALU_immediate_instr_tb.v(7) " "Verilog HDL Declaration information at ALU_immediate_instr_tb.v(7): object \"IRin\" differs only in case from object \"irIn\" in the same scope" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1711823919518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_immediate_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_immediate_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_immediate_instr_tb " "Found entity 1: ALU_immediate_instr_tb" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_and_st_tb.v(62) " "Verilog HDL information at ld_and_st_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_and_st_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_and_st_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_and_st_tb " "Found entity 1: ld_and_st_tb" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi_tb.v(62) " "Verilog HDL information at ldi_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919546 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_instr_tb.v(62) " "Verilog HDL information at alu_instr_tb.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_instr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_instr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_instr_tb " "Found entity 1: alu_instr_tb" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_tb " "Found entity 1: in_out_tb" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_jal_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jr_jal_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jr_jal_tb " "Found entity 1: jr_jal_tb" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mfhi_mflo_tb.v(67) " "Verilog HDL information at mfhi_mflo_tb.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_mflo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mfhi_mflo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mfhi_mflo_tb " "Found entity 1: mfhi_mflo_tb" {  } { { "mfhi_mflo_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/mfhi_mflo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file br_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_tb " "Found entity 1: br_tb" {  } { { "br_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/br_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file store_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_tb " "Found entity 1: store_tb" {  } { { "store_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(27) " "Verilog HDL information at control_unit.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(188) " "Verilog HDL information at control_unit.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1711823919620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit_tb " "Found entity 1: ctrl_unit_tb" {  } { { "ctrl_unit_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711823919636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1711823919636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_flag ALU.v(24) " "Verilog HDL Implicit Net warning at ALU.v(24): created implicit net for \"carry_flag\"" {  } { { "ALU.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"LOin\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPC datapath_tb.v(22) " "Verilog HDL Implicit Net warning at datapath_tb.v(22): created implicit net for \"InPC\"" {  } { { "datapath_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/datapath_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin add_substract_tb.v(21) " "Verilog HDL Implicit Net warning at add_substract_tb.v(21): created implicit net for \"LOin\"" {  } { { "add_substract_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/add_substract_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin and_tb.v(22) " "Verilog HDL Implicit Net warning at and_tb.v(22): created implicit net for \"LOin\"" {  } { { "and_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/and_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin or_tb.v(22) " "Verilog HDL Implicit Net warning at or_tb.v(22): created implicit net for \"LOin\"" {  } { { "or_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/or_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin sll_tb.v(22) " "Verilog HDL Implicit Net warning at sll_tb.v(22): created implicit net for \"LOin\"" {  } { { "sll_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/sll_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slr_tb.v(22) " "Verilog HDL Implicit Net warning at slr_tb.v(22): created implicit net for \"LOin\"" {  } { { "slr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slr_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin slra_tb.v(22) " "Verilog HDL Implicit Net warning at slra_tb.v(22): created implicit net for \"LOin\"" {  } { { "slra_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/slra_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin rol_tb.v(22) " "Verilog HDL Implicit Net warning at rol_tb.v(22): created implicit net for \"LOin\"" {  } { { "rol_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/rol_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ror_tb.v(22) " "Verilog HDL Implicit Net warning at ror_tb.v(22): created implicit net for \"LOin\"" {  } { { "ror_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ror_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin negate_tb.v(22) " "Verilog HDL Implicit Net warning at negate_tb.v(22): created implicit net for \"LOin\"" {  } { { "negate_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/negate_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin not_tb.v(22) " "Verilog HDL Implicit Net warning at not_tb.v(22): created implicit net for \"LOin\"" {  } { { "not_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/not_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919637 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin phase_2_tb.v(25) " "Verilog HDL Implicit Net warning at phase_2_tb.v(25): created implicit net for \"LOin\"" {  } { { "phase_2_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/phase_2_tb.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ALU_immediate_instr_tb.v(27) " "Verilog HDL Implicit Net warning at ALU_immediate_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "ALU_immediate_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ALU_immediate_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ld_and_st_tb.v(27) " "Verilog HDL Implicit Net warning at ld_and_st_tb.v(27): created implicit net for \"LOin\"" {  } { { "ld_and_st_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ld_and_st_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin ldi_tb.v(27) " "Verilog HDL Implicit Net warning at ldi_tb.v(27): created implicit net for \"LOin\"" {  } { { "ldi_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ldi_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin alu_instr_tb.v(27) " "Verilog HDL Implicit Net warning at alu_instr_tb.v(27): created implicit net for \"LOin\"" {  } { { "alu_instr_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/alu_instr_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin in_out_tb.v(27) " "Verilog HDL Implicit Net warning at in_out_tb.v(27): created implicit net for \"LOin\"" {  } { { "in_out_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/in_out_tb.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin jr_jal_tb.sv(27) " "Verilog HDL Implicit Net warning at jr_jal_tb.sv(27): created implicit net for \"LOin\"" {  } { { "jr_jal_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/jr_jal_tb.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin store_tb.sv(27) " "Verilog HDL Implicit Net warning at store_tb.sv(27): created implicit net for \"LOin\"" {  } { { "store_tb.sv" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/store_tb.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ctrl_unit_tb " "Elaborating entity \"ctrl_unit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1711823919719 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock ctrl_unit_tb.v(54) " "Verilog HDL warning at ctrl_unit_tb.v(54): assignments to clock create a combinational loop" {  } { { "ctrl_unit_tb.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 54 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1711823919721 "|ctrl_unit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "ctrl_unit_tb.v" "dp" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/ctrl_unit_tb.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711823919726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin_br data_path.v(36) " "Verilog HDL Always Construct warning at data_path.v(36): inferring latch(es) for variable \"PCin_br\", which holds its previous value in one or more paths through the always construct" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919731 "|ctrl_unit_tb|data_path:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BusMuxInRamout data_path.v(10) " "Output port \"BusMuxInRamout\" at data_path.v(10) has no driver" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1711823919731 "|ctrl_unit_tb|data_path:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin_br data_path.v(36) " "Inferred latch for \"PCin_br\" at data_path.v(36)" {  } { { "data_path.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919731 "|ctrl_unit_tb|data_path:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit data_path:dp\|control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"data_path:dp\|control_unit:ctrl\"" {  } { { "data_path.v" "ctrl" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1711823919736 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(190) " "Verilog HDL Case Statement warning at control_unit.v(190): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 190 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1711823919739 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IncPC control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"IncPC\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "strobe control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"strobe\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gra control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grb control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Grc control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919740 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"PCout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"MDRout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Zhighout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Zlowout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"HIout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"LOout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "InPortout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"InPortout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"HIin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"LOin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"CONin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919741 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"PCin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Yin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zlowin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Zlowin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zhighin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Zhighin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"MARin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRin control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"MDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OutPortIn control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"OutPortIn\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Cout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BAout control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"BAout\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Run control_unit.v(188) " "Verilog HDL Always Construct warning at control_unit.v(188): inferring latch(es) for variable \"Run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1711823919742 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Run control_unit.v(188) " "Inferred latch for \"Run\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BAout control_unit.v(188) " "Inferred latch for \"BAout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout control_unit.v(188) " "Inferred latch for \"Cout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortIn control_unit.v(188) " "Inferred latch for \"OutPortIn\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRin control_unit.v(188) " "Inferred latch for \"MDRin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARin control_unit.v(188) " "Inferred latch for \"MARin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919743 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighin control_unit.v(188) " "Inferred latch for \"Zhighin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowin control_unit.v(188) " "Inferred latch for \"Zlowin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yin control_unit.v(188) " "Inferred latch for \"Yin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin control_unit.v(188) " "Inferred latch for \"IRin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCin control_unit.v(188) " "Inferred latch for \"PCin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONin control_unit.v(188) " "Inferred latch for \"CONin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOin control_unit.v(188) " "Inferred latch for \"LOin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIin control_unit.v(188) " "Inferred latch for \"HIin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write control_unit.v(188) " "Inferred latch for \"Write\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read control_unit.v(188) " "Inferred latch for \"Read\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InPortout control_unit.v(188) " "Inferred latch for \"InPortout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LOout control_unit.v(188) " "Inferred latch for \"LOout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HIout control_unit.v(188) " "Inferred latch for \"HIout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zlowout control_unit.v(188) " "Inferred latch for \"Zlowout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zhighout control_unit.v(188) " "Inferred latch for \"Zhighout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRout control_unit.v(188) " "Inferred latch for \"MDRout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout control_unit.v(188) " "Inferred latch for \"PCout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919744 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout control_unit.v(188) " "Inferred latch for \"Rout\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin control_unit.v(188) " "Inferred latch for \"Rin\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grc control_unit.v(188) " "Inferred latch for \"Grc\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Grb control_unit.v(188) " "Inferred latch for \"Grb\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gra control_unit.v(188) " "Inferred latch for \"Gra\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "strobe control_unit.v(188) " "Inferred latch for \"strobe\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IncPC control_unit.v(188) " "Inferred latch for \"IncPC\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.v(188) " "Inferred latch for \"clear\" at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919745 "|ctrl_unit_tb|data_path:dp|control_unit:ctrl"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "Run control_unit.v(30) " "Can't resolve multiple constant drivers for net \"Run\" at control_unit.v(30)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 30 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1711823919746 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "control_unit.v(188) " "Constant driver at control_unit.v(188)" {  } { { "control_unit.v" "" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/control_unit.v" 188 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1711823919746 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_path:dp\|control_unit:ctrl " "Can't elaborate user hierarchy \"data_path:dp\|control_unit:ctrl\"" {  } { { "data_path.v" "ctrl" { Text "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/data_path.v" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1711823919746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg " "Generated suppressed messages file C:/Users/18jmcn/my_mini_cpu/src/mini_cpu/output_files/myCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1711823919815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 58 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 58 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711823919826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 30 14:38:39 2024 " "Processing ended: Sat Mar 30 14:38:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711823919826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711823919826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711823919826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1711823919826 ""}
