This is a working directory of a simple Verilog testbench that mimics the Host2Acceleration (H2A) 
protocol to enable me to write and simulation (not formally proving) System Verilog Assertions (SVA).
Everthing is compiled using Synopsys VCS dynamic simulation simulator. 


![m2_screen_shot](https://github.com/albchi/VerilogStimGen/assets/12897301/514b9791-327a-4a39-a133-765d96fb74fe)
