/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jun 19 19:44:43 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_DS_WFE_MICRO_H__
#define BCHP_DS_WFE_MICRO_H__

/***************************************************************************
 *DS_WFE_MICRO - WFE Micro Clock Domain Registers
 ***************************************************************************/
#define BCHP_DS_WFE_MICRO_CTRL                   0x00e00000 /* WFE Control Register 1 */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE              0x00e00004 /* WFE Control Register 2 */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL             0x00e00008 /* WFE TEST Register */
#define BCHP_DS_WFE_MICRO_STATUS                 0x00e0000c /* WFE Status Register */
#define BCHP_DS_WFE_MICRO_IRQSTS                 0x00e00010 /* Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQSET                 0x00e00014 /* Set Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQCLR                 0x00e00018 /* Clear Interrupt Status Register */
#define BCHP_DS_WFE_MICRO_IRQMSK                 0x00e00020 /* Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_IRQMSET                0x00e00024 /* Set Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_IRQMCLR                0x00e0002c /* Clear Interrupt Mask Register */
#define BCHP_DS_WFE_MICRO_RESET                  0x00e00030 /* WFE Micro RESET Register */
#define BCHP_DS_WFE_MICRO_WFE_BIST               0x00e00034 /* WFE BIST Register */
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN           0x00e00038 /* WFE BIST Length Register */
#define BCHP_DS_WFE_MICRO_WFE_CRC                0x00e0003c /* WFE CRC Register */
#define BCHP_DS_WFE_MICRO_DAC_CRC                0x00e00040 /* DAC CRC Register */
#define BCHP_DS_WFE_MICRO_LTE_CRC                0x00e00044 /* LTE CRC Register */
#define BCHP_DS_WFE_MICRO_SW_SPARE1              0x00e00048 /* WFE Top Software SPARE1 Register */
#define BCHP_DS_WFE_MICRO_SW_SPARE2              0x00e0004c /* WFE Top Software SPARE2 Register */
#define BCHP_DS_WFE_MICRO_SW_SPARE3              0x00e00050 /* WFE Top Software SPARE3 Register */
#define BCHP_DS_WFE_MICRO_SW_SPARE4              0x00e00054 /* WFE Top Software SPARE4 Register */

/***************************************************************************
 *CTRL - WFE Control Register 1
 ***************************************************************************/
/* DS_WFE_MICRO :: CTRL :: reserved_for_eco0 [31:02] */
#define BCHP_DS_WFE_MICRO_CTRL_reserved_for_eco0_MASK              0xfffffffc
#define BCHP_DS_WFE_MICRO_CTRL_reserved_for_eco0_SHIFT             2
#define BCHP_DS_WFE_MICRO_CTRL_reserved_for_eco0_DEFAULT           0x00000000

/* DS_WFE_MICRO :: CTRL :: DETECT_FIFO_RESET [01:01] */
#define BCHP_DS_WFE_MICRO_CTRL_DETECT_FIFO_RESET_MASK              0x00000002
#define BCHP_DS_WFE_MICRO_CTRL_DETECT_FIFO_RESET_SHIFT             1
#define BCHP_DS_WFE_MICRO_CTRL_DETECT_FIFO_RESET_DEFAULT           0x00000001

/* DS_WFE_MICRO :: CTRL :: BROADCAST_EN [00:00] */
#define BCHP_DS_WFE_MICRO_CTRL_BROADCAST_EN_MASK                   0x00000001
#define BCHP_DS_WFE_MICRO_CTRL_BROADCAST_EN_SHIFT                  0
#define BCHP_DS_WFE_MICRO_CTRL_BROADCAST_EN_DEFAULT                0x00000000

/***************************************************************************
 *SUBSAMPLE - WFE Control Register 2
 ***************************************************************************/
/* DS_WFE_MICRO :: SUBSAMPLE :: reserved_for_eco0 [31:24] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco0_MASK         0xff000000
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco0_SHIFT        24
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco0_DEFAULT      0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: OBADC_FACTOR [23:19] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_FACTOR_MASK              0x00f80000
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_FACTOR_SHIFT             19
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_FACTOR_DEFAULT           0x0000000b

/* DS_WFE_MICRO :: SUBSAMPLE :: OBADC_MARK [18:18] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_MARK_MASK                0x00040000
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_MARK_SHIFT               18
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_MARK_DEFAULT             0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: OBADC_INV_CLK [17:17] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_INV_CLK_MASK             0x00020000
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_INV_CLK_SHIFT            17
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_INV_CLK_DEFAULT          0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: OBADC_ENABLE [16:16] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_ENABLE_MASK              0x00010000
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_ENABLE_SHIFT             16
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_OBADC_ENABLE_DEFAULT           0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: reserved_for_eco1 [15:11] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco1_MASK         0x0000f800
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco1_SHIFT        11
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_reserved_for_eco1_DEFAULT      0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: FACTOR [10:04] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_FACTOR_MASK                    0x000007f0
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_FACTOR_SHIFT                   4
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_FACTOR_DEFAULT                 0x0000002f

/* DS_WFE_MICRO :: SUBSAMPLE :: MARK [03:02] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_MARK_MASK                      0x0000000c
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_MARK_SHIFT                     2
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_MARK_DEFAULT                   0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: INV_CLK [01:01] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_INV_CLK_MASK                   0x00000002
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_INV_CLK_SHIFT                  1
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_INV_CLK_DEFAULT                0x00000000

/* DS_WFE_MICRO :: SUBSAMPLE :: ENABLE [00:00] */
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_ENABLE_MASK                    0x00000001
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_ENABLE_SHIFT                   0
#define BCHP_DS_WFE_MICRO_SUBSAMPLE_ENABLE_DEFAULT                 0x00000000

/***************************************************************************
 *TPOUT_CTRL - WFE TEST Register
 ***************************************************************************/
/* DS_WFE_MICRO :: TPOUT_CTRL :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_reserved_for_eco0_MASK        0xffff0000
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_reserved_for_eco0_SHIFT       16
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_reserved_for_eco0_DEFAULT     0x00000000

/* DS_WFE_MICRO :: TPOUT_CTRL :: TPOUT_BLK_SEL [15:08] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_BLK_SEL_MASK            0x0000ff00
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_BLK_SEL_SHIFT           8
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_BLK_SEL_DEFAULT         0x00000000

/* DS_WFE_MICRO :: TPOUT_CTRL :: TPOUT_SIG_SEL [07:00] */
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_SIG_SEL_MASK            0x000000ff
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_SIG_SEL_SHIFT           0
#define BCHP_DS_WFE_MICRO_TPOUT_CTRL_TPOUT_SIG_SEL_DEFAULT         0x00000000

/***************************************************************************
 *STATUS - WFE Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: STATUS :: reserved_for_eco0 [31:04] */
#define BCHP_DS_WFE_MICRO_STATUS_reserved_for_eco0_MASK            0xfffffff0
#define BCHP_DS_WFE_MICRO_STATUS_reserved_for_eco0_SHIFT           4
#define BCHP_DS_WFE_MICRO_STATUS_reserved_for_eco0_DEFAULT         0x00000000

/* DS_WFE_MICRO :: STATUS :: CLK675_DETECT [03:03] */
#define BCHP_DS_WFE_MICRO_STATUS_CLK675_DETECT_MASK                0x00000008
#define BCHP_DS_WFE_MICRO_STATUS_CLK675_DETECT_SHIFT               3
#define BCHP_DS_WFE_MICRO_STATUS_CLK675_DETECT_DEFAULT             0x00000000

/* DS_WFE_MICRO :: STATUS :: CLK540_DETECT [02:02] */
#define BCHP_DS_WFE_MICRO_STATUS_CLK540_DETECT_MASK                0x00000004
#define BCHP_DS_WFE_MICRO_STATUS_CLK540_DETECT_SHIFT               2
#define BCHP_DS_WFE_MICRO_STATUS_CLK540_DETECT_DEFAULT             0x00000000

/* DS_WFE_MICRO :: STATUS :: CLKOBADC_270_DETECT [01:01] */
#define BCHP_DS_WFE_MICRO_STATUS_CLKOBADC_270_DETECT_MASK          0x00000002
#define BCHP_DS_WFE_MICRO_STATUS_CLKOBADC_270_DETECT_SHIFT         1
#define BCHP_DS_WFE_MICRO_STATUS_CLKOBADC_270_DETECT_DEFAULT       0x00000000

/* DS_WFE_MICRO :: STATUS :: CLKDAC_270_DETECT [00:00] */
#define BCHP_DS_WFE_MICRO_STATUS_CLKDAC_270_DETECT_MASK            0x00000001
#define BCHP_DS_WFE_MICRO_STATUS_CLKDAC_270_DETECT_SHIFT           0
#define BCHP_DS_WFE_MICRO_STATUS_CLKDAC_270_DETECT_DEFAULT         0x00000000

/***************************************************************************
 *IRQSTS - Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQSTS :: LANE_REF_CLPDTR_IS [31:31] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_REF_CLPDTR_IS_MASK           0x80000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_REF_CLPDTR_IS_SHIFT          31
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_REF_CLPDTR_IS_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQSTS :: LANE_3_CLPDTR_IS [30:30] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_3_CLPDTR_IS_MASK             0x40000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_3_CLPDTR_IS_SHIFT            30
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_3_CLPDTR_IS_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQSTS :: LANE_2_CLPDTR_IS [29:29] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_2_CLPDTR_IS_MASK             0x20000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_2_CLPDTR_IS_SHIFT            29
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_2_CLPDTR_IS_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQSTS :: LANE_1_CLPDTR_IS [28:28] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_1_CLPDTR_IS_MASK             0x10000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_1_CLPDTR_IS_SHIFT            28
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_1_CLPDTR_IS_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQSTS :: LANE_0_CLPDTR_IS [27:27] */
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_0_CLPDTR_IS_MASK             0x08000000
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_0_CLPDTR_IS_SHIFT            27
#define BCHP_DS_WFE_MICRO_IRQSTS_LANE_0_CLPDTR_IS_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CORR_DONE_IS [26:26] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CORR_DONE_IS_MASK                 0x04000000
#define BCHP_DS_WFE_MICRO_IRQSTS_CORR_DONE_IS_SHIFT                26
#define BCHP_DS_WFE_MICRO_IRQSTS_CORR_DONE_IS_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSTS :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQSTS_reserved0_MASK                    0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQSTS_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQSTS :: CP8_AGF_IS [08:08] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP8_AGF_IS_MASK                   0x00000100
#define BCHP_DS_WFE_MICRO_IRQSTS_CP8_AGF_IS_SHIFT                  8
#define BCHP_DS_WFE_MICRO_IRQSTS_CP8_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP7_AGF_IS [07:07] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP7_AGF_IS_MASK                   0x00000080
#define BCHP_DS_WFE_MICRO_IRQSTS_CP7_AGF_IS_SHIFT                  7
#define BCHP_DS_WFE_MICRO_IRQSTS_CP7_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP6_AGF_IS [06:06] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP6_AGF_IS_MASK                   0x00000040
#define BCHP_DS_WFE_MICRO_IRQSTS_CP6_AGF_IS_SHIFT                  6
#define BCHP_DS_WFE_MICRO_IRQSTS_CP6_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP5_AGF_IS [05:05] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP5_AGF_IS_MASK                   0x00000020
#define BCHP_DS_WFE_MICRO_IRQSTS_CP5_AGF_IS_SHIFT                  5
#define BCHP_DS_WFE_MICRO_IRQSTS_CP5_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP4_AGF_IS [04:04] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP4_AGF_IS_MASK                   0x00000010
#define BCHP_DS_WFE_MICRO_IRQSTS_CP4_AGF_IS_SHIFT                  4
#define BCHP_DS_WFE_MICRO_IRQSTS_CP4_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP3_AGF_IS [03:03] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP3_AGF_IS_MASK                   0x00000008
#define BCHP_DS_WFE_MICRO_IRQSTS_CP3_AGF_IS_SHIFT                  3
#define BCHP_DS_WFE_MICRO_IRQSTS_CP3_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP2_AGF_IS [02:02] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP2_AGF_IS_MASK                   0x00000004
#define BCHP_DS_WFE_MICRO_IRQSTS_CP2_AGF_IS_SHIFT                  2
#define BCHP_DS_WFE_MICRO_IRQSTS_CP2_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP1_AGF_IS [01:01] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP1_AGF_IS_MASK                   0x00000002
#define BCHP_DS_WFE_MICRO_IRQSTS_CP1_AGF_IS_SHIFT                  1
#define BCHP_DS_WFE_MICRO_IRQSTS_CP1_AGF_IS_DEFAULT                0x00000000

/* DS_WFE_MICRO :: IRQSTS :: CP0_AGF_IS [00:00] */
#define BCHP_DS_WFE_MICRO_IRQSTS_CP0_AGF_IS_MASK                   0x00000001
#define BCHP_DS_WFE_MICRO_IRQSTS_CP0_AGF_IS_SHIFT                  0
#define BCHP_DS_WFE_MICRO_IRQSTS_CP0_AGF_IS_DEFAULT                0x00000000

/***************************************************************************
 *IRQSET - Set Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQSET :: LANE_REF_CLPDTR_ISET [31:31] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_REF_CLPDTR_ISET_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_REF_CLPDTR_ISET_SHIFT        31
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_REF_CLPDTR_ISET_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQSET :: LANE_3_CLPDTR_ISET [30:30] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_3_CLPDTR_ISET_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_3_CLPDTR_ISET_SHIFT          30
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_3_CLPDTR_ISET_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQSET :: LANE_2_CLPDTR_ISET [29:29] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_2_CLPDTR_ISET_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_2_CLPDTR_ISET_SHIFT          29
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_2_CLPDTR_ISET_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQSET :: LANE_1_CLPDTR_ISET [28:28] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_1_CLPDTR_ISET_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_1_CLPDTR_ISET_SHIFT          28
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_1_CLPDTR_ISET_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQSET :: LANE_0_CLPDTR_ISET [27:27] */
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_0_CLPDTR_ISET_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_0_CLPDTR_ISET_SHIFT          27
#define BCHP_DS_WFE_MICRO_IRQSET_LANE_0_CLPDTR_ISET_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQSET :: CORR_DONE_ISET [26:26] */
#define BCHP_DS_WFE_MICRO_IRQSET_CORR_DONE_ISET_MASK               0x04000000
#define BCHP_DS_WFE_MICRO_IRQSET_CORR_DONE_ISET_SHIFT              26
#define BCHP_DS_WFE_MICRO_IRQSET_CORR_DONE_ISET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQSET :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQSET_reserved0_MASK                    0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQSET_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQSET :: CP8_AGF_ISET [08:08] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP8_AGF_ISET_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQSET_CP8_AGF_ISET_SHIFT                8
#define BCHP_DS_WFE_MICRO_IRQSET_CP8_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP7_AGF_ISET [07:07] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP7_AGF_ISET_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQSET_CP7_AGF_ISET_SHIFT                7
#define BCHP_DS_WFE_MICRO_IRQSET_CP7_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP6_AGF_ISET [06:06] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP6_AGF_ISET_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQSET_CP6_AGF_ISET_SHIFT                6
#define BCHP_DS_WFE_MICRO_IRQSET_CP6_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP5_AGF_ISET [05:05] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP5_AGF_ISET_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQSET_CP5_AGF_ISET_SHIFT                5
#define BCHP_DS_WFE_MICRO_IRQSET_CP5_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP4_AGF_ISET [04:04] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP4_AGF_ISET_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQSET_CP4_AGF_ISET_SHIFT                4
#define BCHP_DS_WFE_MICRO_IRQSET_CP4_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP3_AGF_ISET [03:03] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP3_AGF_ISET_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQSET_CP3_AGF_ISET_SHIFT                3
#define BCHP_DS_WFE_MICRO_IRQSET_CP3_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP2_AGF_ISET [02:02] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP2_AGF_ISET_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQSET_CP2_AGF_ISET_SHIFT                2
#define BCHP_DS_WFE_MICRO_IRQSET_CP2_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP1_AGF_ISET [01:01] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP1_AGF_ISET_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQSET_CP1_AGF_ISET_SHIFT                1
#define BCHP_DS_WFE_MICRO_IRQSET_CP1_AGF_ISET_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQSET :: CP0_AGF_ISET [00:00] */
#define BCHP_DS_WFE_MICRO_IRQSET_CP0_AGF_ISET_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQSET_CP0_AGF_ISET_SHIFT                0
#define BCHP_DS_WFE_MICRO_IRQSET_CP0_AGF_ISET_DEFAULT              0x00000000

/***************************************************************************
 *IRQCLR - Clear Interrupt Status Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQCLR :: LANE_REF_CLPDTR_ICLR [31:31] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_REF_CLPDTR_ICLR_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_REF_CLPDTR_ICLR_SHIFT        31
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_REF_CLPDTR_ICLR_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQCLR :: LANE_3_CLPDTR_ICLR [30:30] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_3_CLPDTR_ICLR_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_3_CLPDTR_ICLR_SHIFT          30
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_3_CLPDTR_ICLR_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQCLR :: LANE_2_CLPDTR_ICLR [29:29] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_2_CLPDTR_ICLR_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_2_CLPDTR_ICLR_SHIFT          29
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_2_CLPDTR_ICLR_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQCLR :: LANE_1_CLPDTR_ICLR [28:28] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_1_CLPDTR_ICLR_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_1_CLPDTR_ICLR_SHIFT          28
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_1_CLPDTR_ICLR_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQCLR :: LANE_0_CLPDTR_ICLR [27:27] */
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_0_CLPDTR_ICLR_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_0_CLPDTR_ICLR_SHIFT          27
#define BCHP_DS_WFE_MICRO_IRQCLR_LANE_0_CLPDTR_ICLR_DEFAULT        0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CORR_DONE_ICLR [26:26] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CORR_DONE_ICLR_MASK               0x04000000
#define BCHP_DS_WFE_MICRO_IRQCLR_CORR_DONE_ICLR_SHIFT              26
#define BCHP_DS_WFE_MICRO_IRQCLR_CORR_DONE_ICLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQCLR :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQCLR_reserved0_MASK                    0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQCLR_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQCLR :: CP8_AGF_ICLR [08:08] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP8_AGF_ICLR_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQCLR_CP8_AGF_ICLR_SHIFT                8
#define BCHP_DS_WFE_MICRO_IRQCLR_CP8_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP7_AGF_ICLR [07:07] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP7_AGF_ICLR_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQCLR_CP7_AGF_ICLR_SHIFT                7
#define BCHP_DS_WFE_MICRO_IRQCLR_CP7_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP6_AGF_ICLR [06:06] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP6_AGF_ICLR_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQCLR_CP6_AGF_ICLR_SHIFT                6
#define BCHP_DS_WFE_MICRO_IRQCLR_CP6_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP5_AGF_ICLR [05:05] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP5_AGF_ICLR_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQCLR_CP5_AGF_ICLR_SHIFT                5
#define BCHP_DS_WFE_MICRO_IRQCLR_CP5_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP4_AGF_ICLR [04:04] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP4_AGF_ICLR_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQCLR_CP4_AGF_ICLR_SHIFT                4
#define BCHP_DS_WFE_MICRO_IRQCLR_CP4_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP3_AGF_ICLR [03:03] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP3_AGF_ICLR_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQCLR_CP3_AGF_ICLR_SHIFT                3
#define BCHP_DS_WFE_MICRO_IRQCLR_CP3_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP2_AGF_ICLR [02:02] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP2_AGF_ICLR_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQCLR_CP2_AGF_ICLR_SHIFT                2
#define BCHP_DS_WFE_MICRO_IRQCLR_CP2_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP1_AGF_ICLR [01:01] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP1_AGF_ICLR_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQCLR_CP1_AGF_ICLR_SHIFT                1
#define BCHP_DS_WFE_MICRO_IRQCLR_CP1_AGF_ICLR_DEFAULT              0x00000000

/* DS_WFE_MICRO :: IRQCLR :: CP0_AGF_ICLR [00:00] */
#define BCHP_DS_WFE_MICRO_IRQCLR_CP0_AGF_ICLR_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQCLR_CP0_AGF_ICLR_SHIFT                0
#define BCHP_DS_WFE_MICRO_IRQCLR_CP0_AGF_ICLR_DEFAULT              0x00000000

/***************************************************************************
 *IRQMSK - Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMSK :: LANE_REF_CLPDTR_IMSK [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_REF_CLPDTR_IMSK_MASK         0x80000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_REF_CLPDTR_IMSK_SHIFT        31
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_REF_CLPDTR_IMSK_DEFAULT      0x00000001

/* DS_WFE_MICRO :: IRQMSK :: LANE_3_CLPDTR_IMSK [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_3_CLPDTR_IMSK_MASK           0x40000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_3_CLPDTR_IMSK_SHIFT          30
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_3_CLPDTR_IMSK_DEFAULT        0x00000001

/* DS_WFE_MICRO :: IRQMSK :: LANE_2_CLPDTR_IMSK [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_2_CLPDTR_IMSK_MASK           0x20000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_2_CLPDTR_IMSK_SHIFT          29
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_2_CLPDTR_IMSK_DEFAULT        0x00000001

/* DS_WFE_MICRO :: IRQMSK :: LANE_1_CLPDTR_IMSK [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_1_CLPDTR_IMSK_MASK           0x10000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_1_CLPDTR_IMSK_SHIFT          28
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_1_CLPDTR_IMSK_DEFAULT        0x00000001

/* DS_WFE_MICRO :: IRQMSK :: LANE_0_CLPDTR_IMSK [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_0_CLPDTR_IMSK_MASK           0x08000000
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_0_CLPDTR_IMSK_SHIFT          27
#define BCHP_DS_WFE_MICRO_IRQMSK_LANE_0_CLPDTR_IMSK_DEFAULT        0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CORR_DONE_IMSK [26:26] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CORR_DONE_IMSK_MASK               0x04000000
#define BCHP_DS_WFE_MICRO_IRQMSK_CORR_DONE_IMSK_SHIFT              26
#define BCHP_DS_WFE_MICRO_IRQMSK_CORR_DONE_IMSK_DEFAULT            0x00000001

/* DS_WFE_MICRO :: IRQMSK :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQMSK_reserved0_MASK                    0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQMSK_reserved0_SHIFT                   9

/* DS_WFE_MICRO :: IRQMSK :: CP8_AGF_IMSK [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP8_AGF_IMSK_MASK                 0x00000100
#define BCHP_DS_WFE_MICRO_IRQMSK_CP8_AGF_IMSK_SHIFT                8
#define BCHP_DS_WFE_MICRO_IRQMSK_CP8_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP7_AGF_IMSK [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP7_AGF_IMSK_MASK                 0x00000080
#define BCHP_DS_WFE_MICRO_IRQMSK_CP7_AGF_IMSK_SHIFT                7
#define BCHP_DS_WFE_MICRO_IRQMSK_CP7_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP6_AGF_IMSK [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP6_AGF_IMSK_MASK                 0x00000040
#define BCHP_DS_WFE_MICRO_IRQMSK_CP6_AGF_IMSK_SHIFT                6
#define BCHP_DS_WFE_MICRO_IRQMSK_CP6_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP5_AGF_IMSK [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP5_AGF_IMSK_MASK                 0x00000020
#define BCHP_DS_WFE_MICRO_IRQMSK_CP5_AGF_IMSK_SHIFT                5
#define BCHP_DS_WFE_MICRO_IRQMSK_CP5_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP4_AGF_IMSK [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP4_AGF_IMSK_MASK                 0x00000010
#define BCHP_DS_WFE_MICRO_IRQMSK_CP4_AGF_IMSK_SHIFT                4
#define BCHP_DS_WFE_MICRO_IRQMSK_CP4_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP3_AGF_IMSK [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP3_AGF_IMSK_MASK                 0x00000008
#define BCHP_DS_WFE_MICRO_IRQMSK_CP3_AGF_IMSK_SHIFT                3
#define BCHP_DS_WFE_MICRO_IRQMSK_CP3_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP2_AGF_IMSK [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP2_AGF_IMSK_MASK                 0x00000004
#define BCHP_DS_WFE_MICRO_IRQMSK_CP2_AGF_IMSK_SHIFT                2
#define BCHP_DS_WFE_MICRO_IRQMSK_CP2_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP1_AGF_IMSK [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP1_AGF_IMSK_MASK                 0x00000002
#define BCHP_DS_WFE_MICRO_IRQMSK_CP1_AGF_IMSK_SHIFT                1
#define BCHP_DS_WFE_MICRO_IRQMSK_CP1_AGF_IMSK_DEFAULT              0x00000001

/* DS_WFE_MICRO :: IRQMSK :: CP0_AGF_IMSK [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMSK_CP0_AGF_IMSK_MASK                 0x00000001
#define BCHP_DS_WFE_MICRO_IRQMSK_CP0_AGF_IMSK_SHIFT                0
#define BCHP_DS_WFE_MICRO_IRQMSK_CP0_AGF_IMSK_DEFAULT              0x00000001

/***************************************************************************
 *IRQMSET - Set Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMSET :: LANE_REF_CLPDTR_IMSET [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_REF_CLPDTR_IMSET_MASK       0x80000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_REF_CLPDTR_IMSET_SHIFT      31
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_REF_CLPDTR_IMSET_DEFAULT    0x00000000

/* DS_WFE_MICRO :: IRQMSET :: LANE_3_CLPDTR_IMSET [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_3_CLPDTR_IMSET_MASK         0x40000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_3_CLPDTR_IMSET_SHIFT        30
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_3_CLPDTR_IMSET_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMSET :: LANE_2_CLPDTR_IMSET [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_2_CLPDTR_IMSET_MASK         0x20000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_2_CLPDTR_IMSET_SHIFT        29
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_2_CLPDTR_IMSET_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMSET :: LANE_1_CLPDTR_IMSET [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_1_CLPDTR_IMSET_MASK         0x10000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_1_CLPDTR_IMSET_SHIFT        28
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_1_CLPDTR_IMSET_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMSET :: LANE_0_CLPDTR_IMSET [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_0_CLPDTR_IMSET_MASK         0x08000000
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_0_CLPDTR_IMSET_SHIFT        27
#define BCHP_DS_WFE_MICRO_IRQMSET_LANE_0_CLPDTR_IMSET_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CORR_DONE_IMSET [26:26] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CORR_DONE_IMSET_MASK             0x04000000
#define BCHP_DS_WFE_MICRO_IRQMSET_CORR_DONE_IMSET_SHIFT            26
#define BCHP_DS_WFE_MICRO_IRQMSET_CORR_DONE_IMSET_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQMSET :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQMSET_reserved0_MASK                   0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQMSET_reserved0_SHIFT                  9

/* DS_WFE_MICRO :: IRQMSET :: CP8_AGF_IMSET [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP8_AGF_IMSET_MASK               0x00000100
#define BCHP_DS_WFE_MICRO_IRQMSET_CP8_AGF_IMSET_SHIFT              8
#define BCHP_DS_WFE_MICRO_IRQMSET_CP8_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP7_AGF_IMSET [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP7_AGF_IMSET_MASK               0x00000080
#define BCHP_DS_WFE_MICRO_IRQMSET_CP7_AGF_IMSET_SHIFT              7
#define BCHP_DS_WFE_MICRO_IRQMSET_CP7_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP6_AGF_IMSET [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP6_AGF_IMSET_MASK               0x00000040
#define BCHP_DS_WFE_MICRO_IRQMSET_CP6_AGF_IMSET_SHIFT              6
#define BCHP_DS_WFE_MICRO_IRQMSET_CP6_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP5_AGF_IMSET [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP5_AGF_IMSET_MASK               0x00000020
#define BCHP_DS_WFE_MICRO_IRQMSET_CP5_AGF_IMSET_SHIFT              5
#define BCHP_DS_WFE_MICRO_IRQMSET_CP5_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP4_AGF_IMSET [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP4_AGF_IMSET_MASK               0x00000010
#define BCHP_DS_WFE_MICRO_IRQMSET_CP4_AGF_IMSET_SHIFT              4
#define BCHP_DS_WFE_MICRO_IRQMSET_CP4_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP3_AGF_IMSET [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP3_AGF_IMSET_MASK               0x00000008
#define BCHP_DS_WFE_MICRO_IRQMSET_CP3_AGF_IMSET_SHIFT              3
#define BCHP_DS_WFE_MICRO_IRQMSET_CP3_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP2_AGF_IMSET [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP2_AGF_IMSET_MASK               0x00000004
#define BCHP_DS_WFE_MICRO_IRQMSET_CP2_AGF_IMSET_SHIFT              2
#define BCHP_DS_WFE_MICRO_IRQMSET_CP2_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP1_AGF_IMSET [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP1_AGF_IMSET_MASK               0x00000002
#define BCHP_DS_WFE_MICRO_IRQMSET_CP1_AGF_IMSET_SHIFT              1
#define BCHP_DS_WFE_MICRO_IRQMSET_CP1_AGF_IMSET_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMSET :: CP0_AGF_IMSET [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMSET_CP0_AGF_IMSET_MASK               0x00000001
#define BCHP_DS_WFE_MICRO_IRQMSET_CP0_AGF_IMSET_SHIFT              0
#define BCHP_DS_WFE_MICRO_IRQMSET_CP0_AGF_IMSET_DEFAULT            0x00000000

/***************************************************************************
 *IRQMCLR - Clear Interrupt Mask Register
 ***************************************************************************/
/* DS_WFE_MICRO :: IRQMCLR :: LANE_REF_CLPDTR_IMCLR [31:31] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_REF_CLPDTR_IMCLR_MASK       0x80000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_REF_CLPDTR_IMCLR_SHIFT      31
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_REF_CLPDTR_IMCLR_DEFAULT    0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: LANE_3_CLPDTR_IMCLR [30:30] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_3_CLPDTR_IMCLR_MASK         0x40000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_3_CLPDTR_IMCLR_SHIFT        30
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_3_CLPDTR_IMCLR_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: LANE_2_CLPDTR_IMCLR [29:29] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_2_CLPDTR_IMCLR_MASK         0x20000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_2_CLPDTR_IMCLR_SHIFT        29
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_2_CLPDTR_IMCLR_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: LANE_1_CLPDTR_IMCLR [28:28] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_1_CLPDTR_IMCLR_MASK         0x10000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_1_CLPDTR_IMCLR_SHIFT        28
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_1_CLPDTR_IMCLR_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: LANE_0_CLPDTR_IMCLR [27:27] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_0_CLPDTR_IMCLR_MASK         0x08000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_0_CLPDTR_IMCLR_SHIFT        27
#define BCHP_DS_WFE_MICRO_IRQMCLR_LANE_0_CLPDTR_IMCLR_DEFAULT      0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CORR_DONE_IMCLR [26:26] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CORR_DONE_IMCLR_MASK             0x04000000
#define BCHP_DS_WFE_MICRO_IRQMCLR_CORR_DONE_IMCLR_SHIFT            26
#define BCHP_DS_WFE_MICRO_IRQMCLR_CORR_DONE_IMCLR_DEFAULT          0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: reserved0 [25:09] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_reserved0_MASK                   0x03fffe00
#define BCHP_DS_WFE_MICRO_IRQMCLR_reserved0_SHIFT                  9

/* DS_WFE_MICRO :: IRQMCLR :: CP8_AGF_IMCLR [08:08] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP8_AGF_IMCLR_MASK               0x00000100
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP8_AGF_IMCLR_SHIFT              8
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP8_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP7_AGF_IMCLR [07:07] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP7_AGF_IMCLR_MASK               0x00000080
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP7_AGF_IMCLR_SHIFT              7
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP7_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP6_AGF_IMCLR [06:06] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP6_AGF_IMCLR_MASK               0x00000040
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP6_AGF_IMCLR_SHIFT              6
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP6_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP5_AGF_IMCLR [05:05] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP5_AGF_IMCLR_MASK               0x00000020
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP5_AGF_IMCLR_SHIFT              5
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP5_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP4_AGF_IMCLR [04:04] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP4_AGF_IMCLR_MASK               0x00000010
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP4_AGF_IMCLR_SHIFT              4
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP4_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP3_AGF_IMCLR [03:03] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP3_AGF_IMCLR_MASK               0x00000008
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP3_AGF_IMCLR_SHIFT              3
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP3_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP2_AGF_IMCLR [02:02] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP2_AGF_IMCLR_MASK               0x00000004
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP2_AGF_IMCLR_SHIFT              2
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP2_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP1_AGF_IMCLR [01:01] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP1_AGF_IMCLR_MASK               0x00000002
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP1_AGF_IMCLR_SHIFT              1
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP1_AGF_IMCLR_DEFAULT            0x00000000

/* DS_WFE_MICRO :: IRQMCLR :: CP0_AGF_IMCLR [00:00] */
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP0_AGF_IMCLR_MASK               0x00000001
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP0_AGF_IMCLR_SHIFT              0
#define BCHP_DS_WFE_MICRO_IRQMCLR_CP0_AGF_IMCLR_DEFAULT            0x00000000

/***************************************************************************
 *RESET - WFE Micro RESET Register
 ***************************************************************************/
/* DS_WFE_MICRO :: RESET :: CTRL [31:01] */
#define BCHP_DS_WFE_MICRO_RESET_CTRL_MASK                          0xfffffffe
#define BCHP_DS_WFE_MICRO_RESET_CTRL_SHIFT                         1
#define BCHP_DS_WFE_MICRO_RESET_CTRL_DEFAULT                       0x00000000

/* DS_WFE_MICRO :: RESET :: SOFT_RESET [00:00] */
#define BCHP_DS_WFE_MICRO_RESET_SOFT_RESET_MASK                    0x00000001
#define BCHP_DS_WFE_MICRO_RESET_SOFT_RESET_SHIFT                   0
#define BCHP_DS_WFE_MICRO_RESET_SOFT_RESET_DEFAULT                 0x00000001

/***************************************************************************
 *WFE_BIST - WFE BIST Register
 ***************************************************************************/
/* DS_WFE_MICRO :: WFE_BIST :: reserved0 [31:20] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_reserved0_MASK                  0xfff00000
#define BCHP_DS_WFE_MICRO_WFE_BIST_reserved0_SHIFT                 20

/* DS_WFE_MICRO :: WFE_BIST :: SEED [19:04] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_SEED_MASK                       0x000ffff0
#define BCHP_DS_WFE_MICRO_WFE_BIST_SEED_SHIFT                      4
#define BCHP_DS_WFE_MICRO_WFE_BIST_SEED_DEFAULT                    0x00003c5a

/* DS_WFE_MICRO :: WFE_BIST :: reserved1 [03:02] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_reserved1_MASK                  0x0000000c
#define BCHP_DS_WFE_MICRO_WFE_BIST_reserved1_SHIFT                 2

/* DS_WFE_MICRO :: WFE_BIST :: BIST_EN [01:01] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_EN_MASK                    0x00000002
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_EN_SHIFT                   1
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_EN_DEFAULT                 0x00000000

/* DS_WFE_MICRO :: WFE_BIST :: BIST_SEL [00:00] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_SEL_MASK                   0x00000001
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_SEL_SHIFT                  0
#define BCHP_DS_WFE_MICRO_WFE_BIST_BIST_SEL_DEFAULT                0x00000000

/***************************************************************************
 *WFE_BIST_LEN - WFE BIST Length Register
 ***************************************************************************/
/* DS_WFE_MICRO :: WFE_BIST_LEN :: reserved0 [31:20] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN_reserved0_MASK              0xfff00000
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN_reserved0_SHIFT             20

/* DS_WFE_MICRO :: WFE_BIST_LEN :: DURATION [19:00] */
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN_DURATION_MASK               0x000fffff
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN_DURATION_SHIFT              0
#define BCHP_DS_WFE_MICRO_WFE_BIST_LEN_DURATION_DEFAULT            0x00000000

/***************************************************************************
 *WFE_CRC - WFE CRC Register
 ***************************************************************************/
/* DS_WFE_MICRO :: WFE_CRC :: SIG [31:00] */
#define BCHP_DS_WFE_MICRO_WFE_CRC_SIG_MASK                         0xffffffff
#define BCHP_DS_WFE_MICRO_WFE_CRC_SIG_SHIFT                        0

/***************************************************************************
 *DAC_CRC - DAC CRC Register
 ***************************************************************************/
/* DS_WFE_MICRO :: DAC_CRC :: SIG [31:00] */
#define BCHP_DS_WFE_MICRO_DAC_CRC_SIG_MASK                         0xffffffff
#define BCHP_DS_WFE_MICRO_DAC_CRC_SIG_SHIFT                        0

/***************************************************************************
 *LTE_CRC - LTE CRC Register
 ***************************************************************************/
/* DS_WFE_MICRO :: LTE_CRC :: reserved0 [31:00] */
#define BCHP_DS_WFE_MICRO_LTE_CRC_reserved0_MASK                   0xffffffff
#define BCHP_DS_WFE_MICRO_LTE_CRC_reserved0_SHIFT                  0

/***************************************************************************
 *SW_SPARE1 - WFE Top Software SPARE1 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SW_SPARE1_SPARE_MASK                     0xffffffff
#define BCHP_DS_WFE_MICRO_SW_SPARE1_SPARE_SHIFT                    0
#define BCHP_DS_WFE_MICRO_SW_SPARE1_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE2 - WFE Top Software SPARE2 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SW_SPARE2_SPARE_MASK                     0xffffffff
#define BCHP_DS_WFE_MICRO_SW_SPARE2_SPARE_SHIFT                    0
#define BCHP_DS_WFE_MICRO_SW_SPARE2_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE3 - WFE Top Software SPARE3 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SW_SPARE3_SPARE_MASK                     0xffffffff
#define BCHP_DS_WFE_MICRO_SW_SPARE3_SPARE_SHIFT                    0
#define BCHP_DS_WFE_MICRO_SW_SPARE3_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE4 - WFE Top Software SPARE4 Register
 ***************************************************************************/
/* DS_WFE_MICRO :: SW_SPARE4 :: SPARE [31:00] */
#define BCHP_DS_WFE_MICRO_SW_SPARE4_SPARE_MASK                     0xffffffff
#define BCHP_DS_WFE_MICRO_SW_SPARE4_SPARE_SHIFT                    0
#define BCHP_DS_WFE_MICRO_SW_SPARE4_SPARE_DEFAULT                  0x00000000

#endif /* #ifndef BCHP_DS_WFE_MICRO_H__ */

/* End of File */
