// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1777\sampleModel1777_2_sub\Mysubsystem_40.v
// Created: 2024-07-01 23:38:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_40
// Source Path: sampleModel1777_2_sub/Subsystem/Mysubsystem_40
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_40
          (clk,
           reset,
           enb,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk136_out1;  // uint8
  wire [7:0] cfblk59_const_val_1;  // uint8
  wire [7:0] cfblk59_out1;  // uint8


  cfblk136 u_cfblk136 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk136_out1)  // uint8
                       );

  assign cfblk59_const_val_1 = 8'b00000000;



  assign cfblk59_out1 = cfblk136_out1 + cfblk59_const_val_1;



  assign Out1 = cfblk59_out1;

endmodule  // Mysubsystem_40

