Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:18 2024
****************************************


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[3]                      3.35           5.67 r        -2.32  (VIOLATED)
   out1[4]                      3.35           5.65 r        -2.30  (VIOLATED)
   out1[2]                      3.35           5.34 r        -1.99  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[1]                      3.35           5.19 f        -1.84  (VIOLATED)
   R4_reg[0]/D                  3.00           4.53 f        -1.53  (VIOLATED)
   out3[1]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[3]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[4]                      3.45           4.96 r        -1.51  (VIOLATED)
   out1[0]                      3.35           4.82 f        -1.47  (VIOLATED)
   R2_reg[4]/D                  2.95           4.16 r        -1.21  (VIOLATED)
   out3[0]                      3.45           4.64 r        -1.19  (VIOLATED)
   out3[2]                      3.45           4.64 r        -1.19  (VIOLATED)
   R1_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[1]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[2]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[3]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R1_reg[4]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[0]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[1]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[2]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R2_reg[3]/D                  3.00           4.07 r        -1.07  (VIOLATED)
   R4_reg[1]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[2]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[3]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R4_reg[4]/D                  3.00           3.94 r        -0.94  (VIOLATED)
   R3_reg/D                     3.00           3.22 r        -0.22  (VIOLATED)


   max_delay/setup ('vclk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[2]                      2.80           4.84 f        -2.04  (VIOLATED)
   Cout[3]                      2.80           4.67 r        -1.87  (VIOLATED)
   Cout[4]                      2.80           4.64 r        -1.84  (VIOLATED)
   Cout[1]                      2.80           4.23 r        -1.43  (VIOLATED)
   Cout[0]                      2.80           2.85 r        -0.05  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Mon May 13 22:10:18 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: R1_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[0]/CP (FD2)                       0.00       1.00 r
  R1_reg[0]/QN (FD2)                       1.68       2.68 r
  U204/Z (ND2I)                            0.28       2.96 f
  U207/Z (ND2I)                            0.25       3.21 r
  U208/Z (ND2I)                            0.20       3.41 f
  U209/Z (ND2I)                            0.30       3.71 r
  U219/Z (ND2I)                            0.12       3.83 f
  U220/Z (ND2I)                            0.25       4.08 r
  U224/Z (ENI)                             0.74       4.82 f
  U225/Z (B4IP)                            0.85       5.67 r
  out1[3] (out)                            0.00       5.67 r
  data arrival time                                   5.67

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.32


  Startpoint: Cin1[1] (input port clocked by vclk)
  Endpoint: Cout[2] (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  Cin1[1] (in)                             0.34       0.54 r
  U145/Y (IVDAP)                           0.37       0.92 f
  U165/Z (ND2I)                            0.30       1.21 r
  U171/Z (IVI)                             0.25       1.46 f
  U137/Z (NR2I)                            0.57       2.03 r
  U136/Z (ND2I)                            0.12       2.15 f
  U135/Z (ND2I)                            0.25       2.40 r
  U133/Z (NR2I)                            0.20       2.61 f
  U132/Z (AN2I)                            0.61       3.21 f
  U124/Z (ND2I)                            0.25       3.47 r
  U128/Z (ND2I)                            0.19       3.65 f
  U108/Z2 (B2IP)                           1.19       4.84 f
  Cout[2] (out)                            0.00       4.84 f
  data arrival time                                   4.84

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.84
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


1
