#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 24 13:58:15 2018
# Process ID: 4104
# Current directory: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14976 C:\MyFiles\PYNQ_Ball_and_Plate_Sysyem\vivado_proj\ZYNQ\ball.xpr
# Log file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/vivado.log
# Journal file: C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd}
set_property  ip_repo_paths  {c:/MyFiles/FPGA_Learning/ZYNQ_code/Xcell_Daily_Blog/Part67/xapp1183/hardware/sources/ip_package C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  c:/MyFiles/FPGA_Learning/ZYNQ_code/Xcell_Daily_Blog/Part67/xapp1183/hardware/sources/ip_package [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/MyFiles/FPGA_Learning/ZYNQ_code/Xcell_Daily_Blog/Part67/xapp1183/hardware/sources/ip_package C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  c:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/repo [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv starrynightzyq.com:user:ball_locator:1.0 ball_locator_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/ball_locator_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins ball_locator_0/S_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells axi_timer_1]
make_bd_intf_pins_external  [get_bd_cells axi_timer_1]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_cells ball_locator_0]
make_bd_intf_pins_external  [get_bd_cells ball_locator_0]
endgroup
delete_bd_objs [get_bd_nets ball_locator_0_coord_valid_o] [get_bd_ports coord_valid_o_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets axi_timer_1_interrupt] [get_bd_cells axi_timer_1]
connect_bd_net [get_bd_pins ball_locator_0/coord_valid_o] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_iic_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_iic_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {audio_i2c ( Audio I2C ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
startgroup
create_bd_cell -type ip -vlnv starrynightzyq.com:user:servo:1.0 servo_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/servo_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins servo_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_cells servo_0]
make_bd_intf_pins_external  [get_bd_cells servo_0]
endgroup
regenerate_bd_layout
save_bd_design
validate_bd_design
validate_bd_design -force
save_bd_design
generate_target all [get_files  C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd]
catch { config_ip_cache -export [get_ips -all pynq_design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_xbar_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_ball_locator_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_servo_0_0] }
catch { config_ip_cache -export [get_ips -all pynq_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd]
launch_runs -jobs 4 {pynq_design_processing_system7_0_0_synth_1 pynq_design_axi_timer_0_0_synth_1 pynq_design_rst_ps7_0_100M_0_synth_1 pynq_design_xbar_0_synth_1 pynq_design_ball_locator_0_0_synth_1 pynq_design_axi_iic_0_0_synth_1 pynq_design_servo_0_0_synth_1 pynq_design_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.srcs/sources_1/bd/pynq_design/pynq_design.bd] -directory C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files/sim_scripts -ip_user_files_dir C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files -ipstatic_source_dir C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/modelsim} {questa=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/questa} {riviera=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/riviera} {activehdl=C:/MyFiles/PYNQ_Ball_and_Plate_Sysyem/vivado_proj/ZYNQ/ball.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
