
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-433C5TG

Implementation : synthesis

# Written on Sun Sep 15 18:54:25 2019

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                    Ending                                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            |     10.000           |     No paths         |     10.000           |     No paths                         
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            System                                                      |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            MainClockCCC_MainClockCCC_0_FCCC|GL0_net_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock            |     10.000           |     No paths         |     5.000            |     5.000                            
===================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:CLK0_PAD
p:DEVRST_N_0
p:LED1_GREEN
p:LED1_RED
p:LED2_GREEN
p:LED2_RED
p:TCK
p:TDI
p:TDO
p:TMS
p:TRSTB
p:io_uart_rxd
p:io_uart_txd


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
