Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May  9 20:00:04 2024
| Host         : DESKTOP-T6T718M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bs_distane_leds_wrapper_timing_summary_routed.rpt -pb bs_distane_leds_wrapper_timing_summary_routed.pb -rpx bs_distane_leds_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bs_distane_leds_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       21          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: echo (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.614        0.000                      0                   86        0.262        0.000                      0                   86        3.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.648        0.000                      0                   65        0.262        0.000                      0                   65        3.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.614        0.000                      0                   21        0.836        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.199%)  route 2.238ns (60.801%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[16]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y92        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[16]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.199%)  route 2.238ns (60.801%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[17]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y92        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[17]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.199%)  route 2.238ns (60.801%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[18]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y92        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[18]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.199%)  route 2.238ns (60.801%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[19]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y92        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.197%)  route 2.238ns (60.803%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.686    13.450    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[20]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y93        FDRE (Setup_fdre_C_R)       -0.611    13.267    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[20]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.443ns (39.197%)  route 2.238ns (60.803%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.962     9.618    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.686    13.450    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X110Y93        FDRE (Setup_fdre_C_R)       -0.611    13.267    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.443ns (40.771%)  route 2.096ns (59.229%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.820     9.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y91        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.443ns (40.771%)  route 2.096ns (59.229%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.820     9.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y91        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.443ns (40.771%)  route 2.096ns (59.229%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.820     9.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[14]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y91        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[14]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.790    

Slack (MET) :             3.790ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.443ns (40.771%)  route 2.096ns (59.229%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y90        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/Q
                         net (fo=5, routed)           1.276     7.669    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]
    SLICE_X110Y86        LUT2 (Prop_lut2_I0_O)        0.124     7.793 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.793    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_i_6_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.343 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.343    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__0_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.656 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_carry__1/O[3]
                         net (fo=22, routed)          0.820     9.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clear
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.685    13.449    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[15]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X110Y91        FDRE (Setup_fdre_C_R)       -0.611    13.266    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[15]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/Q
                         net (fo=2, routed)           0.118     1.980    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[11]
    SLICE_X107Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.088 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.088    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]_i_1__0_n_4
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y93        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/Q
                         net (fo=2, routed)           0.120     1.982    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[15]
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.090    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]_i_1__0_n_4
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y94        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/Q
                         net (fo=2, routed)           0.120     1.982    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[19]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.090    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]_i_1__0_n_4
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/Q
                         net (fo=2, routed)           0.120     1.982    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[3]
    SLICE_X107Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.090    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]_i_1__0_n_4
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X107Y91        FDCE (Hold_fdce_C_D)         0.105     1.825    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/Q
                         net (fo=2, routed)           0.120     1.982    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[7]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.090 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.090    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]_i_1__0_n_4
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.105     1.825    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/Q
                         net (fo=2, routed)           0.117     1.979    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[12]
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.094 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.094    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]_i_1__0_n_7
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y94        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/Q
                         net (fo=2, routed)           0.117     1.979    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[20]
    SLICE_X107Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.094 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.094    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]_i_1__0_n_7
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y96        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/Q
                         net (fo=2, routed)           0.117     1.979    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[8]
    SLICE_X107Y93        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.094 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.094    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]_i_1__0_n_7
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y93        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/Q
                         net (fo=2, routed)           0.117     1.980    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[16]
    SLICE_X107Y95        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.095 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.095    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]_i_1__0_n_7
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
                         clock pessimism             -0.526     1.721    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.105     1.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/Q
                         net (fo=2, routed)           0.117     1.979    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/D[4]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.094 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.094    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]_i_1__0_n_7
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
                         clock pessimism             -0.526     1.720    
    SLICE_X107Y92        FDCE (Hold_fdce_C_D)         0.105     1.825    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y88   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y92   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y91   bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.472ns (39.873%)  route 2.220ns (60.127%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.260     9.627    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y96        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y96        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.472ns (41.467%)  route 2.078ns (58.533%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.118     9.485    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y95        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.472ns (41.467%)  route 2.078ns (58.533%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.118     9.485    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y95        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.472ns (41.467%)  route 2.078ns (58.533%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.118     9.485    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y95        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.472ns (41.467%)  route 2.078ns (58.533%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.118     9.485    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y95        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.472ns (43.318%)  route 1.926ns (56.682%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.966     9.334    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y94        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y94        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.472ns (43.318%)  route 1.926ns (56.682%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.966     9.334    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y94        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y94        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.472ns (43.318%)  route 1.926ns (56.682%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.966     9.334    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y94        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y94        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.472ns (43.318%)  route 1.926ns (56.682%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.966     9.334    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y94        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y94        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.472ns (43.450%)  route 1.916ns (56.550%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.956     9.323    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y93        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_in (IN)
                         net (fo=0)                   0.000     8.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683    13.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y93        FDCE (Recov_fdce_C_CLR)     -0.594    13.241    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  3.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.267ns (37.425%)  route 0.446ns (62.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.254     2.436    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y91        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y91        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.267ns (37.425%)  route 0.446ns (62.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.254     2.436    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y91        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y91        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.267ns (37.425%)  route 0.446ns (62.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.254     2.436    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y91        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y91        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.267ns (37.425%)  route 0.446ns (62.575%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.254     2.436    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y91        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y91        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.267ns (33.836%)  route 0.522ns (66.164%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.330     2.511    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y92        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y92        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.267ns (33.836%)  route 0.522ns (66.164%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.330     2.511    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y92        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y92        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.267ns (33.836%)  route 0.522ns (66.164%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.330     2.511    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y92        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y92        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.267ns (33.836%)  route 0.522ns (66.164%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.330     2.511    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y92        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.904     2.246    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
                         clock pessimism             -0.490     1.756    
    SLICE_X107Y92        FDCE (Remov_fdce_C_CLR)     -0.157     1.599    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.267ns (31.598%)  route 0.578ns (68.402%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.386     2.567    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y93        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X107Y93        FDCE (Remov_fdce_C_CLR)     -0.157     1.600    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.267ns (31.598%)  route 0.578ns (68.402%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.636     1.722    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]/Q
                         net (fo=4, routed)           0.192     2.056    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[21]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.045     2.101 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7/O
                         net (fo=1, routed)           0.000     2.101    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_1__7_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.182 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          0.386     2.567    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/CO[0]
    SLICE_X107Y93        FDCE                                         f  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
                         clock pessimism             -0.490     1.757    
    SLICE_X107Y93        FDCE (Remov_fdce_C_CLR)     -0.157     1.600    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.967    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.774ns  (logic 5.202ns (53.224%)  route 4.572ns (46.776%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y93        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[9]/C
    SLICE_X108Y93        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[9]/Q
                         net (fo=11, routed)          1.350     1.874    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[9]
    SLICE_X108Y90        LUT2 (Prop_lut2_I0_O)        0.124     1.998 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     1.998    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_3__7_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.374 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.374    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__0/i__carry_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.491 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.491    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__0/i__carry__0_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.648 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__0/i__carry__1/CO[1]
                         net (fo=2, routed)           1.168     3.815    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp1_in
    SLICE_X108Y97        LUT5 (Prop_lut5_I2_O)        0.332     4.147 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[2]_INST_0/O
                         net (fo=1, routed)           2.055     6.202    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     9.774 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.774    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 5.236ns (53.574%)  route 4.537ns (46.426%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT2=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[18]/C
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.524     0.524 f  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[18]/Q
                         net (fo=11, routed)          1.463     1.987    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[18]
    SLICE_X109Y91        LUT2 (Prop_lut2_I0_O)        0.124     2.111 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     2.111    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry__1_i_3__1_n_0
    SLICE_X109Y91        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.681 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__1/i__carry__1/CO[2]
                         net (fo=3, routed)           1.026     3.706    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp3_in
    SLICE_X108Y97        LUT3 (Prop_lut3_I0_O)        0.313     4.019 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.161     4.180    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[3]_INST_0_i_1_n_0
    SLICE_X108Y97        LUT5 (Prop_lut5_I0_O)        0.124     4.304 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[3]_INST_0/O
                         net (fo=1, routed)           1.888     6.192    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     9.773 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.773    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 5.640ns (58.153%)  route 4.059ns (41.847%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/C
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/Q
                         net (fo=10, routed)          0.836     1.360    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[2]
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.124     1.484 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.484    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_5__0_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.034 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.034    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.148 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.148    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.376 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__1/CO[2]
                         net (fo=4, routed)           1.119     3.495    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp
    SLICE_X108Y97        LUT3 (Prop_lut3_I0_O)        0.339     3.834 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[1]_INST_0/O
                         net (fo=1, routed)           2.104     5.938    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.761     9.699 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.699    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.459ns  (logic 5.633ns (59.552%)  route 3.826ns (40.448%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/C
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.524     0.524 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/Q
                         net (fo=10, routed)          0.836     1.360    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[2]
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.124     1.484 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.484    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_5__0_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.034 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.034    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.148 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.148    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.376 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__1/CO[2]
                         net (fo=4, routed)           0.927     3.302    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.339     3.641 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[0]_INST_0/O
                         net (fo=1, routed)           2.063     5.705    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.754     9.459 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.459    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.665ns (63.784%)  route 0.946ns (36.216%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/C
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/Q
                         net (fo=10, routed)          0.241     0.387    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[20]
    SLICE_X110Y96        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.112     0.499 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_carry__1/CO[0]
                         net (fo=1, routed)           0.282     0.781    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp__8
    SLICE_X108Y97        LUT5 (Prop_lut5_I1_O)        0.126     0.907 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[3]_INST_0/O
                         net (fo=1, routed)           0.422     1.330    leds_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.611 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.611    leds[3]
    M14                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.721ns (65.557%)  route 0.904ns (34.443%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y95        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[19]/C
    SLICE_X108Y95        FDRE (Prop_fdre_C_Q)         0.167     0.167 f  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[19]/Q
                         net (fo=12, routed)          0.227     0.394    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[19]
    SLICE_X109Y97        LUT2 (Prop_lut2_I1_O)        0.049     0.443 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     0.443    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry__1_i_1__2_n_0
    SLICE_X109Y97        CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     0.565 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.182     0.747    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp0_in
    SLICE_X108Y97        LUT5 (Prop_lut5_I3_O)        0.110     0.857 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[2]_INST_0/O
                         net (fo=1, routed)           0.495     1.352    leds_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.625 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.625    leds[2]
    N16                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.710ns (63.139%)  route 0.998ns (36.861%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/C
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/Q
                         net (fo=10, routed)          0.194     0.340    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[20]
    SLICE_X108Y95        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.125     0.465 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp_inferred__1/i__carry__1/CO[1]
                         net (fo=3, routed)           0.303     0.767    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/gtOp4_in
    SLICE_X108Y97        LUT3 (Prop_lut3_I1_O)        0.115     0.882 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[1]_INST_0/O
                         net (fo=1, routed)           0.502     1.384    leds_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.324     2.708 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.708    leds[1]
    P14                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.826ns (65.389%)  route 0.966ns (34.611%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE                         0.000     0.000 r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[5]/C
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.146     0.146 f  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[5]/Q
                         net (fo=12, routed)          0.140     0.286    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/Q[5]
    SLICE_X111Y91        LUT2 (Prop_lut2_I1_O)        0.045     0.331 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     0.331    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/i__carry_i_4__3_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.446 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.446    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.485 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.485    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     0.550 f  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp_inferred__2/i__carry__1/CO[2]
                         net (fo=4, routed)           0.329     0.879    bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/ltOp
    SLICE_X108Y97        LUT1 (Prop_lut1_I0_O)        0.112     0.991 r  bs_distane_leds_i/HCRS04_0/U0/Inst_distance_calculation/leds[0]_INST_0/O
                         net (fo=1, routed)           0.497     1.488    leds_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.304     2.792 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.792    leds[0]
    R14                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trigger
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 5.244ns (65.286%)  route 2.789ns (34.714%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/clk
    SLICE_X110Y88        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 f  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]/Q
                         net (fo=4, routed)           0.960     7.352    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/tick_reg[2]
    SLICE_X111Y87        LUT2 (Prop_lut2_I0_O)        0.124     7.476 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.476    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/i__carry_i_6__2_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.026 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.026    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry_n_0
    SLICE_X111Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.140 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.140    bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__0_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.368 r  bs_distane_leds_i/HCRS04_0/U0/Inst_TriggerGen/ltOp_inferred__0/i__carry__1/CO[2]
                         net (fo=22, routed)          1.828    10.196    trigger_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.772    13.969 r  trigger_OBUF_inst/O
                         net (fo=0)                   0.000    13.969    trigger
    T14                                                               r  trigger (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.291ns  (logic 0.456ns (35.313%)  route 0.835ns (64.687%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[9]/Q
                         net (fo=2, routed)           0.835     7.228    bs_distane_leds_i/HCRS04_0/U0/tick_reg[9]
    SLICE_X108Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.277ns  (logic 0.456ns (35.720%)  route 0.821ns (64.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/Q
                         net (fo=2, routed)           0.821     7.212    bs_distane_leds_i/HCRS04_0/U0/tick_reg[2]
    SLICE_X108Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.456ns (35.989%)  route 0.811ns (64.011%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/Q
                         net (fo=2, routed)           0.811     7.204    bs_distane_leds_i/HCRS04_0/U0/tick_reg[14]
    SLICE_X109Y94        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.259ns  (logic 0.456ns (36.210%)  route 0.803ns (63.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/Q
                         net (fo=2, routed)           0.803     7.196    bs_distane_leds_i/HCRS04_0/U0/tick_reg[15]
    SLICE_X109Y94        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.258ns  (logic 0.456ns (36.239%)  route 0.802ns (63.761%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/Q
                         net (fo=2, routed)           0.802     7.195    bs_distane_leds_i/HCRS04_0/U0/tick_reg[20]
    SLICE_X109Y96        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.067ns  (logic 0.456ns (42.724%)  route 0.611ns (57.276%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/Q
                         net (fo=2, routed)           0.611     7.004    bs_distane_leds_i/HCRS04_0/U0/tick_reg[19]
    SLICE_X108Y95        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.456ns (43.302%)  route 0.597ns (56.698%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.863     5.937    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.456     6.393 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/Q
                         net (fo=2, routed)           0.597     6.990    bs_distane_leds_i/HCRS04_0/U0/tick_reg[10]
    SLICE_X108Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.456ns (43.293%)  route 0.597ns (56.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/Q
                         net (fo=2, routed)           0.597     6.989    bs_distane_leds_i/HCRS04_0/U0/tick_reg[0]
    SLICE_X108Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.020ns  (logic 0.456ns (44.687%)  route 0.564ns (55.313%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.862     5.936    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDCE (Prop_fdce_C_Q)         0.456     6.392 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/Q
                         net (fo=2, routed)           0.564     6.956    bs_distane_leds_i/HCRS04_0/U0/tick_reg[7]
    SLICE_X109Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.117%)  route 0.146ns (50.883%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/Q
                         net (fo=2, routed)           0.146     2.008    bs_distane_leds_i/HCRS04_0/U0/tick_reg[18]
    SLICE_X108Y95        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.737%)  route 0.148ns (51.263%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/Q
                         net (fo=2, routed)           0.148     2.010    bs_distane_leds_i/HCRS04_0/U0/tick_reg[17]
    SLICE_X108Y95        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/Q
                         net (fo=2, routed)           0.165     2.026    bs_distane_leds_i/HCRS04_0/U0/tick_reg[1]
    SLICE_X108Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/Q
                         net (fo=2, routed)           0.165     2.026    bs_distane_leds_i/HCRS04_0/U0/tick_reg[4]
    SLICE_X109Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.774%)  route 0.167ns (54.226%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/Q
                         net (fo=2, routed)           0.167     2.028    bs_distane_leds_i/HCRS04_0/U0/tick_reg[6]
    SLICE_X109Y92        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.791%)  route 0.167ns (54.209%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/Q
                         net (fo=2, routed)           0.167     2.029    bs_distane_leds_i/HCRS04_0/U0/tick_reg[11]
    SLICE_X108Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.739%)  route 0.167ns (54.261%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/Q
                         net (fo=2, routed)           0.167     2.029    bs_distane_leds_i/HCRS04_0/U0/tick_reg[16]
    SLICE_X108Y95        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.634     1.720    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDCE (Prop_fdce_C_Q)         0.141     1.861 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/Q
                         net (fo=2, routed)           0.168     2.029    bs_distane_leds_i/HCRS04_0/U0/tick_reg[3]
    SLICE_X108Y91        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[8]/Q
                         net (fo=2, routed)           0.169     2.031    bs_distane_leds_i/HCRS04_0/U0/tick_reg[8]
    SLICE_X108Y93        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.704%)  route 0.174ns (55.296%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.635     1.721    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y94        FDCE (Prop_fdce_C_Q)         0.141     1.862 r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/Q
                         net (fo=2, routed)           0.174     2.037    bs_distane_leds_i/HCRS04_0/U0/tick_reg[12]
    SLICE_X109Y94        FDRE                                         r  bs_distane_leds_i/HCRS04_0/U0/echo_count_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.571ns (49.805%)  route 1.583ns (50.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.583     3.154    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[0]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.571ns (49.805%)  route 1.583ns (50.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.583     3.154    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[1]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.571ns (49.805%)  route 1.583ns (50.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.583     3.154    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[2]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.571ns (49.805%)  route 1.583ns (50.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.583     3.154    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y91        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[3]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.571ns (52.116%)  route 1.443ns (47.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.443     3.014    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[4]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.571ns (52.116%)  route 1.443ns (47.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.443     3.014    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[5]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.571ns (52.116%)  route 1.443ns (47.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.443     3.014    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[6]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.571ns (52.116%)  route 1.443ns (47.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.443     3.014    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.682     5.446    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y92        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[7]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.571ns (54.841%)  route 1.293ns (45.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.293     2.864    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683     5.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 1.571ns (54.841%)  route 1.293ns (45.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  echo_IBUF_inst/O
                         net (fo=42, routed)          1.293     2.864    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.683     5.447    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.338ns (44.338%)  route 0.424ns (55.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.424     0.762    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[16]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.338ns (44.338%)  route 0.424ns (55.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.424     0.762    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[17]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.338ns (44.338%)  route 0.424ns (55.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.424     0.762    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[18]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.338ns (44.338%)  route 0.424ns (55.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.424     0.762    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y95        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[19]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.338ns (40.863%)  route 0.489ns (59.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.489     0.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[12]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.338ns (40.863%)  route 0.489ns (59.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.489     0.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[13]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.338ns (40.863%)  route 0.489ns (59.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.489     0.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[14]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.338ns (40.863%)  route 0.489ns (59.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.489     0.826    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y94        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[15]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.338ns (38.996%)  route 0.528ns (61.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.528     0.866    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y96        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[20]/C

Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.338ns (37.979%)  route 0.551ns (62.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    U12                  IBUF (Prop_ibuf_I_O)         0.338     0.338 r  echo_IBUF_inst/O
                         net (fo=42, routed)          0.551     0.889    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/echo
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.905     2.247    bs_distane_leds_i/HCRS04_0/U0/Inst_counter/clk
    SLICE_X107Y93        FDCE                                         r  bs_distane_leds_i/HCRS04_0/U0/Inst_counter/tick_reg[10]/C





