Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  2 23:12:29 2023
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fault_tolerant_control_sets_placed.rpt
| Design       : fault_tolerant
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   525 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    75 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             209 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1224 |          297 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[2] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[0] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[5] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[8] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[3] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[1] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[6] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[7] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_1/b_s[4] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[2] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[5] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[6] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[1] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[4] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[3] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[8] |                  |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[0] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[7] |                  |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[3] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[5] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[3].modules/fir_filter_0/b_s[6] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[8] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[0] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[2] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[3] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[4] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[7] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_0/b_s[1] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[4] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[0] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[1] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[2] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[3] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[7] |                  |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[5] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[6] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_0/b_s[8] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[6] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[0] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[7] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[1] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[8] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[5] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[4] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[3] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[0].modules/fir_filter_1/b_s[2] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[0] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[1] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[8] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[5] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[3] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[2] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[7] |                  |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[4] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[1].modules/fir_filter_1/b_s[6] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[7] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[5] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[6] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[3] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[0] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[4] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[1] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[2] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_0/b_s[8] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | axi_tvalid_i_IBUF                         | rst_i_IBUF       |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | axi_tdata_o0                              | rst_i_IBUF       |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[1] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[8] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[5] |                  |                3 |             17 |         5.67 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[0] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[2] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[7] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[6] |                  |                4 |             17 |         4.25 |
|  clk_i_IBUF_BUFG | module_gen[2].modules/fir_filter_1/b_s[4] |                  |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG |                                           |                  |               72 |            209 |         2.90 |
+------------------+-------------------------------------------+------------------+------------------+----------------+--------------+


