# 2025-02

## 2025-02-14

### Micropython pyBoard DAC use DMA

```py
import math
from array import array
from pyb import DAC

# create a buffer containing a sine-wave, using half-word samples
buf = array('H', 2048 + int(2047 * math.sin(2 * math.pi * i / 128)) for i in range(128))

# output the sine-wave at 400Hz
dac = DAC(1, bits=12)
dac.write_timed(buf, 400 * len(buf), mode=DAC.CIRCULAR)
```

### Any-Maze

[![any-maze](../images/2025/Screenshot%20from%202025-02-14%2016-00-30.png) any-maze](https://www.any-maze.com/)

### FPGA and USB3

![FPGA and USB3](../diagrams/2025/FT601andFPGA.png)

### FT602 for UVC

[FT602](https://www.ftdichip.cn/Products/ICs/FT602.html)

    FT602是SuperSpeed USB（USB 3.1 Gen 1）到FIFO接口的USB视频类（UVC）桥接芯片，支持来自高分辨率摄像机设备的视频内容流。可以获得显着提高的视频质量，并且以60帧速率运行。

    通过标准的支持UVC的硬件和常用的媒体播放器平台（如VLC Player）查看捕获的图像数据时，可以使改进的性能受益匪浅。这样可以确保更大的便利性 - 以最少的投资来升级现有的系统，或从零开始设计和部署新的系统。 不需要定制驱动程序，从而允许简单的即插即用实现。

    FT602系列补充了FTDI芯片现有的 FT60x 系列 结合FT600和FT601 芯片，为开发工程师提供业界最全面的USB 3.0产品组合。 这些设备能够提供USB 3.0 超高速(5Gbps)和USB 2.0高速（480Mbps）接口。 它们各自包含用于数据流的32位并行FIFO接口和用于控制路径配置的UART接口。 采用76引脚QFN封装，工作温度范围为-40°C至85°C。

### Embedded scripting language and engine for Rust

[Rhai:Embedded scripting language and engine for Rust](https://rhai.rs/)

### Generates Makefiles for FPGA EDA

[Generates Makefiles for FPGA EDA](https://github.com/cambridgehackers/fpgamake)

---

## 2025-02-13

### How to Evaluate FPGA

| Property | Value    |
|:---------|:---------|
| CLB      |          |
| BRAM     |          |
| DDR      |          |
| PCIE     |          |
| IO Speed |          |
| SDRAM    |          |
| Flash    |          |
| Voltage  |          |

---

## 2025-02-12

### Git for Hardware Projects

[Git for Hardware Projects](https://medium.com/@tiago.gala/git-for-hardware-projects-a-case-for-revision-control-9dcf0005bf42)

### How to draw schematics

[How to draw schematics](https://medium.com/@tiago.gala/the-art-of-drawing-good-schematics-be3e7e59eb40)

#### Here are the rules I use when creating the block diagram

    Start with big functional blocks
    Link blocks with lines or arrows (arrows should represent data or power conversion flow)
    Add labels to connecting lines for protocol names/voltage domains
    Break down the big functional blocks into smaller blocks representing smaller circuits (a voltage regulator, load-switch, CAN transceiver, etc.)
    Add labels with maximum expected power for each block

#### Here’s a set of rules I use when designing schematics

    Use the default grid and never deviate from it. This will make aligning symbols easier and avoid weird shapes on connecting wires.
    Positive power symbols always point up, ground always points down
    Never join two components by placing the attachment points on top of each other — always use a connection wire to join the components (if by chance something is off-grid, this will allow you to catch it)
    Ensure labels connected to an IC are aligned vertically
    Label text should be placed on top of a wire (avoid hanging labels)
    Try to align power symbols horizontally
    If you create or import symbols, make sure the symbol style is consistent with the rest library
    Avoid crossing wires in weird places
    Make sure every circuit is displayed in the way it is usually displayed in text-book examples (unless that hurts readability):
    Voltage dividers: resistors should be vertically aligned
    Transistors should be designed emitter facing down
    Ensure proper spacing between components in a way that text labels are readable and don’t overlap with neighboring components
    Where possible, ensure your components and circuit blocks are aligned
    Keep your wires at least 2 grid spacing long — keep this rule from pin to pin and from pin to wire crossings (break this rule only if this hurts readability)
    Avoid 4-wire junctions as these can easily lead to errors and don’t improve readability
    Be consistent — make sure you always write things the same way. Are all your labels upper-case? How do you write capacitor values? 100nF, 100N, 0.1u? — choose a style and stick to it.

### Chrome App Mode

    chromeでアプリモード
    chromeでつぎのようにすると単独のアプリモードで起動できる。
    $ /opt/google/chrome/chrome -app=http://keep.google.com/
    $ chrome -app=http://hoge.com/
    これはこれで良いのかも…

### System D 2025

[System D 2025](../subtitles/SystemD_2025.md)

---

## 2025-02-11

### System C 2025

[System C 2025](../subtitles/SystemC_2025.md)

### Efinix FPGA with HyperRAM and SPI Flash

| FPGA        |  HyperRAM     |  CLB          | Board           |
|-------------|:-------------:|:-------------:|:---------------:|
| Ti60F100    |  256Mb        |  62016        | Titanium Ti60 F225 Development Kit |

[Efinix: Ti60F100](https://www.efinixinc.com/promo/ti/titanium-ti60f100-ready-for-vision.php)

[Efinix Titanium Product](https://www.efinixinc.com/products-titanium.html)

![](../images/2025/Screenshot%20from%202025-02-11%2010-41-29.png)

![](../images/2025/Screenshot%20from%202025-02-11%2010-39-22.png)

### GoWin FPGA with SDRAM or Flash

| FPGA        |  SDRAM        |  CLB          | Board           |
|-------------|:-------------:|:-------------:|:---------------:|
| GW5AR       |  64Mb         |  23040        |                 |
| GW1NR       |  64Mb~128Mb   |  8,640        | Tang Nano 9K/4K |
| GW2AR       |  64Mb~128Mb   |  20736        | Tang Nano 20K   |

---

## 2025-02-10

[![Liberux](../images/2025/Screenshot%20from%202025-02-10%2010-22-48.png) Liberux Linux Phone](https://liberux.net/)

[Xilinx FPGA Compare](../subtitles/Artix7vsKintex.md)

### NNStreammer

[![NNStreammer](../images/2025/Screenshot%20from%202025-02-10%2010-11-59.png) NNStreammer](https://nnstreamer.ai/)

---

## 2025-02-08

### UScope Linux Debugger

[![UScope](../images/2025/Screenshot%20from%202025-02-08%2010-38-09.png){: style="height:450px"}  
 UScope: A New Linux Debugger And Not A GDB Shell, Apparently](https://hackaday.com/2025/02/07/uscope-a-new-linux-debugger-and-not-a-gdb-shell-apparently/)

---

## 2025-02-07

### FPGA SDCard and XDMA

[FPGA as SD Card](https://github.com/WangXuan95/FPGA-SDfake)

[XDMA](https://github.com/WangXuan95/Xilinx-FPGA-PCIe-XDMA-Tutorial)

### Wireless Headstage

[Wireless Headstage](../subtitles/wireless_hs.md)

---

## 2025-02-06

### Syntalos

![Syntalos](../images/2025/Screenshot%20from%202025-02-06%2016-59-16.png)

[Syntalos Github](https://github.com/syntalos/syntalos)

[Syntalos: a software for precise
synchronization of simultaneous multi-
modal data acquisition and closed-loop
interventions](../papers/2025/s41467-025-56081-9.pdf)

[Supplementary Information](../papers/2025/41467_2025_56081_MOESM1_ESM.pdf)

![](../images/2025/Screenshot%20from%202025-02-06%2017-06-03.png)

![](../images/2025/Screenshot%20from%202025-02-06%2017-34-56.png)

### YOWASP and Amaranth

![YOWASP](../images/2025/Screenshot%20from%202025-02-06%2015-51-43.png)

[Unofficial WebAssembly-based packages for Yosys, nextpnr, and more](https://yowasp.org/)

---

### OpenMV 2025-02-06

[OMV is the core lib](https://github.com/openmv/openmv/tree/master/src/omv)

<!---
### XDAQ Connect Pipe

![](../diagrams/2025/xdaq_connect.png)

--->

### Brain in the Loop

"cerebral organoids,” small artificial brain tissues, created using iPS cells

[Brain Processing Unit ](https://www.creativeapplications.net/robotics/brain-processing-unit-artificial-brain-tissue-apis/)

### Low bit LLM on Edge

[Low bit LLM on Edge](https://www.microsoft.com/en-us/research/blog/advances-to-low-bit-quantization-enable-llms-on-edge-devices/)

### Why Animal Sleep

[Why Animal Sleep](https://hackaday.com/2025/02/05/investigating-why-animals-sleep-from-memory-sorting-to-waste-disposal/)

---

## 2025-02-05

### OpenMV 2025-02-05

[OpenMV RT](https://openmv.io/products/openmv-cam-rt)

1. The RT1062 ARM Cortex M7 processor running at 600 MHz 
with 32MBs SDRAM + 1MB of SRAM and 16 MB of program/storage flash. 
All I/O pins output 3.3V and are 3.3V tolerant. 
The processor has the following I/O interfaces:
2. A high speed USB-C (480Mbs) interface to your computer. 
Your OpenMV Cam will appear as a Virtual COM Port 
and a USB Flash Drive when plugged in.
1.5A current limited. With EMI Filtering and TVS protection.
3. A μSD Card socket capable of 25MB/s reads/writes 
which allows your OpenMV Cam to take pictures and 
easily pull machine vision assets off of the μSD card.
With EMI Filtering and TVS protection.
4. A SPI bus that can run up to 60Mb/s 
allowing you to easily stream image data off the system to 
either the LCD Shield or another microcontroller.

### Google Rust Course

[Google Comprehensive Rust Course](https://google.github.io/comprehensive-rust/)

### TSMC Revenu

![TSMC 2024-03 Revenu ](../images/2025/Screenshot%20from%202025-02-05%2010-49-51.png)

---

## 2025-02-04

### System B 2025

[SystemB_2025.md](../subtitles/SystemB_2025.md)

### Reasons not to refactor

[Reasons not to refactor URL](https://thoughtbot.com/blog/reasons-not-to-refactor)

### The Philosophy of Architecture

[The Philosophy of Architecture - Barry O'Reilly - NDC Oslo 2024](https://www.youtube.com/watch?v=H8ZOp8ayluU&t=12s)

![](../images/2025/Screenshot%20from%202025-02-04%2014-47-20.png)

![](../images/2025/Screenshot%20from%202025-02-04%2014-54-58.png)

### Type-C

![](../images/2025/components_adafruit_USB_C_graphic_outlines.png)

### PICO PIO 02-04

[A Practical Look at PIO on the Raspberry Pi Pico URL](https://blues.com/blog/raspberry-pi-pico-pio/)

[Introduction to the PIO (Programmable Input Output) of the RP2040](https://tutoduino.fr/en/pio-rp2040-en/)

### Chip Alliance

![](../images/2025/Screenshot%20from%202025-02-04%2016-58-19.png)

[Chip Alliance](https://www.chipsalliance.org/)

    Chisel HDL
    F4FPGA

### John Maynard Keynes

[Masters Of Money | Part 1 | John Maynard Keynes](https://www.youtube.com/watch?v=CkHooEp3vRE)

---

## 2025-02-03

### PICO PIO 02-03

[Raspberry Pi Pico PIO Video](https://www.youtube.com/playlist?list=PLiRALtgGsxmZs_LXGkh09Zr2NUmk_mtEI)

[programmable-io-programming @ circuitcellar URL](https://circuitcellar.com/research-design-hub/basics-of-design/programmable-io-programming/)

### Xilinx 7 Series Family Compare

[Xilinx 7 Series Family URL](https://www.vctelec.com/Showblogs_3878.html)

[7-series-product-selection-guide PDF](../papers/2025/7-series-product-selection-guide.pdf)

### Sipeed FPGA Console use Gowin

[sipeed console URL](https://www.hackster.io/news/sipeed-takes-on-the-mighty-mister-with-its-tang-console-fpga-development-board-112a417b3ec6)

![](../images/2025/Screenshot%20from%202025-02-03%2016-28-47.png)

![](../images/2025/Screenshot%20from%202025-02-03%2016-29-34.png)
