Saved contents of this file to system_log.13.1 during revup to EDK 13.2.

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Sep 07 16:54:17 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/INF3610-Charge/A11/Laboratoire1/etudiant/code/ucII-platform/system.mhs
...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs
   line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
91 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_timer_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
26 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
35 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
45 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 -
F:\INF3610-Charge\A11\Laboratoire1\etudiant\code\ucII-platform\system.mhs line
58 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:02:22 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Sep 07 17:04:22 2011
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse Z:/code/ucII-platform/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\code\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 - Z:\code\ucII-platform\system.mhs line 91
- elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 - Z:\code\ucII-platform\system.mhs line 98
- elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\code\ucII-platform\system.mhs line 155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_timer_0 - Z:\code\ucII-platform\system.mhs line 26 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - Z:\code\ucII-platform\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - Z:\code\ucII-platform\system.mhs line 45 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 - Z:\code\ucII-platform\system.mhs line 58 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - Z:\code\ucII-platform\system.mhs line 72 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - Z:\code\ucII-platform\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_1 - Z:\code\ucII-platform\system.mhs line 91 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_0 - Z:\code\ucII-platform\system.mhs line 98 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_1 - Z:\code\ucII-platform\system.mhs line 105 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_0 - Z:\code\ucII-platform\system.mhs line 114 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - Z:\code\ucII-platform\system.mhs line 123 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_1 - Z:\code\ucII-platform\system.mhs line 130 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_0 - Z:\code\ucII-platform\system.mhs line 139 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - Z:\code\ucII-platform\system.mhs line 148 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - Z:\code\ucII-platform\system.mhs line 155 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 - Z:\code\ucII-platform\system.mhs line 170 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - Z:\code\ucII-platform\system.mhs line 184 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - Z:\code\ucII-platform\system.mhs line 197 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - Z:\code\ucII-platform\system.mhs
line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"Z:/code/ucII-platform/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
Z:\code\ucII-platform\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"Z:/code/ucII-platform/implementation/microblaze_0_wrapper/microblaze_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - Z:\code\ucII-platform\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"Z:/code/ucII-platform/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - Z:\code\ucII-platform\system.mhs line 148 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"Z:/code/ucII-platform/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\code\ucII-platform\system.mhs line 155 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"Z:/code/ucII-platform/implementation/clock_generator_0_wrapper/clock_generator_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 502.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory Z:/code/ucII-platform/implementation 

Using Flow File: Z:/code/ucII-platform/implementation/fpga.flw 
Using Option File(s): 
 Z:/code/ucII-platform/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"Z:/code/ucII-platform/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
Z:/code/ucII-platform/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "Z:/code/ucII-platform/implementation/system.ngc" ...
Loading design module
"Z:/code/ucII-platform/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/mdm_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/mb_plb_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/lmb_bram_1_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/lmb_bram_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/ilmb_cntlr_0_wrapper.ngc"...
Loading design module "Z:/code/ucII-platform/implementation/ilmb_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/dlmb_cntlr_0_wrapper.ngc"...
Loading design module "Z:/code/ucII-platform/implementation/dlmb_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"Z:/code/ucII-platform/implementation/dip_switches_8bit_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  21 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd1e0240) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bd1e0240) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7a4983ce) REAL time: 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7a4983ce) REAL time: 24 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7a4983ce) REAL time: 33 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7a4983ce) REAL time: 34 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:4bb60599) REAL time: 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4bb60599) REAL time: 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4bb60599) REAL time: 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4bb60599) REAL time: 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4bb60599) REAL time: 34 secs 

Phase 12.8  Global Placement
..............................................................
......................
...............................................................................................................................................
..............................
..............................
................
Phase 12.8  Global Placement (Checksum:c11b62c) REAL time: 46 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c11b62c) REAL time: 46 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c11b62c) REAL time: 46 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b1145338) REAL time: 1 mins 50 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b1145338) REAL time: 1 mins 50 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b1145338) REAL time: 1 mins 50 secs 

Total REAL time to Placer completion: 1 mins 51 secs 
Total CPU  time to Placer completion: 1 mins 45 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  194
Slice Logic Utilization:
  Number of Slice Registers:                 2,227 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      2,469 out of  28,800    8
    Number used as logic:                    2,319 out of  28,800    8
      Number using O6 output only:           2,144
      Number using O5 output only:              48
      Number using O5 and O6:                  127
    Number used as Memory:                     144 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            80
        Number using O6 output only:            79
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        57
    Number using O6 output only:                52
    Number using O5 output only:                 3
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,306 out of   7,200   18
  Number of LUT Flip Flop pairs used:        3,439
    Number with an unused Flip Flop:         1,212 out of   3,439   35
    Number with an unused LUT:                 970 out of   3,439   28
    Number of fully used LUT-FF pairs:       1,257 out of   3,439   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             485 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              48
    Total Memory used (KB):                  1,728 out of   2,160   80
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.71

Peak Memory Usage:  585 MB
Total REAL time to MAP completion:  1 mins 54 secs 
Total CPU time to MAP completion:   1 mins 48 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    48 out of 60     80
   Number of Slices                       1306 out of 7200   18
   Number of Slice Registers              2227 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   2469 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3439 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20760 unrouted;      REAL time: 12 secs 

Phase  2  : 17188 unrouted;      REAL time: 12 secs 

Phase  3  : 5353 unrouted;      REAL time: 17 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 26 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1140 |  0.421     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   73 |  0.251     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.050     |  2.923      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.820      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.050ns|     9.950ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.328ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|       731965|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.950ns|          N/A|            0|            0|       731965|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 31 secs 

Peak Memory Usage:  500 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2011-06-20, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 731965 paths, 0 nets, and 17409 connections

Design statistics:
   Minimum period:   9.950ns (Maximum frequency: 100.503MHz)


Analysis completed Wed Sep 07 17:18:21 2011
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Wed Sep 07 17:18:28 2011

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:19:16 2011
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xup.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   29.21 C, Min. Reading:   28.23 C, Max.
Reading:   30.20 C
1: VCCINT Supply: Current Reading:   0.979 V, Min. Reading:   0.979 V, Max.
Reading:   0.981 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:19:46 2011
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\code\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:19:55 2011
 xsdk.exe -hwspec Z:\code\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:26:19 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xup.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Erreur 1
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:26:39 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_xup.sys found.
 Driver version: src=1027, dest=1027.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Erreur 1
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:27:50 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 60 mA.
Type = 0x0004.
DeviceDetach: received detach for device handle 0x4f10080
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Erreur 1
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:31:53 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   30.20 C, Min. Reading:   29.21 C, Max.
Reading:   30.69 C
1: VCCINT Supply: Current Reading:   0.979 V, Min. Reading:   0.976 V, Max.
Reading:   0.981 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:33:53 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   31.67 C, Min. Reading:   30.20 C, Max.
Reading:   31.67 C
1: VCCINT Supply: Current Reading:   0.979 V, Min. Reading:   0.976 V, Max.
Reading:   0.981 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:34:07 2011
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:35:01 2011
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Wed Sep 07 17:35:01 2011
 xsdk.exe -hwspec Z:\code\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\code\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\code\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Sep 07 18:11:00 2011
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   31.18 C, Min. Reading:   30.69 C, Max.
Reading:   31.67 C
1: VCCINT Supply: Current Reading:   0.979 V, Min. Reading:   0.976 V, Max.
Reading:   0.981 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 18:11:15 2011
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Wed Sep 07 18:11:15 2011
 xsdk.exe -hwspec Z:\code\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Sep 07 18:14:27 2011
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\code\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\code\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jan 26 19:09:05 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse Z:/INF3610/Corrige/ucII-platform/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\INF3610\Corrige\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 91 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_timer_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 26 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 35 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 45
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 58 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 72 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - Z:\INF3610\Corrige\ucII-platform\system.mhs line 84 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_1 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 91 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_1 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 105 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 114 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - Z:\INF3610\Corrige\ucII-platform\system.mhs line 123 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_1 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 130 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 139 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - Z:\INF3610\Corrige\ucII-platform\system.mhs line 148 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line
155 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 - Z:\INF3610\Corrige\ucII-platform\system.mhs line 170 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - Z:\INF3610\Corrige\ucII-platform\system.mhs line 184 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - Z:\INF3610\Corrige\ucII-platform\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"Z:/INF3610/Corrige/ucII-platform/implementation/xps_intc_0_wrapper/xps_intc_0_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"Z:/INF3610/Corrige/ucII-platform/implementation/microblaze_0_wrapper/microblaze
_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - Z:\INF3610\Corrige\ucII-platform\system.mhs
line 123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"Z:/INF3610/Corrige/ucII-platform/implementation/ilmb_wrapper/ilmb_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - Z:\INF3610\Corrige\ucII-platform\system.mhs
line 148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"Z:/INF3610/Corrige/ucII-platform/implementation/dlmb_wrapper/dlmb_wrapper.ngc"
...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\INF3610\Corrige\ucII-platform\system.mhs line 155 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"Z:/INF3610/Corrige/ucII-platform/implementation/clock_generator_0_wrapper/clock
_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 503.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory Z:/INF3610/Corrige/ucII-platform/implementation 

Using Flow File: Z:/INF3610/Corrige/ucII-platform/implementation/fpga.flw 
Using Option File(s): 
 Z:/INF3610/Corrige/ucII-platform/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"Z:/INF3610/Corrige/ucII-platform/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
Z:/INF3610/Corrige/ucII-platform/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "Z:/INF3610/Corrige/ucII-platform/implementation/system.ngc"
...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/proc_sys_reset_0_wrapper.ngc"..
.
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/mdm_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/mb_plb_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/lmb_bram_1_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/lmb_bram_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/ilmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/ilmb_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/dlmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/dlmb_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/clock_generator_0_wrapper.ngc".
..
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"Z:/INF3610/Corrige/ucII-platform/implementation/dip_switches_8bit_wrapper.ngc".
..
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd1e0240) REAL time: 25 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bd1e0240) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7a4983ce) REAL time: 25 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7a4983ce) REAL time: 25 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7a4983ce) REAL time: 34 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7a4983ce) REAL time: 34 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:4bb60599) REAL time: 35 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4bb60599) REAL time: 35 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4bb60599) REAL time: 35 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4bb60599) REAL time: 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4bb60599) REAL time: 35 secs 

Phase 12.8  Global Placement
..............................................................
......................
...............................................................................................................................................
..............................
..............................
................
Phase 12.8  Global Placement (Checksum:c11b62c) REAL time: 46 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c11b62c) REAL time: 46 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c11b62c) REAL time: 46 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b1145338) REAL time: 1 mins 47 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b1145338) REAL time: 1 mins 47 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b1145338) REAL time: 1 mins 47 secs 

Total REAL time to Placer completion: 1 mins 48 secs 
Total CPU  time to Placer completion: 1 mins 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  194
Slice Logic Utilization:
  Number of Slice Registers:                 2,227 out of  28,800    7
    Number used as Flip Flops:               2,211
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      2,469 out of  28,800    8
    Number used as logic:                    2,319 out of  28,800    8
      Number using O6 output only:           2,144
      Number using O5 output only:              48
      Number using O5 and O6:                  127
    Number used as Memory:                     144 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            80
        Number using O6 output only:            79
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        57
    Number using O6 output only:                52
    Number using O5 output only:                 3
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,306 out of   7,200   18
  Number of LUT Flip Flop pairs used:        3,439
    Number with an unused Flip Flop:         1,212 out of   3,439   35
    Number with an unused LUT:                 970 out of   3,439   28
    Number of fully used LUT-FF pairs:       1,257 out of   3,439   36
    Number of unique control sets:             245
    Number of slice register sites lost
      to control set restrictions:             485 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              48
    Total Memory used (KB):                  1,728 out of   2,160   80
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.71

Peak Memory Usage:  585 MB
Total REAL time to MAP completion:  1 mins 51 secs 
Total CPU time to MAP completion:   1 mins 44 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    48 out of 60     80
   Number of Slices                       1306 out of 7200   18
   Number of Slice Registers              2227 out of 28800   7
      Number used as Flip Flops           2211
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   2469 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3439 out of 28800  11


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20760 unrouted;      REAL time: 11 secs 

Phase  2  : 17188 unrouted;      REAL time: 12 secs 

Phase  3  : 5353 unrouted;      REAL time: 17 secs 

Phase  4  : 5358 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1140 |  0.421     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   73 |  0.251     |  1.755      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.050     |  2.923      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.820      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.050ns|     9.950ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.328ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.950ns|            0|            0|            0|       731965|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.950ns|          N/A|            0|            0|       731965|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  498 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2011-06-20, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 731965 paths, 0 nets, and 17409 connections

Design statistics:
   Minimum period:   9.950ns (Maximum frequency: 100.503MHz)


Analysis completed Thu Jan 26 19:23:01 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Jan 26 19:23:09 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:27:36 2012
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:27:36 2012
 xsdk.exe -hwspec Z:\INF3610\Corrige\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:28:31 2012
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:28:31 2012
 xsdk.exe -hwspec Z:\INF3610\Corrige\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:30:56 2012
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Erreur 1
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:36:47 2012
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
Cable connection failed.
Cable autodetection failed.
make: *** [download] Erreur 1
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\INF3610\Corrige\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\INF3610\Corrige\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jan 26 19:47:42 2012
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   36.10 C, Min. Reading:   32.66 C, Max.
Reading:   39.05 C
1: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.493 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:48:10 2012
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:48:10 2012
 xsdk.exe -hwspec Z:\Corrige\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:48:53 2012
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Thu Jan 26 19:48:53 2012
 xsdk.exe -hwspec Z:\Corrige\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
fit_timer_0 has been added to the project

********************************************************************************
At Local date and time: Thu Jan 26 20:04:32 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse Z:/Corrige/ucII-platform/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\Corrige\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:xps_timer INSTANCE:xps_timer_0 - Z:\Corrige\ucII-platform\system.mhs line
26 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
Z:\Corrige\ucII-platform\system.mhs line 45 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 - Z:\Corrige\ucII-platform\system.mhs
line 58 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - Z:\Corrige\ucII-platform\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - Z:\Corrige\ucII-platform\system.mhs line 84 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram_1 - Z:\Corrige\ucII-platform\system.mhs line
91 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram_0 - Z:\Corrige\ucII-platform\system.mhs line
98 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_1 -
Z:\Corrige\ucII-platform\system.mhs line 105 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr_0 -
Z:\Corrige\ucII-platform\system.mhs line 114 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:ilmb - Z:\Corrige\ucII-platform\system.mhs line 123 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_1 -
Z:\Corrige\ucII-platform\system.mhs line 130 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr_0 -
Z:\Corrige\ucII-platform\system.mhs line 139 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:dlmb - Z:\Corrige\ucII-platform\system.mhs line 148 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_0 - Z:\Corrige\ucII-platform\system.mhs
line 170 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit - Z:\Corrige\ucII-platform\system.mhs line
184 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit - Z:\Corrige\ucII-platform\system.mhs
line 197 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 - Z:\Corrige\ucII-platform\system.mhs line
91 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 - Z:\Corrige\ucII-platform\system.mhs line
98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\Corrige\ucII-platform\system.mhs line 155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_intc_0 - Z:\Corrige\ucII-platform\system.mhs line 35 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - Z:\Corrige\ucII-platform\system.mhs line 155 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fit_timer_0 - Z:\Corrige\ucII-platform\system.mhs line 210 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
Z:\Corrige\ucII-platform\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"Z:/Corrige/ucII-platform/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.n
gc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\Corrige\ucII-platform\system.mhs line 155 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"Z:/Corrige/ucII-platform/implementation/clock_generator_0_wrapper/clock_generat
or_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 48.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Using Flow File: Z:/Corrige/ucII-platform/implementation/fpga.flw 
Using Option File(s): 
 Z:/Corrige/ucII-platform/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"Z:/Corrige/ucII-platform/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
Z:/Corrige/ucII-platform/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "Z:/Corrige/ucII-platform/implementation/system.ngc" ...
Loading design module
"Z:/Corrige/ucII-platform/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/mdm_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/mb_plb_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/lmb_bram_1_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/lmb_bram_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/ilmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/ilmb_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/dlmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/dlmb_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"Z:/Corrige/ucII-platform/implementation/fit_timer_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   22 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bd249c47) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bd249c47) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7a501dd5) REAL time: 23 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7a501dd5) REAL time: 23 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:7a501dd5) REAL time: 32 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:7a501dd5) REAL time: 32 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:4bbc9fa0) REAL time: 33 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4bbc9fa0) REAL time: 33 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4bbc9fa0) REAL time: 33 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4bbc9fa0) REAL time: 33 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4bbc9fa0) REAL time: 33 secs 

Phase 12.8  Global Placement
.....................................................................................................................
...........................................
...........................................................................
..............................
................
Phase 12.8  Global Placement (Checksum:ad4f43a6) REAL time: 42 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:ad4f43a6) REAL time: 42 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:ad4f43a6) REAL time: 42 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:cfe78dc9) REAL time: 2 mins 10 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:cfe78dc9) REAL time: 2 mins 10 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:cfe78dc9) REAL time: 2 mins 10 secs 

Total REAL time to Placer completion: 2 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  194
Slice Logic Utilization:
  Number of Slice Registers:                 2,257 out of  28,800    7
    Number used as Flip Flops:               2,241
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      2,490 out of  28,800    8
    Number used as logic:                    2,330 out of  28,800    8
      Number using O6 output only:           2,154
      Number using O5 output only:              48
      Number using O5 and O6:                  128
    Number used as Memory:                     154 out of   7,680    2
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            90
        Number using O6 output only:            89
        Number using O5 output only:             1
    Number used as exclusive route-thru:         6
  Number of route-thrus:                        56
    Number using O6 output only:                52
    Number using O5 output only:                 2
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,414 out of   7,200   19
  Number of LUT Flip Flop pairs used:        3,536
    Number with an unused Flip Flop:         1,279 out of   3,536   36
    Number with an unused LUT:               1,046 out of   3,536   29
    Number of fully used LUT-FF pairs:       1,211 out of   3,536   34
    Number of unique control sets:             271
    Number of slice register sites lost
      to control set restrictions:             561 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              48
    Total Memory used (KB):                  1,728 out of   2,160   80
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.68

Peak Memory Usage:  577 MB
Total REAL time to MAP completion:  2 mins 14 secs 
Total CPU time to MAP completion:   2 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    48 out of 60     80
   Number of Slices                       1414 out of 7200   19
   Number of Slice Registers              2257 out of 28800   7
      Number used as Flip Flops           2241
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   2490 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3536 out of 28800  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20958 unrouted;      REAL time: 12 secs 

Phase  2  : 17296 unrouted;      REAL time: 12 secs 

Phase  3  : 5651 unrouted;      REAL time: 17 secs 

Phase  4  : 5648 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 
Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1178 |  0.428     |  1.933      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   69 |  0.223     |  1.767      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.736     |  2.656      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.801      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.831      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.055ns|     9.945ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.307ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.945ns|            0|            0|            0|       732062|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.945ns|          N/A|            0|            0|       732062|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  502 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2011-06-20, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 732062 paths, 0 nets, and 17553 connections

Design statistics:
   Minimum period:   9.945ns (Maximum frequency: 100.553MHz)


Analysis completed Thu Jan 26 20:11:17 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Jan 26 20:11:25 2012

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 20:12:19 2012
 make -f system.make download started...
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   36.59 C, Min. Reading:   35.61 C, Max.
Reading:   37.58 C
1: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Thu Jan 26 20:15:05 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\Corrige\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\Corrige\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\Corrige\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Feb 07 16:27:35 2012
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   29.70 C, Min. Reading:   28.23 C, Max.
Reading:   29.70 C
1: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.981 V, Max.
Reading:   0.984 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:27:48 2012
 make -f system.make download started...
""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
1: Device Temperature: Current Reading:   30.20 C, Min. Reading:   29.21 C, Max.
Reading:   30.69 C
1: VCCINT Supply: Current Reading:   0.981 V, Min. Reading:   0.979 V, Max.
Reading:   0.984 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.499 V
'1': Programming device...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:28:05 2012
 make -f system.make exporttosdk started...
make: Rien  faire pour  exporttosdk .
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:28:05 2012
 xsdk.exe -hwspec Z:\Laboratoire2\Corrige\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:55:49 2012
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:56:23 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Tue Feb 07 16:56:36 2012
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\Laboratoire2\Corrige\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\Laboratoire2\Corrige\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Feb 07 16:59:29 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\Laboratoire2\etudiant\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\Laboratoire2\etudiant\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	Z:\code_depart\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\code_depart\ucII-platform\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

fit_timer_0 has been added to the project
fit_timer_1 has been added to the project

********************************************************************************
At Local date and time: Fri Sep 27 14:10:25 2013
 make -f system.make download started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vlx50tff1136-1 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx50tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@victoria.lerb.polymtl.ca'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@victoria.lerb.polymtl.ca;1400@peel.grm.polymtl.ca;7790@peel.grm.polymtl
   .ca;1717@peel.grm.polymtl.ca;1701@peel.grm.polymtl.ca;@peel.grm.polymtl.ca'.
   INFO:Security:56 - Part 'xc5vlx50t' is not a WebPack part.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - No license file was found.
          Please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse Z:/code_depart/ucII-platform/system.mhs ...

Read MPD definitions ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\code_depart\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 228 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x80020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x00020000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram_1 - Z:\code_depart\ucII-platform\system.mhs
line 91 - elaborating IP
IPNAME:bram_block INSTANCE:lmb_bram_0 - Z:\code_depart\ucII-platform\system.mhs
line 98 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
Z:\code_depart\ucII-platform\system.mhs line 155 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:xps_timer_0 - Z:\code_depart\ucII-platform\system.mhs line 26 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - Z:\code_depart\ucII-platform\system.mhs line 35 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - Z:\code_depart\ucII-platform\system.mhs line 45 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:microblaze_0 - Z:\code_depart\ucII-platform\system.mhs line 58 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - Z:\code_depart\ucII-platform\system.mhs line 72 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - Z:\code_depart\ucII-platform\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_1 - Z:\code_depart\ucII-platform\system.mhs line 91 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram_0 - Z:\code_depart\ucII-platform\system.mhs line 98 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_1 - Z:\code_depart\ucII-platform\system.mhs line 105 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr_0 - Z:\code_depart\ucII-platform\system.mhs line 114 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - Z:\code_depart\ucII-platform\system.mhs line 123 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_1 - Z:\code_depart\ucII-platform\system.mhs line 130 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr_0 - Z:\code_depart\ucII-platform\system.mhs line 139 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - Z:\code_depart\ucII-platform\system.mhs line 148 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - Z:\code_depart\ucII-platform\system.mhs line 155 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_0 - Z:\code_depart\ucII-platform\system.mhs line 170 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:leds_8bit - Z:\code_depart\ucII-platform\system.mhs line 184 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dip_switches_8bit - Z:\code_depart\ucII-platform\system.mhs line 197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fit_timer_0 - Z:\code_depart\ucII-platform\system.mhs line 210 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:fit_timer_1 - Z:\code_depart\ucII-platform\system.mhs line 217 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
Z:\code_depart\ucII-platform\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"Z:/code_depart/ucII-platform/implementation/xps_intc_0_wrapper/xps_intc_0_wrapp
er.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
Z:\code_depart\ucII-platform\system.mhs line 58 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"Z:/code_depart/ucII-platform/implementation/microblaze_0_wrapper/microblaze_0_w
rapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - Z:\code_depart\ucII-platform\system.mhs line
123 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"Z:/code_depart/ucII-platform/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - Z:\code_depart\ucII-platform\system.mhs line
148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"Z:/code_depart/ucII-platform/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
Z:\code_depart\ucII-platform\system.mhs line 155 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vlx50tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"Z:/code_depart/ucII-platform/implementation/clock_generator_0_wrapper/clock_gen
erator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 506.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx50tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory Z:/code_depart/ucII-platform/implementation 

Using Flow File: Z:/code_depart/ucII-platform/implementation/fpga.flw 
Using Option File(s): 
 Z:/code_depart/ucII-platform/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
"Z:/code_depart/ucII-platform/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vlx50tff1136-1 -nt timestamp -bm system.bmm
Z:/code_depart/ucII-platform/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "Z:/code_depart/ucII-platform/implementation/system.ngc" ...
Loading design module
"Z:/code_depart/ucII-platform/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/mdm_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/mb_plb_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/lmb_bram_1_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/lmb_bram_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/ilmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/ilmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/ilmb_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/dlmb_cntlr_1_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/dlmb_cntlr_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/dlmb_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/rs232_uart_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/fit_timer_0_wrapper.ngc"...
Loading design module
"Z:/code_depart/ucII-platform/implementation/fit_timer_1_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx50tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@victoria.lerb.polymtl.ca'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@victoria.lerb.polymtl.ca;1400@peel.grm.polymtl.ca;7790@peel.grm.polymtl.ca
;1717@peel.grm.polymtl.ca;1701@peel.grm.polymtl.ca;@peel.grm.polymtl.ca'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_1/lmb_bram_1/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_1/lmb_bram_1/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_10
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_11
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_12
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_13
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_14
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_15
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_16
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_16_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_17
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_17_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_18
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_18_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_19
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_19_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_20
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_20_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_21
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_21_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_22
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_22_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_23
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_23_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_24
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_24_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_25
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_25_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_26
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_26_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_27
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_27_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_28
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_28_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_29
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_29_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_30
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_30_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_31
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_31_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_8
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKAL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBU connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram_0/lmb_bram_0/ramb36_9
   of frag REGCLKBL connected to power/ground net
   lmb_bram_0/lmb_bram_0/ramb36_9_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:59c77264) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:59c77264) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4e939a56) REAL time: 24 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:4e939a56) REAL time: 24 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:4e939a56) REAL time: 33 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:4e939a56) REAL time: 33 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:b5ca8ac5) REAL time: 34 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:b5ca8ac5) REAL time: 34 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:b5ca8ac5) REAL time: 34 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:b5ca8ac5) REAL time: 34 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b5ca8ac5) REAL time: 34 secs 

Phase 12.8  Global Placement
.............................................................................................................
..........................
........................................................................................................................
........................
..............................
................
Phase 12.8  Global Placement (Checksum:97e0d650) REAL time: 47 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:97e0d650) REAL time: 47 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:97e0d650) REAL time: 47 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:986a62be) REAL time: 2 mins 6 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:986a62be) REAL time: 2 mins 6 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:986a62be) REAL time: 2 mins 6 secs 

Total REAL time to Placer completion: 2 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 59 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  194
Slice Logic Utilization:
  Number of Slice Registers:                 2,281 out of  28,800    7
    Number used as Flip Flops:               2,265
    Number used as Latch-thrus:                 16
  Number of Slice LUTs:                      2,528 out of  28,800    8
    Number used as logic:                    2,376 out of  28,800    8
      Number using O6 output only:           2,201
      Number using O5 output only:              48
      Number using O5 and O6:                  127
    Number used as Memory:                     144 out of   7,680    1
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:            80
        Number using O6 output only:            79
        Number using O5 output only:             1
    Number used as exclusive route-thru:         8
  Number of route-thrus:                        60
    Number using O6 output only:                54
    Number using O5 output only:                 4
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 1,334 out of   7,200   18
  Number of LUT Flip Flop pairs used:        3,515
    Number with an unused Flip Flop:         1,234 out of   3,515   35
    Number with an unused LUT:                 987 out of   3,515   28
    Number of fully used LUT-FF pairs:       1,294 out of   3,515   36
    Number of unique control sets:             263
    Number of slice register sites lost
      to control set restrictions:             535 out of  28,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        20 out of     480    4
    Number of LOCed IOBs:                       20 out of      20  100
    IOB Flip Flops:                             19

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of      60   80
    Number using BlockRAM only:                 48
    Total primitives used:
      Number of 36k BlockRAM used:              48
    Total Memory used (KB):                  1,728 out of   2,160   80
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
  Number of BSCANs:                              1 out of       4   25
  Number of DSP48Es:                             3 out of      48    6
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                4.67

Peak Memory Usage:  580 MB
Total REAL time to MAP completion:  2 mins 10 secs 
Total CPU time to MAP completion:   2 mins 2 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@victoria.lerb.polymtl.ca'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@victoria.lerb.polymtl.ca;1400@peel.grm.polymtl.ca;7790@peel.grm.polymtl.ca;1717@peel.grm.polymtl.ca;1701@peel.grm.
polymtl.ca;@peel.grm.polymtl.ca'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           2 out of 32      6
   Number of DSP48Es                         3 out of 48      6
   Number of ILOGICs                         2 out of 560     1
   Number of External IOBs                  20 out of 480     4
      Number of LOCed IOBs                  20 out of 20    100

   Number of OLOGICs                        17 out of 560     3
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB36_EXPs                    48 out of 60     80
   Number of Slices                       1334 out of 7200   18
   Number of Slice Registers              2281 out of 28800   7
      Number used as Flip Flops           2265
      Number used as Latches                 0
      Number used as LatchThrus             16

   Number of Slice LUTS                   2528 out of 28800   8
   Number of Slice LUT-Flip Flop pairs    3515 out of 28800  12


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 20988 unrouted;      REAL time: 12 secs 

Phase  2  : 17388 unrouted;      REAL time: 13 secs 

Phase  3  : 5649 unrouted;      REAL time: 18 secs 

Phase  4  : 5666 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   | 1163 |  0.433     |  1.937      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   75 |  0.239     |  1.735      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_1_Interrup |              |      |      |            |             |
|                   t |         Local|      |   11 |  0.000     |  2.119      |
+---------------------+--------------+------+------+------------+-------------+
|fit_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |   11 |  0.000     |  2.150      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  1.332     |  1.910      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.980      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.040ns|     9.960ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.320ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.960ns|            0|            0|            0|       732505|
| TS_clock_generator_0_clock_gen|     10.000ns|      9.960ns|          N/A|            0|            0|       732505|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  525 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx50t,-1 (PRODUCTION 1.73 2011-06-20, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 732505 paths, 0 nets, and 17625 connections

Design statistics:
   Minimum period:   9.960ns (Maximum frequency: 100.402MHz)


Analysis completed Fri Sep 27 14:24:42 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx50t.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vlx50t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Sep 27 14:24:50 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@victoria.lerb.polymtl.ca'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@victoria.lerb.polymtl.ca;1400@peel.grm.polymtl.ca;7790@peel.grm.polymtl.ca
;1717@peel.grm.polymtl.ca;1701@peel.grm.polymtl.ca;@peel.grm.polymtl.ca'.
INFO:Security:54 - 'xc5vlx50t' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc5vlx50tff1136-1 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) dlmb_cntlr_0	dlmb
  (0000000000-0x0001ffff) ilmb_cntlr_0	ilmb
  (0x00020000-0x0002ffff) dlmb_cntlr_1	dlmb
  (0x00020000-0x0002ffff) ilmb_cntlr_1	ilmb
  (0x80020000-0x80021fff) DIP_Switches_8Bit	mb_plb
  (0x80022000-0x80023fff) RS232_Uart_0	mb_plb
  (0x80024000-0x80025fff) xps_intc_0	mb_plb
  (0x80028000-0x80029fff) xps_timer_0	mb_plb
  (0x8002c000-0x8002dfff) LEDs_8Bit	mb_plb
  (0x8002e000-0x8002ffff) mdm_0	mb_plb
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_timer_v1_02_a\da
   ta\xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_8Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc5vlx50tff1136-1 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

""
"*********************************************"
"Downloading Bitstream onto the target board"
"*********************************************"
impact -batch etc/download.cmd
Release 13.2 - iMPACT O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 10.2.1.0. WinDriver v10.21 Jungo (c) 1997 - 2010 Build Date: Aug 31 2010 x86_64 64bit SYS
14:14:44, version = 1021.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of C:/Xilinx/13.2/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
 ESN device is not available for this cable.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx50t, Version : 12
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'1': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading C:/Xilinx/13.2/ISE_DS/ISE/virtex5/data/xc5vlx50t.bsd...
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 33000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '1': Added Device xc5vlx50t successfully.
1: Device Temperature: Current Reading:   30.20 C, Min. Reading:   27.73 C, Max.
Reading:   31.67 C
1: VCCINT Supply: Current Reading:   0.987 V, Min. Reading:   0.984 V, Max.
Reading:   0.990 V
1: VCCAUX Supply: Current Reading:   2.499 V, Min. Reading:   2.496 V, Max.
Reading:   2.502 V
'1': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
 LCK_cycle = NoWait.
LCK cycle: NoWait
'1': Programmed successfully.
Elapsed time =      4 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '1': Completed downloading bit file to device.
INFO:iMPACT:188 - '1': Programming completed successfully.
INFO:iMPACT - '1': Checking done pin....done.
Done!

********************************************************************************
At Local date and time: Fri Sep 27 14:27:28 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\13.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 2 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - Z:\code_depart\ucII-platform\system.mhs line 55 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Fri Sep 27 14:27:37 2013
 xsdk.exe -hwspec Z:\code_depart\ucII-platform\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	Z:\code_depart\ucII-platform\etc\system.filters
Done writing Tab View settings to:
	Z:\code_depart\ucII-platform\etc\system.gui
