<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `msr_index` mod in crate `vmm`."><title>vmm::arch_gen::x86::msr_index - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-4e54bb2b497cc83f.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="vmm" data-themes="" data-resource-suffix="" data-rustdoc-version="1.77.0-nightly (a2d9d73e6 2024-01-10)" data-channel="nightly" data-search-js="search-dd67cee4cfa65049.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../../static.files/main-0b2e2def73e61cbe.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-04d5337699b92874.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../vmm/index.html">vmm</a><span class="version">0.1.0</span></h2></div><h2 class="location"><a href="#">Module msr_index</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#constants">Constants</a></li></ul></section><h2><a href="../index.html">In vmm::arch_gen::x86</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../../vmm/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../../index.html">vmm</a>::<wbr><a href="../../index.html">arch_gen</a>::<wbr><a href="../index.html">x86</a>::<wbr><a class="mod" href="#">msr_index</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../../src/vmm/arch_gen/x86/msr_index.rs.html#6-541">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><h2 id="constants" class="section-header"><a href="#constants">Constants</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_BU_CFG2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_BU_CFG2">MSR_AMD64_BU_CFG2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_CPUID_FN_1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_CPUID_FN_1">MSR_AMD64_CPUID_FN_1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_DC_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_DC_CFG">MSR_AMD64_DC_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_DE_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_DE_CFG">MSR_AMD64_DE_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_DE_CFG_LFENCE_SERIALIZE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_DE_CFG_LFENCE_SERIALIZE_BIT">MSR_AMD64_DE_CFG_LFENCE_SERIALIZE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSBRTARGET.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSBRTARGET">MSR_AMD64_IBSBRTARGET</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSCTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSCTL">MSR_AMD64_IBSCTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSDCLINAD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSDCLINAD">MSR_AMD64_IBSDCLINAD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSDCPHYSAD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSDCPHYSAD">MSR_AMD64_IBSDCPHYSAD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSFETCHCTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSFETCHCTL">MSR_AMD64_IBSFETCHCTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSFETCHLINAD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSFETCHLINAD">MSR_AMD64_IBSFETCHLINAD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSFETCHPHYSAD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSFETCHPHYSAD">MSR_AMD64_IBSFETCHPHYSAD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSFETCH_REG_COUNT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSFETCH_REG_COUNT">MSR_AMD64_IBSFETCH_REG_COUNT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSFETCH_REG_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSFETCH_REG_MASK">MSR_AMD64_IBSFETCH_REG_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPCTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPCTL">MSR_AMD64_IBSOPCTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPDATA">MSR_AMD64_IBSOPDATA</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPDATA2">MSR_AMD64_IBSOPDATA2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPDATA3">MSR_AMD64_IBSOPDATA3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPDATA4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPDATA4">MSR_AMD64_IBSOPDATA4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOPRIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOPRIP">MSR_AMD64_IBSOPRIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOP_REG_COUNT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOP_REG_COUNT">MSR_AMD64_IBSOP_REG_COUNT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBSOP_REG_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBSOP_REG_MASK">MSR_AMD64_IBSOP_REG_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_IBS_REG_COUNT_MAX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_IBS_REG_COUNT_MAX">MSR_AMD64_IBS_REG_COUNT_MAX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_ICIBSEXTDCTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_ICIBSEXTDCTL">MSR_AMD64_ICIBSEXTDCTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_LS_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_LS_CFG">MSR_AMD64_LS_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_MC0_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_MC0_MASK">MSR_AMD64_MC0_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_NB_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_NB_CFG">MSR_AMD64_NB_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_OSVW_ID_LENGTH.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_OSVW_ID_LENGTH">MSR_AMD64_OSVW_ID_LENGTH</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_OSVW_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_OSVW_STATUS">MSR_AMD64_OSVW_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_PATCH_LEVEL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_PATCH_LEVEL">MSR_AMD64_PATCH_LEVEL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_PATCH_LOADER.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_PATCH_LOADER">MSR_AMD64_PATCH_LOADER</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_SEV.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_SEV">MSR_AMD64_SEV</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_SEV_ENABLED_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_SEV_ENABLED_BIT">MSR_AMD64_SEV_ENABLED_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_SEV_ES_ENABLED_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_SEV_ES_ENABLED_BIT">MSR_AMD64_SEV_ES_ENABLED_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_SEV_ES_GHCB.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_SEV_ES_GHCB">MSR_AMD64_SEV_ES_GHCB</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_TSC_RATIO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_TSC_RATIO">MSR_AMD64_TSC_RATIO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD64_VIRT_SPEC_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD64_VIRT_SPEC_CTRL">MSR_AMD64_VIRT_SPEC_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PERF_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PERF_CTL">MSR_AMD_PERF_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PERF_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PERF_STATUS">MSR_AMD_PERF_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PKG_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PKG_ENERGY_STATUS">MSR_AMD_PKG_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PPIN.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PPIN">MSR_AMD_PPIN</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PPIN_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PPIN_CTL">MSR_AMD_PPIN_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_PSTATE_DEF_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_PSTATE_DEF_BASE">MSR_AMD_PSTATE_DEF_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_AMD_RAPL_POWER_UNIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_AMD_RAPL_POWER_UNIT">MSR_AMD_RAPL_POWER_UNIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ARCH_LBR_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ARCH_LBR_CTL">MSR_ARCH_LBR_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ARCH_LBR_DEPTH.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ARCH_LBR_DEPTH">MSR_ARCH_LBR_DEPTH</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ARCH_LBR_FROM_0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ARCH_LBR_FROM_0">MSR_ARCH_LBR_FROM_0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ARCH_LBR_INFO_0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ARCH_LBR_INFO_0">MSR_ARCH_LBR_INFO_0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ARCH_LBR_TO_0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ARCH_LBR_TO_0">MSR_ARCH_LBR_TO_0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ATOM_CORE_RATIOS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ATOM_CORE_RATIOS">MSR_ATOM_CORE_RATIOS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ATOM_CORE_TURBO_RATIOS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ATOM_CORE_TURBO_RATIOS">MSR_ATOM_CORE_TURBO_RATIOS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ATOM_CORE_TURBO_VIDS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ATOM_CORE_TURBO_VIDS">MSR_ATOM_CORE_TURBO_VIDS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ATOM_CORE_VIDS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ATOM_CORE_VIDS">MSR_ATOM_CORE_VIDS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ATOM_PKG_C6_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ATOM_PKG_C6_RESIDENCY">MSR_ATOM_PKG_C6_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CC6_DEMOTION_POLICY_CONFIG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CC6_DEMOTION_POLICY_CONFIG">MSR_CC6_DEMOTION_POLICY_CONFIG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CONFIG_TDP_CONTROL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CONFIG_TDP_CONTROL">MSR_CONFIG_TDP_CONTROL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL_1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CONFIG_TDP_LEVEL_1">MSR_CONFIG_TDP_LEVEL_1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL_2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CONFIG_TDP_LEVEL_2">MSR_CONFIG_TDP_LEVEL_2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CONFIG_TDP_NOMINAL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CONFIG_TDP_NOMINAL">MSR_CONFIG_TDP_NOMINAL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_C1_RES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_C1_RES">MSR_CORE_C1_RES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_C3_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_C3_RESIDENCY">MSR_CORE_C3_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_C6_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_C6_RESIDENCY">MSR_CORE_C6_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_C7_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_C7_RESIDENCY">MSR_CORE_C7_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_FIXED_CTR0">MSR_CORE_PERF_FIXED_CTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_FIXED_CTR1">MSR_CORE_PERF_FIXED_CTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_FIXED_CTR2">MSR_CORE_PERF_FIXED_CTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_FIXED_CTR3">MSR_CORE_PERF_FIXED_CTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_FIXED_CTR_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_FIXED_CTR_CTRL">MSR_CORE_PERF_FIXED_CTR_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_CTRL">MSR_CORE_PERF_GLOBAL_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL">MSR_CORE_PERF_GLOBAL_OVF_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD">MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT">MSR_CORE_PERF_GLOBAL_OVF_CTRL_COND_CHGD_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF">MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT">MSR_CORE_PERF_GLOBAL_OVF_CTRL_OVF_BUF_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI">MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT">MSR_CORE_PERF_GLOBAL_OVF_CTRL_TRACE_TOPA_PMI_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_GLOBAL_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_GLOBAL_STATUS">MSR_CORE_PERF_GLOBAL_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CORE_PERF_LIMIT_REASONS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CORE_PERF_LIMIT_REASONS">MSR_CORE_PERF_LIMIT_REASONS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_CSTAR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_CSTAR">MSR_CSTAR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_DRAM_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_DRAM_ENERGY_STATUS">MSR_DRAM_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_DRAM_PERF_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_DRAM_PERF_STATUS">MSR_DRAM_PERF_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_DRAM_POWER_INFO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_DRAM_POWER_INFO">MSR_DRAM_POWER_INFO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_DRAM_POWER_LIMIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_DRAM_POWER_LIMIT">MSR_DRAM_POWER_LIMIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_EBC_FREQUENCY_ID.html" title="constant vmm::arch_gen::x86::msr_index::MSR_EBC_FREQUENCY_ID">MSR_EBC_FREQUENCY_ID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_EFER.html" title="constant vmm::arch_gen::x86::msr_index::MSR_EFER">MSR_EFER</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_CU_MAX_PWR_ACCUMULATOR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_CU_MAX_PWR_ACCUMULATOR">MSR_F15H_CU_MAX_PWR_ACCUMULATOR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_CU_PWR_ACCUMULATOR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_CU_PWR_ACCUMULATOR">MSR_F15H_CU_PWR_ACCUMULATOR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_EX_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_EX_CFG">MSR_F15H_EX_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_IC_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_IC_CFG">MSR_F15H_IC_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_NB_PERF_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_NB_PERF_CTL">MSR_F15H_NB_PERF_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_NB_PERF_CTR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_NB_PERF_CTR">MSR_F15H_NB_PERF_CTR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL">MSR_F15H_PERF_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL0">MSR_F15H_PERF_CTL0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL1">MSR_F15H_PERF_CTL1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL2">MSR_F15H_PERF_CTL2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL3">MSR_F15H_PERF_CTL3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL4">MSR_F15H_PERF_CTL4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTL5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTL5">MSR_F15H_PERF_CTL5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR">MSR_F15H_PERF_CTR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR0">MSR_F15H_PERF_CTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR1">MSR_F15H_PERF_CTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR2">MSR_F15H_PERF_CTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR3">MSR_F15H_PERF_CTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR4">MSR_F15H_PERF_CTR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PERF_CTR5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PERF_CTR5">MSR_F15H_PERF_CTR5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F15H_PTSC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F15H_PTSC">MSR_F15H_PTSC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_DR0_ADDR_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_DR0_ADDR_MASK">MSR_F16H_DR0_ADDR_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_DR1_ADDR_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_DR1_ADDR_MASK">MSR_F16H_DR1_ADDR_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_DR2_ADDR_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_DR2_ADDR_MASK">MSR_F16H_DR2_ADDR_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_DR3_ADDR_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_DR3_ADDR_MASK">MSR_F16H_DR3_ADDR_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_L2I_PERF_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_L2I_PERF_CTL">MSR_F16H_L2I_PERF_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F16H_L2I_PERF_CTR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F16H_L2I_PERF_CTR">MSR_F16H_L2I_PERF_CTR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_F17H_IRPERF.html" title="constant vmm::arch_gen::x86::msr_index::MSR_F17H_IRPERF">MSR_F17H_IRPERF</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_FAM10H_MMIO_CONF_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_FAM10H_MMIO_CONF_BASE">MSR_FAM10H_MMIO_CONF_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_FAM10H_NODE_ID.html" title="constant vmm::arch_gen::x86::msr_index::MSR_FAM10H_NODE_ID">MSR_FAM10H_NODE_ID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_FSB_FREQ.html" title="constant vmm::arch_gen::x86::msr_index::MSR_FSB_FREQ">MSR_FSB_FREQ</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_FS_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_FS_BASE">MSR_FS_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_GEODE_BUSCONT_CONF0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_GEODE_BUSCONT_CONF0">MSR_GEODE_BUSCONT_CONF0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_GFX_PERF_LIMIT_REASONS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_GFX_PERF_LIMIT_REASONS">MSR_GFX_PERF_LIMIT_REASONS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_GS_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_GS_BASE">MSR_GS_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_HWP_CAPABILITIES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_HWP_CAPABILITIES">MSR_HWP_CAPABILITIES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_HWP_INTERRUPT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_HWP_INTERRUPT">MSR_HWP_INTERRUPT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_HWP_REQUEST.html" title="constant vmm::arch_gen::x86::msr_index::MSR_HWP_REQUEST">MSR_HWP_REQUEST</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_HWP_REQUEST_PKG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_HWP_REQUEST_PKG">MSR_HWP_REQUEST_PKG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_HWP_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_HWP_STATUS">MSR_HWP_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_APERF.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_APERF">MSR_IA32_APERF</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_APICBASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_APICBASE">MSR_IA32_APICBASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_APICBASE_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_APICBASE_BASE">MSR_IA32_APICBASE_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_APICBASE_BSP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_APICBASE_BSP">MSR_IA32_APICBASE_BSP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_APICBASE_ENABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_APICBASE_ENABLE">MSR_IA32_APICBASE_ENABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_ARCH_CAPABILITIES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_ARCH_CAPABILITIES">MSR_IA32_ARCH_CAPABILITIES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_BBL_CR_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_BBL_CR_CTL">MSR_IA32_BBL_CR_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_BBL_CR_CTL3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_BBL_CR_CTL3">MSR_IA32_BBL_CR_CTL3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_BNDCFGS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_BNDCFGS">MSR_IA32_BNDCFGS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_BNDCFGS_RSVD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_BNDCFGS_RSVD">MSR_IA32_BNDCFGS_RSVD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_CORE_CAPS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_CORE_CAPS">MSR_IA32_CORE_CAPS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT">MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_CR_PAT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_CR_PAT">MSR_IA32_CR_PAT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_DEBUGCTLMSR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_DEBUGCTLMSR">MSR_IA32_DEBUGCTLMSR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_DS_AREA.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_DS_AREA">MSR_IA32_DS_AREA</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_EBL_CR_POWERON.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_EBL_CR_POWERON">MSR_IA32_EBL_CR_POWERON</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_ENERGY_PERF_BIAS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_ENERGY_PERF_BIAS">MSR_IA32_ENERGY_PERF_BIAS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_FEAT_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_FEAT_CTL">MSR_IA32_FEAT_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_FLUSH_CMD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_FLUSH_CMD">MSR_IA32_FLUSH_CMD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_LASTBRANCHFROMIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_LASTBRANCHFROMIP">MSR_IA32_LASTBRANCHFROMIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_LASTBRANCHTOIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_LASTBRANCHTOIP">MSR_IA32_LASTBRANCHTOIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_LASTINTFROMIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_LASTINTFROMIP">MSR_IA32_LASTINTFROMIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_LASTINTTOIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_LASTINTTOIP">MSR_IA32_LASTINTTOIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MC0_ADDR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MC0_ADDR">MSR_IA32_MC0_ADDR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MC0_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MC0_CTL">MSR_IA32_MC0_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MC0_CTL2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MC0_CTL2">MSR_IA32_MC0_CTL2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MC0_MISC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MC0_MISC">MSR_IA32_MC0_MISC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MC0_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MC0_STATUS">MSR_IA32_MC0_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_CAP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_CAP">MSR_IA32_MCG_CAP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_CTL">MSR_IA32_MCG_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EAX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EAX">MSR_IA32_MCG_EAX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EBP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EBP">MSR_IA32_MCG_EBP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EBX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EBX">MSR_IA32_MCG_EBX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_ECX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_ECX">MSR_IA32_MCG_ECX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EDI.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EDI">MSR_IA32_MCG_EDI</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EDX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EDX">MSR_IA32_MCG_EDX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EFLAGS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EFLAGS">MSR_IA32_MCG_EFLAGS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EIP">MSR_IA32_MCG_EIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_ESI.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_ESI">MSR_IA32_MCG_ESI</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_ESP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_ESP">MSR_IA32_MCG_ESP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_EXT_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_EXT_CTL">MSR_IA32_MCG_EXT_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_RESERVED.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_RESERVED">MSR_IA32_MCG_RESERVED</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCG_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCG_STATUS">MSR_IA32_MCG_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MCU_OPT_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MCU_OPT_CTRL">MSR_IA32_MCU_OPT_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE">MSR_IA32_MISC_ENABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_EMON.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_EMON">MSR_IA32_MISC_ENABLE_EMON</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_EMON_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_EMON_BIT">MSR_IA32_MISC_ENABLE_EMON_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FAST_STRING.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING">MSR_IA32_MISC_ENABLE_FAST_STRING</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FAST_STRING_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING_BIT">MSR_IA32_MISC_ENABLE_FAST_STRING_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FERR">MSR_IA32_MISC_ENABLE_FERR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FERR_BIT">MSR_IA32_MISC_ENABLE_FERR_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT">MSR_IA32_MISC_ENABLE_L1D_CONTEXT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT">MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT">MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_MWAIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_MWAIT">MSR_IA32_MISC_ENABLE_MWAIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_MWAIT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_MWAIT_BIT">MSR_IA32_MISC_ENABLE_MWAIT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TCC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TCC">MSR_IA32_MISC_ENABLE_TCC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TCC_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TCC_BIT">MSR_IA32_MISC_ENABLE_TCC_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TM1">MSR_IA32_MISC_ENABLE_TM1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM1_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TM1_BIT">MSR_IA32_MISC_ENABLE_TM1_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TM2">MSR_IA32_MISC_ENABLE_TM2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TM2_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TM2_BIT">MSR_IA32_MISC_ENABLE_TM2_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE">MSR_IA32_MISC_ENABLE_TURBO_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT">MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_X87_COMPAT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT">MSR_IA32_MISC_ENABLE_X87_COMPAT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT">MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XD_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE">MSR_IA32_MISC_ENABLE_XD_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT">MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE">MSR_IA32_MISC_ENABLE_XTPR_DISABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT">MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_MPERF.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_MPERF">MSR_IA32_MPERF</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_P5_MC_ADDR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_P5_MC_ADDR">MSR_IA32_P5_MC_ADDR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_P5_MC_TYPE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_P5_MC_TYPE">MSR_IA32_P5_MC_TYPE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PACKAGE_THERM_INTERRUPT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PACKAGE_THERM_INTERRUPT">MSR_IA32_PACKAGE_THERM_INTERRUPT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PACKAGE_THERM_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PACKAGE_THERM_STATUS">MSR_IA32_PACKAGE_THERM_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PASID.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PASID">MSR_IA32_PASID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PEBS_ENABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PEBS_ENABLE">MSR_IA32_PEBS_ENABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PERFCTR0">MSR_IA32_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PERFCTR1">MSR_IA32_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PERF_CAPABILITIES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PERF_CAPABILITIES">MSR_IA32_PERF_CAPABILITIES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PERF_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PERF_CTL">MSR_IA32_PERF_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PERF_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PERF_STATUS">MSR_IA32_PERF_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PLATFORM_ID.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PLATFORM_ID">MSR_IA32_PLATFORM_ID</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PMC0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PMC0">MSR_IA32_PMC0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_POWER_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_POWER_CTL">MSR_IA32_POWER_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_POWER_CTL_BIT_EE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_POWER_CTL_BIT_EE">MSR_IA32_POWER_CTL_BIT_EE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_PRED_CMD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_PRED_CMD">MSR_IA32_PRED_CMD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR0_A.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR0_A">MSR_IA32_RTIT_ADDR0_A</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR0_B.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR0_B">MSR_IA32_RTIT_ADDR0_B</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR1_A.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR1_A">MSR_IA32_RTIT_ADDR1_A</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR1_B.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR1_B">MSR_IA32_RTIT_ADDR1_B</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR2_A.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR2_A">MSR_IA32_RTIT_ADDR2_A</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR2_B.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR2_B">MSR_IA32_RTIT_ADDR2_B</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR3_A.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR3_A">MSR_IA32_RTIT_ADDR3_A</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_ADDR3_B.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_ADDR3_B">MSR_IA32_RTIT_ADDR3_B</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_CR3_MATCH.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_CR3_MATCH">MSR_IA32_RTIT_CR3_MATCH</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_CTL">MSR_IA32_RTIT_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_OUTPUT_BASE">MSR_IA32_RTIT_OUTPUT_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_OUTPUT_MASK">MSR_IA32_RTIT_OUTPUT_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_RTIT_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_RTIT_STATUS">MSR_IA32_RTIT_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SMBASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SMBASE">MSR_IA32_SMBASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SMM_MONITOR_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SMM_MONITOR_CTL">MSR_IA32_SMM_MONITOR_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SPEC_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SPEC_CTRL">MSR_IA32_SPEC_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SYSENTER_CS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SYSENTER_CS">MSR_IA32_SYSENTER_CS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SYSENTER_EIP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SYSENTER_EIP">MSR_IA32_SYSENTER_EIP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_SYSENTER_ESP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_SYSENTER_ESP">MSR_IA32_SYSENTER_ESP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TEMPERATURE_TARGET.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TEMPERATURE_TARGET">MSR_IA32_TEMPERATURE_TARGET</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_THERM_CONTROL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_THERM_CONTROL">MSR_IA32_THERM_CONTROL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_THERM_INTERRUPT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_THERM_INTERRUPT">MSR_IA32_THERM_INTERRUPT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_THERM_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_THERM_STATUS">MSR_IA32_THERM_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TSC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TSC">MSR_IA32_TSC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TSCDEADLINE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TSCDEADLINE">MSR_IA32_TSCDEADLINE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TSC_ADJUST.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TSC_ADJUST">MSR_IA32_TSC_ADJUST</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TSC_DEADLINE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TSC_DEADLINE">MSR_IA32_TSC_DEADLINE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_TSX_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_TSX_CTRL">MSR_IA32_TSX_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_UCODE_REV.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_UCODE_REV">MSR_IA32_UCODE_REV</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_UCODE_WRITE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_UCODE_WRITE">MSR_IA32_UCODE_WRITE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_UMWAIT_CONTROL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_UMWAIT_CONTROL">MSR_IA32_UMWAIT_CONTROL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_UMWAIT_CONTROL_TIME_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_UMWAIT_CONTROL_TIME_MASK">MSR_IA32_UMWAIT_CONTROL_TIME_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_BASIC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_BASIC">MSR_IA32_VMX_BASIC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_CR0_FIXED0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_CR0_FIXED0">MSR_IA32_VMX_CR0_FIXED0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_CR0_FIXED1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_CR0_FIXED1">MSR_IA32_VMX_CR0_FIXED1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_CR4_FIXED0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_CR4_FIXED0">MSR_IA32_VMX_CR4_FIXED0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_CR4_FIXED1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_CR4_FIXED1">MSR_IA32_VMX_CR4_FIXED1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_ENTRY_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_ENTRY_CTLS">MSR_IA32_VMX_ENTRY_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_EPT_VPID_CAP.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_EPT_VPID_CAP">MSR_IA32_VMX_EPT_VPID_CAP</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_EXIT_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_EXIT_CTLS">MSR_IA32_VMX_EXIT_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_MISC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_MISC">MSR_IA32_VMX_MISC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_MISC_INTEL_PT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_MISC_INTEL_PT">MSR_IA32_VMX_MISC_INTEL_PT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE">MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS">MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_PINBASED_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_PINBASED_CTLS">MSR_IA32_VMX_PINBASED_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_PROCBASED_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_PROCBASED_CTLS">MSR_IA32_VMX_PROCBASED_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_PROCBASED_CTLS2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_PROCBASED_CTLS2">MSR_IA32_VMX_PROCBASED_CTLS2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_ENTRY_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_TRUE_ENTRY_CTLS">MSR_IA32_VMX_TRUE_ENTRY_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_EXIT_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_TRUE_EXIT_CTLS">MSR_IA32_VMX_TRUE_EXIT_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_PINBASED_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_TRUE_PINBASED_CTLS">MSR_IA32_VMX_TRUE_PINBASED_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_TRUE_PROCBASED_CTLS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_TRUE_PROCBASED_CTLS">MSR_IA32_VMX_TRUE_PROCBASED_CTLS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_VMCS_ENUM.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_VMCS_ENUM">MSR_IA32_VMX_VMCS_ENUM</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_VMX_VMFUNC.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_VMX_VMFUNC">MSR_IA32_VMX_VMFUNC</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IA32_XSS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IA32_XSS">MSR_IA32_XSS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_FCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_FCR1">MSR_IDT_FCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_FCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_FCR2">MSR_IDT_FCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_FCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_FCR3">MSR_IDT_FCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_FCR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_FCR4">MSR_IDT_FCR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR0">MSR_IDT_MCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR1">MSR_IDT_MCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR2">MSR_IDT_MCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR3">MSR_IDT_MCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR4">MSR_IDT_MCR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR5">MSR_IDT_MCR5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR6.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR6">MSR_IDT_MCR6</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR7.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR7">MSR_IDT_MCR7</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_IDT_MCR_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_IDT_MCR_CTRL">MSR_IDT_MCR_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K6_EPMR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K6_EPMR">MSR_K6_EPMR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K6_PFIR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K6_PFIR">MSR_K6_PFIR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K6_PSOR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K6_PSOR">MSR_K6_PSOR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K6_UWCCR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K6_UWCCR">MSR_K6_UWCCR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K6_WHCR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K6_WHCR">MSR_K6_WHCR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_CLK_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_CLK_CTL">MSR_K7_CLK_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_EVNTSEL0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_EVNTSEL0">MSR_K7_EVNTSEL0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_EVNTSEL1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_EVNTSEL1">MSR_K7_EVNTSEL1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_EVNTSEL2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_EVNTSEL2">MSR_K7_EVNTSEL2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_EVNTSEL3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_EVNTSEL3">MSR_K7_EVNTSEL3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_FID_VID_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_FID_VID_CTL">MSR_K7_FID_VID_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_FID_VID_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_FID_VID_STATUS">MSR_K7_FID_VID_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_HWCR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_HWCR">MSR_K7_HWCR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_HWCR_IRPERF_EN_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_HWCR_IRPERF_EN_BIT">MSR_K7_HWCR_IRPERF_EN_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_HWCR_SMMLOCK_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_HWCR_SMMLOCK_BIT">MSR_K7_HWCR_SMMLOCK_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_PERFCTR0">MSR_K7_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_PERFCTR1">MSR_K7_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_PERFCTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_PERFCTR2">MSR_K7_PERFCTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K7_PERFCTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K7_PERFCTR3">MSR_K7_PERFCTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_INT_PENDING_MSG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_INT_PENDING_MSG">MSR_K8_INT_PENDING_MSG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_SYSCFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_SYSCFG">MSR_K8_SYSCFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_SYSCFG_MEM_ENCRYPT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_SYSCFG_MEM_ENCRYPT_BIT">MSR_K8_SYSCFG_MEM_ENCRYPT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_TOP_MEM1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_TOP_MEM1">MSR_K8_TOP_MEM1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_TOP_MEM2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_TOP_MEM2">MSR_K8_TOP_MEM2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_TSEG_ADDR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_TSEG_ADDR">MSR_K8_TSEG_ADDR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_K8_TSEG_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_K8_TSEG_MASK">MSR_K8_TSEG_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KERNEL_GS_BASE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KERNEL_GS_BASE">MSR_KERNEL_GS_BASE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KNC_EVNTSEL0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KNC_EVNTSEL0">MSR_KNC_EVNTSEL0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KNC_EVNTSEL1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KNC_EVNTSEL1">MSR_KNC_EVNTSEL1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KNC_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KNC_PERFCTR0">MSR_KNC_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KNC_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KNC_PERFCTR1">MSR_KNC_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_KNL_CORE_C6_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_KNL_CORE_C6_RESIDENCY">MSR_KNL_CORE_C6_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_CORE_FROM.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_CORE_FROM">MSR_LBR_CORE_FROM</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_CORE_TO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_CORE_TO">MSR_LBR_CORE_TO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_INFO_0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_INFO_0">MSR_LBR_INFO_0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_NHM_FROM.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_NHM_FROM">MSR_LBR_NHM_FROM</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_NHM_TO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_NHM_TO">MSR_LBR_NHM_TO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_SELECT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_SELECT">MSR_LBR_SELECT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LBR_TOS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LBR_TOS">MSR_LBR_TOS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_LSTAR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_LSTAR">MSR_LSTAR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MC6_DEMOTION_POLICY_CONFIG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MC6_DEMOTION_POLICY_CONFIG">MSR_MC6_DEMOTION_POLICY_CONFIG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MISC_FEATURES_ENABLES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MISC_FEATURES_ENABLES">MSR_MISC_FEATURES_ENABLES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT">MSR_MISC_FEATURES_ENABLES_CPUID_FAULT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT">MSR_MISC_FEATURES_ENABLES_RING3MWAIT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MISC_FEATURE_CONTROL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MISC_FEATURE_CONTROL">MSR_MISC_FEATURE_CONTROL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MISC_PWR_MGMT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MISC_PWR_MGMT">MSR_MISC_PWR_MGMT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MODULE_C6_RES_MS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MODULE_C6_RES_MS">MSR_MODULE_C6_RES_MS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRcap.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRcap">MSR_MTRRcap</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRdefType.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRdefType">MSR_MTRRdefType</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_C0000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_C0000">MSR_MTRRfix4K_C0000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_C8000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_C8000">MSR_MTRRfix4K_C8000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_D0000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_D0000">MSR_MTRRfix4K_D0000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_D8000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_D8000">MSR_MTRRfix4K_D8000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_E0000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_E0000">MSR_MTRRfix4K_E0000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_E8000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_E8000">MSR_MTRRfix4K_E8000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_F0000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_F0000">MSR_MTRRfix4K_F0000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix4K_F8000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix4K_F8000">MSR_MTRRfix4K_F8000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix16K_80000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix16K_80000">MSR_MTRRfix16K_80000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix16K_A0000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix16K_A0000">MSR_MTRRfix16K_A0000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_MTRRfix64K_00000.html" title="constant vmm::arch_gen::x86::msr_index::MSR_MTRRfix64K_00000">MSR_MTRRfix64K_00000</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_OFFCORE_RSP_0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_OFFCORE_RSP_0">MSR_OFFCORE_RSP_0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_OFFCORE_RSP_1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_OFFCORE_RSP_1">MSR_OFFCORE_RSP_1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_ALF_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_ALF_ESCR0">MSR_P4_ALF_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_ALF_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_ALF_ESCR1">MSR_P4_ALF_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_CCCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_CCCR0">MSR_P4_BPU_CCCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_CCCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_CCCR1">MSR_P4_BPU_CCCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_CCCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_CCCR2">MSR_P4_BPU_CCCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_CCCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_CCCR3">MSR_P4_BPU_CCCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_ESCR0">MSR_P4_BPU_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_ESCR1">MSR_P4_BPU_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_PERFCTR0">MSR_P4_BPU_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_PERFCTR1">MSR_P4_BPU_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_PERFCTR2">MSR_P4_BPU_PERFCTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BPU_PERFCTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BPU_PERFCTR3">MSR_P4_BPU_PERFCTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BSU_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BSU_ESCR0">MSR_P4_BSU_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_BSU_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_BSU_ESCR1">MSR_P4_BSU_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR0">MSR_P4_CRU_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR1">MSR_P4_CRU_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR2">MSR_P4_CRU_ESCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR3">MSR_P4_CRU_ESCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR4">MSR_P4_CRU_ESCR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_CRU_ESCR5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_CRU_ESCR5">MSR_P4_CRU_ESCR5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_DAC_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_DAC_ESCR0">MSR_P4_DAC_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_DAC_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_DAC_ESCR1">MSR_P4_DAC_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FIRM_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FIRM_ESCR0">MSR_P4_FIRM_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FIRM_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FIRM_ESCR1">MSR_P4_FIRM_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_CCCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_CCCR0">MSR_P4_FLAME_CCCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_CCCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_CCCR1">MSR_P4_FLAME_CCCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_CCCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_CCCR2">MSR_P4_FLAME_CCCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_CCCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_CCCR3">MSR_P4_FLAME_CCCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_ESCR0">MSR_P4_FLAME_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_ESCR1">MSR_P4_FLAME_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_PERFCTR0">MSR_P4_FLAME_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_PERFCTR1">MSR_P4_FLAME_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_PERFCTR2">MSR_P4_FLAME_PERFCTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FLAME_PERFCTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FLAME_PERFCTR3">MSR_P4_FLAME_PERFCTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FSB_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FSB_ESCR0">MSR_P4_FSB_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_FSB_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_FSB_ESCR1">MSR_P4_FSB_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR0">MSR_P4_IQ_CCCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR1">MSR_P4_IQ_CCCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR2">MSR_P4_IQ_CCCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR3">MSR_P4_IQ_CCCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR4">MSR_P4_IQ_CCCR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_CCCR5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_CCCR5">MSR_P4_IQ_CCCR5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_ESCR0">MSR_P4_IQ_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_ESCR1">MSR_P4_IQ_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR0">MSR_P4_IQ_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR1">MSR_P4_IQ_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR2">MSR_P4_IQ_PERFCTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR3">MSR_P4_IQ_PERFCTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR4.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR4">MSR_P4_IQ_PERFCTR4</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IQ_PERFCTR5.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IQ_PERFCTR5">MSR_P4_IQ_PERFCTR5</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IS_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IS_ESCR0">MSR_P4_IS_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IS_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IS_ESCR1">MSR_P4_IS_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_ITLB_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_ITLB_ESCR0">MSR_P4_ITLB_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_ITLB_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_ITLB_ESCR1">MSR_P4_ITLB_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IX_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IX_ESCR0">MSR_P4_IX_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_IX_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_IX_ESCR1">MSR_P4_IX_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MOB_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MOB_ESCR0">MSR_P4_MOB_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MOB_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MOB_ESCR1">MSR_P4_MOB_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_CCCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_CCCR0">MSR_P4_MS_CCCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_CCCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_CCCR1">MSR_P4_MS_CCCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_CCCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_CCCR2">MSR_P4_MS_CCCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_CCCR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_CCCR3">MSR_P4_MS_CCCR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_ESCR0">MSR_P4_MS_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_ESCR1">MSR_P4_MS_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_PERFCTR0">MSR_P4_MS_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_PERFCTR1">MSR_P4_MS_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_PERFCTR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_PERFCTR2">MSR_P4_MS_PERFCTR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_MS_PERFCTR3.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_MS_PERFCTR3">MSR_P4_MS_PERFCTR3</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_PEBS_MATRIX_VERT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_PEBS_MATRIX_VERT">MSR_P4_PEBS_MATRIX_VERT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_PMH_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_PMH_ESCR0">MSR_P4_PMH_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_PMH_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_PMH_ESCR1">MSR_P4_PMH_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_RAT_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_RAT_ESCR0">MSR_P4_RAT_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_RAT_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_RAT_ESCR1">MSR_P4_RAT_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_SAAT_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_SAAT_ESCR0">MSR_P4_SAAT_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_SAAT_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_SAAT_ESCR1">MSR_P4_SAAT_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_SSU_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_SSU_ESCR0">MSR_P4_SSU_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_SSU_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_SSU_ESCR1">MSR_P4_SSU_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_TBPU_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_TBPU_ESCR0">MSR_P4_TBPU_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_TBPU_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_TBPU_ESCR1">MSR_P4_TBPU_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_TC_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_TC_ESCR0">MSR_P4_TC_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_TC_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_TC_ESCR1">MSR_P4_TC_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_U2L_ESCR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_U2L_ESCR0">MSR_P4_U2L_ESCR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P4_U2L_ESCR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P4_U2L_ESCR1">MSR_P4_U2L_ESCR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P6_EVNTSEL0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P6_EVNTSEL0">MSR_P6_EVNTSEL0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P6_EVNTSEL1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P6_EVNTSEL1">MSR_P6_EVNTSEL1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P6_PERFCTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P6_PERFCTR0">MSR_P6_PERFCTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_P6_PERFCTR1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_P6_PERFCTR1">MSR_P6_PERFCTR1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PEBS_DATA_CFG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PEBS_DATA_CFG">MSR_PEBS_DATA_CFG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PEBS_FRONTEND.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PEBS_FRONTEND">MSR_PEBS_FRONTEND</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PEBS_LD_LAT_THRESHOLD.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PEBS_LD_LAT_THRESHOLD">MSR_PEBS_LD_LAT_THRESHOLD</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PERF_LIMIT_REASONS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PERF_LIMIT_REASONS">MSR_PERF_LIMIT_REASONS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PERF_METRICS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PERF_METRICS">MSR_PERF_METRICS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC3_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC3_IRTL">MSR_PKGC3_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC6_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC6_IRTL">MSR_PKGC6_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC7_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC7_IRTL">MSR_PKGC7_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC8_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC8_IRTL">MSR_PKGC8_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC9_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC9_IRTL">MSR_PKGC9_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKGC10_IRTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKGC10_IRTL">MSR_PKGC10_IRTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_ANY_CORE_C0_RES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_ANY_CORE_C0_RES">MSR_PKG_ANY_CORE_C0_RES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_ANY_GFXE_C0_RES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_ANY_GFXE_C0_RES">MSR_PKG_ANY_GFXE_C0_RES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_BOTH_CORE_GFXE_C0_RES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_BOTH_CORE_GFXE_C0_RES">MSR_PKG_BOTH_CORE_GFXE_C0_RES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C2_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C2_RESIDENCY">MSR_PKG_C2_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C3_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C3_RESIDENCY">MSR_PKG_C3_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C6_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C6_RESIDENCY">MSR_PKG_C6_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C7_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C7_RESIDENCY">MSR_PKG_C7_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C8_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C8_RESIDENCY">MSR_PKG_C8_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C9_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C9_RESIDENCY">MSR_PKG_C9_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_C10_RESIDENCY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_C10_RESIDENCY">MSR_PKG_C10_RESIDENCY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_CST_CONFIG_CONTROL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_CST_CONFIG_CONTROL">MSR_PKG_CST_CONFIG_CONTROL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_ENERGY_STATUS">MSR_PKG_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_PERF_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_PERF_STATUS">MSR_PKG_PERF_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_POWER_INFO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_POWER_INFO">MSR_PKG_POWER_INFO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_POWER_LIMIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_POWER_LIMIT">MSR_PKG_POWER_LIMIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PKG_WEIGHTED_CORE_C0_RES.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PKG_WEIGHTED_CORE_C0_RES">MSR_PKG_WEIGHTED_CORE_C0_RES</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PLATFORM_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PLATFORM_ENERGY_STATUS">MSR_PLATFORM_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PLATFORM_INFO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PLATFORM_INFO">MSR_PLATFORM_INFO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PLATFORM_INFO_CPUID_FAULT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PLATFORM_INFO_CPUID_FAULT_BIT">MSR_PLATFORM_INFO_CPUID_FAULT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PM_ENABLE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PM_ENABLE">MSR_PM_ENABLE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP0_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP0_ENERGY_STATUS">MSR_PP0_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP0_PERF_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP0_PERF_STATUS">MSR_PP0_PERF_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP0_POLICY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP0_POLICY">MSR_PP0_POLICY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP0_POWER_LIMIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP0_POWER_LIMIT">MSR_PP0_POWER_LIMIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP1_ENERGY_STATUS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP1_ENERGY_STATUS">MSR_PP1_ENERGY_STATUS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP1_POLICY.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP1_POLICY">MSR_PP1_POLICY</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PP1_POWER_LIMIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PP1_POWER_LIMIT">MSR_PP1_POWER_LIMIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PPERF.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PPERF">MSR_PPERF</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PPIN.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PPIN">MSR_PPIN</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_PPIN_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_PPIN_CTL">MSR_PPIN_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_RAPL_POWER_UNIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_RAPL_POWER_UNIT">MSR_RAPL_POWER_UNIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_RELOAD_FIXED_CTR0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_RELOAD_FIXED_CTR0">MSR_RELOAD_FIXED_CTR0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_RELOAD_PMC0.html" title="constant vmm::arch_gen::x86::msr_index::MSR_RELOAD_PMC0">MSR_RELOAD_PMC0</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_RING_PERF_LIMIT_REASONS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_RING_PERF_LIMIT_REASONS">MSR_RING_PERF_LIMIT_REASONS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_SMI_COUNT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_SMI_COUNT">MSR_SMI_COUNT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_STAR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_STAR">MSR_STAR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_SYSCALL_MASK.html" title="constant vmm::arch_gen::x86::msr_index::MSR_SYSCALL_MASK">MSR_SYSCALL_MASK</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TEST_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TEST_CTRL">MSR_TEST_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT">MSR_TEST_CTRL_SPLIT_LOCK_DETECT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TFA_RTM_FORCE_ABORT_BIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TFA_RTM_FORCE_ABORT_BIT">MSR_TFA_RTM_FORCE_ABORT_BIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_THERM2_CTL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_THERM2_CTL">MSR_THERM2_CTL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_THERM2_CTL_TM_SELECT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_THERM2_CTL_TM_SELECT">MSR_THERM2_CTL_TM_SELECT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TMTA_LONGRUN_CTRL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TMTA_LONGRUN_CTRL">MSR_TMTA_LONGRUN_CTRL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TMTA_LONGRUN_FLAGS.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TMTA_LONGRUN_FLAGS">MSR_TMTA_LONGRUN_FLAGS</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TMTA_LRTI_READOUT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TMTA_LRTI_READOUT">MSR_TMTA_LRTI_READOUT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TMTA_LRTI_VOLT_MHZ.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TMTA_LRTI_VOLT_MHZ">MSR_TMTA_LRTI_VOLT_MHZ</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TSC_AUX.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TSC_AUX">MSR_TSC_AUX</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TSX_FORCE_ABORT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TSX_FORCE_ABORT">MSR_TSX_FORCE_ABORT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TURBO_ACTIVATION_RATIO.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TURBO_ACTIVATION_RATIO">MSR_TURBO_ACTIVATION_RATIO</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TURBO_RATIO_LIMIT">MSR_TURBO_RATIO_LIMIT</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT1.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TURBO_RATIO_LIMIT1">MSR_TURBO_RATIO_LIMIT1</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_TURBO_RATIO_LIMIT2">MSR_TURBO_RATIO_LIMIT2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VIA_BCR2.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VIA_BCR2">MSR_VIA_BCR2</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VIA_FCR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VIA_FCR">MSR_VIA_FCR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VIA_LONGHAUL.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VIA_LONGHAUL">MSR_VIA_LONGHAUL</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VIA_RNG.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VIA_RNG">MSR_VIA_RNG</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VM_CR.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VM_CR">MSR_VM_CR</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VM_HSAVE_PA.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VM_HSAVE_PA">MSR_VM_HSAVE_PA</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_VM_IGNNE.html" title="constant vmm::arch_gen::x86::msr_index::MSR_VM_IGNNE">MSR_VM_IGNNE</a></div></li><li><div class="item-name"><a class="constant" href="constant.MSR_ZEN2_SPECTRAL_CHICKEN.html" title="constant vmm::arch_gen::x86::msr_index::MSR_ZEN2_SPECTRAL_CHICKEN">MSR_ZEN2_SPECTRAL_CHICKEN</a></div></li></ul></section></div></main></body></html>