// Seed: 4211985130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2[1] = id_2;
  assign id_1 = id_3;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1
    , id_4,
    input  tri0  id_2
);
  logic [7:0] id_5;
  wire id_6;
  module_0(
      id_4, id_5, id_4, id_4, id_6
  );
  wire id_7;
  generate
    assign id_5[1] = id_5;
  endgenerate
endmodule
