// Seed: 1429922326
module module_0 #(
    parameter id_1 = 32'd29,
    parameter id_6 = 32'd46
);
  wire _id_1, id_2, id_3, id_4, id_5;
  shortint [-1  >  id_1 : -1] _id_6 = id_2;
  wire id_7 = id_2;
  parameter id_8 = -1;
  logic ["" : id_6] id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(.id_10("" - id_11)),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout reg id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  final id_15 <= -1'b0;
  module_0 modCall_1 ();
endmodule
