// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Mon Dec 16 11:20:20 2024
// Host        : Tegar running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/mtfir/Downloads/final_project/final_project.gen/sources_1/bd/design_1/ip/design_1_axis_ann_0_0/design_1_axis_ann_0_0_sim_netlist.v
// Design      : design_1_axis_ann_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axis_ann_0_0,axis_ann,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "axis_ann,Vivado 2024.1" *) 
(* NotValidForBitStream *)
module design_1_axis_ann_0_0
   (aclk,
    aresetn,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tvalid,
    s_axis_tlast,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tvalid,
    m_axis_tlast);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [127:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) input m_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [127:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_tlast;

  wire aclk;
  wire aresetn;
  wire [127:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [127:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;

  design_1_axis_ann_0_0_axis_ann inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
endmodule

(* ORIG_REF_NAME = "ann" *) 
module design_1_axis_ann_0_0_ann
   (p_0_in,
    E,
    a_enb,
    a_doutb,
    aclk,
    Q,
    aresetn,
    \state_reg_reg[0] ,
    \state_reg_reg[0]_0 ,
    s_axis_tready,
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ,
    k_dina);
  output p_0_in;
  output [0:0]E;
  output a_enb;
  output [127:0]a_doutb;
  input aclk;
  input [2:0]Q;
  input aresetn;
  input \state_reg_reg[0] ;
  input \state_reg_reg[0]_0 ;
  input s_axis_tready;
  input [2:0]\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  input [95:0]k_dina;

  wire [0:0]E;
  wire [2:0]Q;
  wire [127:0]a_doutb;
  wire a_enb;
  wire a_wea;
  wire aclk;
  wire aresetn;
  wire [9:0]b40_reg;
  wire [9:0]b41_reg;
  wire [9:0]b42_reg;
  wire [9:0]b43_reg;
  wire [9:0]b44_reg;
  wire [9:0]b45_reg;
  wire [0:0]b50_sel;
  wire cnt_main_reg0;
  wire \cnt_main_reg[5]_i_1_n_0 ;
  wire \cnt_main_reg[5]_i_2_n_0 ;
  wire \cnt_main_reg[5]_i_4_n_0 ;
  wire [5:0]cnt_main_reg_reg;
  wire [10:0]d0;
  wire [2:0]\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ;
  wire [95:0]k_dina;
  wire [95:0]k_doutb;
  wire k_ena;
  wire k_enb;
  wire p_0_in;
  wire [5:0]p_0_in_0;
  wire reg_b41_n_0;
  wire reg_b42_n_0;
  wire reg_b43_n_0;
  wire reg_b44_n_0;
  wire reg_b45_n_0;
  wire reg_b50_n_0;
  wire reg_b51_n_0;
  wire reg_b52_n_0;
  wire reg_b53_n_0;
  wire reg_b54_n_0;
  wire reg_b55_n_0;
  wire reg_sig_01_n_0;
  wire reg_sig_01_n_1;
  wire reg_sig_01_n_2;
  wire reg_sig_01_n_3;
  wire reg_sig_01_n_4;
  wire reg_sig_01_n_5;
  wire reg_sig_01_n_6;
  wire reg_sig_01_n_7;
  wire reg_sig_01_n_8;
  wire reg_sig_01_n_9;
  wire reg_sig_02_n_0;
  wire reg_sig_02_n_1;
  wire reg_sig_02_n_2;
  wire reg_sig_02_n_3;
  wire reg_sig_02_n_4;
  wire reg_sig_02_n_5;
  wire reg_sig_02_n_6;
  wire reg_sig_02_n_7;
  wire reg_sig_02_n_8;
  wire reg_sig_02_n_9;
  wire reg_sig_03_n_0;
  wire reg_sig_03_n_1;
  wire reg_sig_03_n_10;
  wire reg_sig_03_n_11;
  wire reg_sig_03_n_12;
  wire reg_sig_03_n_13;
  wire reg_sig_03_n_14;
  wire reg_sig_03_n_15;
  wire reg_sig_03_n_16;
  wire reg_sig_03_n_17;
  wire reg_sig_03_n_18;
  wire reg_sig_03_n_19;
  wire reg_sig_03_n_2;
  wire reg_sig_03_n_3;
  wire reg_sig_03_n_30;
  wire reg_sig_03_n_31;
  wire reg_sig_03_n_32;
  wire reg_sig_03_n_33;
  wire reg_sig_03_n_34;
  wire reg_sig_03_n_35;
  wire reg_sig_03_n_36;
  wire reg_sig_03_n_37;
  wire reg_sig_03_n_38;
  wire reg_sig_03_n_39;
  wire reg_sig_03_n_4;
  wire reg_sig_03_n_40;
  wire reg_sig_03_n_41;
  wire reg_sig_03_n_42;
  wire reg_sig_03_n_43;
  wire reg_sig_03_n_44;
  wire reg_sig_03_n_45;
  wire reg_sig_03_n_46;
  wire reg_sig_03_n_47;
  wire reg_sig_03_n_48;
  wire reg_sig_03_n_49;
  wire reg_sig_03_n_5;
  wire reg_sig_03_n_6;
  wire reg_sig_03_n_7;
  wire reg_sig_03_n_8;
  wire reg_sig_03_n_9;
  wire reg_sig_11_n_0;
  wire reg_sig_11_n_1;
  wire reg_sig_11_n_2;
  wire reg_sig_11_n_3;
  wire reg_sig_11_n_4;
  wire reg_sig_11_n_5;
  wire reg_sig_11_n_6;
  wire reg_sig_11_n_7;
  wire reg_sig_11_n_8;
  wire reg_sig_11_n_9;
  wire reg_sig_12_n_0;
  wire reg_sig_12_n_1;
  wire reg_sig_12_n_2;
  wire reg_sig_12_n_3;
  wire reg_sig_12_n_4;
  wire reg_sig_12_n_5;
  wire reg_sig_12_n_6;
  wire reg_sig_12_n_7;
  wire reg_sig_12_n_8;
  wire reg_sig_12_n_9;
  wire reg_sig_13_n_0;
  wire reg_sig_13_n_1;
  wire reg_sig_13_n_10;
  wire reg_sig_13_n_11;
  wire reg_sig_13_n_12;
  wire reg_sig_13_n_13;
  wire reg_sig_13_n_14;
  wire reg_sig_13_n_15;
  wire reg_sig_13_n_16;
  wire reg_sig_13_n_17;
  wire reg_sig_13_n_18;
  wire reg_sig_13_n_19;
  wire reg_sig_13_n_2;
  wire reg_sig_13_n_20;
  wire reg_sig_13_n_21;
  wire reg_sig_13_n_22;
  wire reg_sig_13_n_23;
  wire reg_sig_13_n_24;
  wire reg_sig_13_n_25;
  wire reg_sig_13_n_26;
  wire reg_sig_13_n_27;
  wire reg_sig_13_n_28;
  wire reg_sig_13_n_29;
  wire reg_sig_13_n_3;
  wire reg_sig_13_n_30;
  wire reg_sig_13_n_31;
  wire reg_sig_13_n_32;
  wire reg_sig_13_n_33;
  wire reg_sig_13_n_34;
  wire reg_sig_13_n_35;
  wire reg_sig_13_n_36;
  wire reg_sig_13_n_37;
  wire reg_sig_13_n_38;
  wire reg_sig_13_n_39;
  wire reg_sig_13_n_4;
  wire reg_sig_13_n_40;
  wire reg_sig_13_n_41;
  wire reg_sig_13_n_42;
  wire reg_sig_13_n_43;
  wire reg_sig_13_n_44;
  wire reg_sig_13_n_45;
  wire reg_sig_13_n_46;
  wire reg_sig_13_n_47;
  wire reg_sig_13_n_48;
  wire reg_sig_13_n_49;
  wire reg_sig_13_n_5;
  wire reg_sig_13_n_6;
  wire reg_sig_13_n_7;
  wire reg_sig_13_n_8;
  wire reg_sig_13_n_9;
  wire reg_sig_21_n_0;
  wire reg_sig_21_n_1;
  wire reg_sig_21_n_2;
  wire reg_sig_21_n_3;
  wire reg_sig_21_n_4;
  wire reg_sig_21_n_5;
  wire reg_sig_21_n_6;
  wire reg_sig_21_n_7;
  wire reg_sig_21_n_8;
  wire reg_sig_21_n_9;
  wire reg_sig_22_n_0;
  wire reg_sig_22_n_1;
  wire reg_sig_22_n_2;
  wire reg_sig_22_n_3;
  wire reg_sig_22_n_4;
  wire reg_sig_22_n_5;
  wire reg_sig_22_n_6;
  wire reg_sig_22_n_7;
  wire reg_sig_22_n_8;
  wire reg_sig_22_n_9;
  wire reg_sig_23_n_0;
  wire reg_sig_23_n_1;
  wire reg_sig_23_n_10;
  wire reg_sig_23_n_11;
  wire reg_sig_23_n_12;
  wire reg_sig_23_n_13;
  wire reg_sig_23_n_14;
  wire reg_sig_23_n_15;
  wire reg_sig_23_n_16;
  wire reg_sig_23_n_17;
  wire reg_sig_23_n_18;
  wire reg_sig_23_n_19;
  wire reg_sig_23_n_2;
  wire reg_sig_23_n_20;
  wire reg_sig_23_n_21;
  wire reg_sig_23_n_22;
  wire reg_sig_23_n_23;
  wire reg_sig_23_n_24;
  wire reg_sig_23_n_25;
  wire reg_sig_23_n_26;
  wire reg_sig_23_n_27;
  wire reg_sig_23_n_28;
  wire reg_sig_23_n_29;
  wire reg_sig_23_n_3;
  wire reg_sig_23_n_30;
  wire reg_sig_23_n_31;
  wire reg_sig_23_n_32;
  wire reg_sig_23_n_33;
  wire reg_sig_23_n_34;
  wire reg_sig_23_n_35;
  wire reg_sig_23_n_36;
  wire reg_sig_23_n_37;
  wire reg_sig_23_n_38;
  wire reg_sig_23_n_39;
  wire reg_sig_23_n_4;
  wire reg_sig_23_n_40;
  wire reg_sig_23_n_41;
  wire reg_sig_23_n_42;
  wire reg_sig_23_n_43;
  wire reg_sig_23_n_44;
  wire reg_sig_23_n_45;
  wire reg_sig_23_n_46;
  wire reg_sig_23_n_47;
  wire reg_sig_23_n_48;
  wire reg_sig_23_n_49;
  wire reg_sig_23_n_5;
  wire reg_sig_23_n_6;
  wire reg_sig_23_n_7;
  wire reg_sig_23_n_8;
  wire reg_sig_23_n_9;
  wire reg_sig_31_n_0;
  wire reg_sig_31_n_1;
  wire reg_sig_31_n_2;
  wire reg_sig_31_n_3;
  wire reg_sig_31_n_4;
  wire reg_sig_31_n_5;
  wire reg_sig_31_n_6;
  wire reg_sig_31_n_7;
  wire reg_sig_31_n_8;
  wire reg_sig_31_n_9;
  wire reg_sig_32_n_0;
  wire reg_sig_32_n_1;
  wire reg_sig_32_n_2;
  wire reg_sig_32_n_3;
  wire reg_sig_32_n_4;
  wire reg_sig_32_n_5;
  wire reg_sig_32_n_6;
  wire reg_sig_32_n_7;
  wire reg_sig_32_n_8;
  wire reg_sig_32_n_9;
  wire reg_sig_33_n_0;
  wire reg_sig_33_n_1;
  wire reg_sig_33_n_10;
  wire reg_sig_33_n_11;
  wire reg_sig_33_n_12;
  wire reg_sig_33_n_13;
  wire reg_sig_33_n_14;
  wire reg_sig_33_n_15;
  wire reg_sig_33_n_16;
  wire reg_sig_33_n_17;
  wire reg_sig_33_n_18;
  wire reg_sig_33_n_19;
  wire reg_sig_33_n_2;
  wire reg_sig_33_n_20;
  wire reg_sig_33_n_21;
  wire reg_sig_33_n_22;
  wire reg_sig_33_n_23;
  wire reg_sig_33_n_24;
  wire reg_sig_33_n_25;
  wire reg_sig_33_n_26;
  wire reg_sig_33_n_27;
  wire reg_sig_33_n_28;
  wire reg_sig_33_n_29;
  wire reg_sig_33_n_3;
  wire reg_sig_33_n_30;
  wire reg_sig_33_n_31;
  wire reg_sig_33_n_32;
  wire reg_sig_33_n_33;
  wire reg_sig_33_n_34;
  wire reg_sig_33_n_35;
  wire reg_sig_33_n_36;
  wire reg_sig_33_n_37;
  wire reg_sig_33_n_38;
  wire reg_sig_33_n_39;
  wire reg_sig_33_n_4;
  wire reg_sig_33_n_40;
  wire reg_sig_33_n_41;
  wire reg_sig_33_n_42;
  wire reg_sig_33_n_43;
  wire reg_sig_33_n_44;
  wire reg_sig_33_n_45;
  wire reg_sig_33_n_46;
  wire reg_sig_33_n_47;
  wire reg_sig_33_n_48;
  wire reg_sig_33_n_49;
  wire reg_sig_33_n_5;
  wire reg_sig_33_n_6;
  wire reg_sig_33_n_7;
  wire reg_sig_33_n_8;
  wire reg_sig_33_n_9;
  wire reg_sig_41_n_0;
  wire reg_sig_41_n_1;
  wire reg_sig_41_n_2;
  wire reg_sig_41_n_3;
  wire reg_sig_41_n_4;
  wire reg_sig_41_n_5;
  wire reg_sig_41_n_6;
  wire reg_sig_41_n_7;
  wire reg_sig_41_n_8;
  wire reg_sig_41_n_9;
  wire reg_sig_42_n_0;
  wire reg_sig_42_n_1;
  wire reg_sig_42_n_2;
  wire reg_sig_42_n_3;
  wire reg_sig_42_n_4;
  wire reg_sig_42_n_5;
  wire reg_sig_42_n_6;
  wire reg_sig_42_n_7;
  wire reg_sig_42_n_8;
  wire reg_sig_42_n_9;
  wire reg_sig_43_n_0;
  wire reg_sig_43_n_1;
  wire reg_sig_43_n_10;
  wire reg_sig_43_n_11;
  wire reg_sig_43_n_12;
  wire reg_sig_43_n_13;
  wire reg_sig_43_n_14;
  wire reg_sig_43_n_15;
  wire reg_sig_43_n_16;
  wire reg_sig_43_n_17;
  wire reg_sig_43_n_18;
  wire reg_sig_43_n_19;
  wire reg_sig_43_n_2;
  wire reg_sig_43_n_20;
  wire reg_sig_43_n_21;
  wire reg_sig_43_n_22;
  wire reg_sig_43_n_23;
  wire reg_sig_43_n_24;
  wire reg_sig_43_n_25;
  wire reg_sig_43_n_26;
  wire reg_sig_43_n_27;
  wire reg_sig_43_n_28;
  wire reg_sig_43_n_29;
  wire reg_sig_43_n_3;
  wire reg_sig_43_n_30;
  wire reg_sig_43_n_31;
  wire reg_sig_43_n_32;
  wire reg_sig_43_n_33;
  wire reg_sig_43_n_34;
  wire reg_sig_43_n_35;
  wire reg_sig_43_n_36;
  wire reg_sig_43_n_37;
  wire reg_sig_43_n_38;
  wire reg_sig_43_n_39;
  wire reg_sig_43_n_4;
  wire reg_sig_43_n_40;
  wire reg_sig_43_n_41;
  wire reg_sig_43_n_42;
  wire reg_sig_43_n_43;
  wire reg_sig_43_n_44;
  wire reg_sig_43_n_45;
  wire reg_sig_43_n_46;
  wire reg_sig_43_n_47;
  wire reg_sig_43_n_48;
  wire reg_sig_43_n_49;
  wire reg_sig_43_n_5;
  wire reg_sig_43_n_6;
  wire reg_sig_43_n_7;
  wire reg_sig_43_n_8;
  wire reg_sig_43_n_9;
  wire reg_sig_51_n_0;
  wire reg_sig_51_n_1;
  wire reg_sig_51_n_2;
  wire reg_sig_51_n_3;
  wire reg_sig_51_n_4;
  wire reg_sig_51_n_5;
  wire reg_sig_51_n_6;
  wire reg_sig_51_n_7;
  wire reg_sig_51_n_8;
  wire reg_sig_51_n_9;
  wire reg_sig_52_n_0;
  wire reg_sig_52_n_1;
  wire reg_sig_52_n_2;
  wire reg_sig_52_n_3;
  wire reg_sig_52_n_4;
  wire reg_sig_52_n_5;
  wire reg_sig_52_n_6;
  wire reg_sig_52_n_7;
  wire reg_sig_52_n_8;
  wire reg_sig_52_n_9;
  wire reg_sig_53_n_0;
  wire reg_sig_53_n_1;
  wire reg_sig_53_n_10;
  wire reg_sig_53_n_11;
  wire reg_sig_53_n_12;
  wire reg_sig_53_n_13;
  wire reg_sig_53_n_14;
  wire reg_sig_53_n_15;
  wire reg_sig_53_n_16;
  wire reg_sig_53_n_17;
  wire reg_sig_53_n_18;
  wire reg_sig_53_n_19;
  wire reg_sig_53_n_2;
  wire reg_sig_53_n_20;
  wire reg_sig_53_n_21;
  wire reg_sig_53_n_22;
  wire reg_sig_53_n_23;
  wire reg_sig_53_n_24;
  wire reg_sig_53_n_25;
  wire reg_sig_53_n_26;
  wire reg_sig_53_n_27;
  wire reg_sig_53_n_28;
  wire reg_sig_53_n_29;
  wire reg_sig_53_n_3;
  wire reg_sig_53_n_30;
  wire reg_sig_53_n_31;
  wire reg_sig_53_n_32;
  wire reg_sig_53_n_33;
  wire reg_sig_53_n_34;
  wire reg_sig_53_n_35;
  wire reg_sig_53_n_36;
  wire reg_sig_53_n_37;
  wire reg_sig_53_n_38;
  wire reg_sig_53_n_39;
  wire reg_sig_53_n_4;
  wire reg_sig_53_n_40;
  wire reg_sig_53_n_41;
  wire reg_sig_53_n_42;
  wire reg_sig_53_n_43;
  wire reg_sig_53_n_44;
  wire reg_sig_53_n_45;
  wire reg_sig_53_n_46;
  wire reg_sig_53_n_47;
  wire reg_sig_53_n_48;
  wire reg_sig_53_n_49;
  wire reg_sig_53_n_5;
  wire reg_sig_53_n_6;
  wire reg_sig_53_n_7;
  wire reg_sig_53_n_8;
  wire reg_sig_53_n_9;
  wire [9:0]s0;
  wire [9:0]s1;
  wire [9:0]s2;
  wire [9:0]s3;
  wire [9:0]s4;
  wire [9:0]s5;
  wire s_axis_tready;
  wire [6:0]sel;
  wire [6:0]sel_0;
  wire [6:0]sel_1;
  wire [6:0]sel_2;
  wire [6:0]sel_3;
  wire [6:0]sel_4;
  wire sigmoid_0_n_0;
  wire sigmoid_0_n_1;
  wire sigmoid_1_n_0;
  wire sigmoid_1_n_1;
  wire sigmoid_2_n_0;
  wire sigmoid_2_n_1;
  wire sigmoid_3_n_0;
  wire sigmoid_3_n_1;
  wire sigmoid_4_n_0;
  wire sigmoid_4_n_1;
  wire sigmoid_5_n_0;
  wire sigmoid_5_n_1;
  wire \state_reg[2]_i_3_n_0 ;
  wire \state_reg[2]_i_6_n_0 ;
  wire \state_reg_reg[0] ;
  wire \state_reg_reg[0]_0 ;
  wire systolic_0_n_1;
  wire systolic_0_n_102;
  wire systolic_0_n_103;
  wire systolic_0_n_34;
  wire systolic_0_n_35;
  wire systolic_0_n_36;
  wire systolic_0_n_37;
  wire systolic_0_n_38;
  wire systolic_0_n_46;
  wire systolic_0_n_54;
  wire systolic_0_n_62;
  wire systolic_0_n_70;
  wire systolic_0_n_86;
  wire [95:0]wb_doutb;
  wire wb_ena;
  wire wb_enb;
  wire xpm_memory_tdpram_a_i_2_n_0;
  wire xpm_memory_tdpram_k_i_3_n_0;
  wire xpm_memory_tdpram_k_i_4_n_0;
  wire xpm_memory_tdpram_wb_i_4_n_0;
  wire xpm_memory_tdpram_wb_i_5_n_0;
  wire xpm_memory_tdpram_wb_i_6_n_0;
  wire [15:6]y0;
  wire [15:6]y1;
  wire [15:6]y2;
  wire [15:6]y3;
  wire [15:6]y4;
  wire [15:6]y5;
  wire NLW_xpm_memory_tdpram_a_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_a_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_a_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_a_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_tdpram_a_douta_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_k_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_k_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_k_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_k_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_tdpram_k_douta_UNCONNECTED;
  wire [127:96]NLW_xpm_memory_tdpram_k_doutb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_wb_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_wb_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_wb_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_tdpram_wb_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_tdpram_wb_douta_UNCONNECTED;
  wire [127:96]NLW_xpm_memory_tdpram_wb_doutb_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_main_reg[0]_i_1 
       (.I0(cnt_main_reg_reg[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_main_reg[1]_i_1 
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cnt_main_reg[2]_i_1 
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cnt_main_reg[3]_i_1 
       (.I0(cnt_main_reg_reg[1]),
        .I1(cnt_main_reg_reg[0]),
        .I2(cnt_main_reg_reg[2]),
        .I3(cnt_main_reg_reg[3]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cnt_main_reg[4]_i_1 
       (.I0(cnt_main_reg_reg[2]),
        .I1(cnt_main_reg_reg[0]),
        .I2(cnt_main_reg_reg[1]),
        .I3(cnt_main_reg_reg[3]),
        .I4(cnt_main_reg_reg[4]),
        .O(p_0_in_0[4]));
  LUT5 #(
    .INIT(32'hF700FFFF)) 
    \cnt_main_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\cnt_main_reg[5]_i_4_n_0 ),
        .I4(aresetn),
        .O(\cnt_main_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \cnt_main_reg[5]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(cnt_main_reg0),
        .O(\cnt_main_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cnt_main_reg[5]_i_3 
       (.I0(cnt_main_reg_reg[3]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[0]),
        .I3(cnt_main_reg_reg[2]),
        .I4(cnt_main_reg_reg[4]),
        .I5(cnt_main_reg_reg[5]),
        .O(p_0_in_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h88888880)) 
    \cnt_main_reg[5]_i_4 
       (.I0(cnt_main_reg_reg[5]),
        .I1(cnt_main_reg_reg[4]),
        .I2(cnt_main_reg_reg[2]),
        .I3(cnt_main_reg_reg[3]),
        .I4(cnt_main_reg_reg[1]),
        .O(\cnt_main_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0003FFFFFFFFFFFE)) 
    \cnt_main_reg[5]_i_5 
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[3]),
        .I3(cnt_main_reg_reg[2]),
        .I4(cnt_main_reg_reg[4]),
        .I5(cnt_main_reg_reg[5]),
        .O(cnt_main_reg0));
  FDRE \cnt_main_reg_reg[0] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[0]),
        .Q(cnt_main_reg_reg[0]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  FDRE \cnt_main_reg_reg[1] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[1]),
        .Q(cnt_main_reg_reg[1]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  FDRE \cnt_main_reg_reg[2] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[2]),
        .Q(cnt_main_reg_reg[2]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  FDRE \cnt_main_reg_reg[3] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[3]),
        .Q(cnt_main_reg_reg[3]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  FDRE \cnt_main_reg_reg[4] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[4]),
        .Q(cnt_main_reg_reg[4]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  FDRE \cnt_main_reg_reg[5] 
       (.C(aclk),
        .CE(\cnt_main_reg[5]_i_2_n_0 ),
        .D(p_0_in_0[5]),
        .Q(cnt_main_reg_reg[5]),
        .R(\cnt_main_reg[5]_i_1_n_0 ));
  design_1_axis_ann_0_0_register__parameterized0 reg_b40
       (.aclk(aclk),
        .b40(d0[10]),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b40_reg),
        .\q_reg[9]_1 (d0[9:0]));
  design_1_axis_ann_0_0_register__parameterized0_1 reg_b41
       (.aclk(aclk),
        .b41(reg_b41_n_0),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b41_reg),
        .\q_reg[9]_1 ({reg_sig_13_n_20,reg_sig_13_n_21,reg_sig_13_n_22,reg_sig_13_n_23,reg_sig_13_n_24,reg_sig_13_n_25,reg_sig_13_n_26,reg_sig_13_n_27,reg_sig_13_n_28,reg_sig_13_n_29}));
  design_1_axis_ann_0_0_register__parameterized0_2 reg_b42
       (.aclk(aclk),
        .b42(reg_b42_n_0),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b42_reg),
        .\q_reg[9]_1 ({reg_sig_23_n_20,reg_sig_23_n_21,reg_sig_23_n_22,reg_sig_23_n_23,reg_sig_23_n_24,reg_sig_23_n_25,reg_sig_23_n_26,reg_sig_23_n_27,reg_sig_23_n_28,reg_sig_23_n_29}));
  design_1_axis_ann_0_0_register__parameterized0_3 reg_b43
       (.aclk(aclk),
        .b43(reg_b43_n_0),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b43_reg),
        .\q_reg[9]_1 ({reg_sig_33_n_20,reg_sig_33_n_21,reg_sig_33_n_22,reg_sig_33_n_23,reg_sig_33_n_24,reg_sig_33_n_25,reg_sig_33_n_26,reg_sig_33_n_27,reg_sig_33_n_28,reg_sig_33_n_29}));
  design_1_axis_ann_0_0_register__parameterized0_4 reg_b44
       (.aclk(aclk),
        .b44(reg_b44_n_0),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b44_reg),
        .\q_reg[9]_1 ({reg_sig_43_n_20,reg_sig_43_n_21,reg_sig_43_n_22,reg_sig_43_n_23,reg_sig_43_n_24,reg_sig_43_n_25,reg_sig_43_n_26,reg_sig_43_n_27,reg_sig_43_n_28,reg_sig_43_n_29}));
  design_1_axis_ann_0_0_register__parameterized0_5 reg_b45
       (.aclk(aclk),
        .b45(reg_b45_n_0),
        .\q_reg[10]_0 (systolic_0_n_103),
        .\q_reg[10]_1 (systolic_0_n_102),
        .\q_reg[10]_2 (p_0_in),
        .\q_reg[9]_0 (b45_reg),
        .\q_reg[9]_1 ({reg_sig_53_n_20,reg_sig_53_n_21,reg_sig_53_n_22,reg_sig_53_n_23,reg_sig_53_n_24,reg_sig_53_n_25,reg_sig_53_n_26,reg_sig_53_n_27,reg_sig_53_n_28,reg_sig_53_n_29}));
  design_1_axis_ann_0_0_register__parameterized0_6 reg_b50
       (.aclk(aclk),
        .b50(reg_b50_n_0),
        .b50_sel(b50_sel),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_7 reg_b51
       (.aclk(aclk),
        .b50_sel(b50_sel),
        .b51(reg_b51_n_0),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_8 reg_b52
       (.aclk(aclk),
        .b50_sel(b50_sel),
        .b52(reg_b52_n_0),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_9 reg_b53
       (.aclk(aclk),
        .b50_sel(b50_sel),
        .b53(reg_b53_n_0),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_10 reg_b54
       (.aclk(aclk),
        .b50_sel(b50_sel),
        .b54(reg_b54_n_0),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_11 reg_b55
       (.aclk(aclk),
        .b50_sel(b50_sel),
        .b55(reg_b55_n_0),
        .\q_reg[10]_0 (p_0_in));
  design_1_axis_ann_0_0_register__parameterized0_12 reg_sig_01
       (.aclk(aclk),
        .dina(s0),
        .\q_reg[0] (reg_sig_01_n_9),
        .\q_reg[1] (reg_sig_01_n_8),
        .\q_reg[2] (reg_sig_01_n_7),
        .\q_reg[3] (reg_sig_01_n_6),
        .\q_reg[4] (reg_sig_01_n_5),
        .\q_reg[5] (reg_sig_01_n_4),
        .\q_reg[6] (reg_sig_01_n_3),
        .\q_reg[7] (reg_sig_01_n_2),
        .\q_reg[8] (reg_sig_01_n_1),
        .\q_reg[9] (reg_sig_01_n_0));
  design_1_axis_ann_0_0_register__parameterized0_13 reg_sig_02
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_02_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_01_n_0));
  design_1_axis_ann_0_0_register__parameterized0_14 reg_sig_03
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b00({reg_sig_03_n_10,reg_sig_03_n_11,reg_sig_03_n_12,reg_sig_03_n_13,reg_sig_03_n_14,reg_sig_03_n_15,reg_sig_03_n_16,reg_sig_03_n_17,reg_sig_03_n_18,reg_sig_03_n_19}),
        .b10({reg_sig_03_n_30,reg_sig_03_n_31,reg_sig_03_n_32,reg_sig_03_n_33,reg_sig_03_n_34,reg_sig_03_n_35,reg_sig_03_n_36,reg_sig_03_n_37,reg_sig_03_n_38,reg_sig_03_n_39}),
        .b20({reg_sig_03_n_0,reg_sig_03_n_1,reg_sig_03_n_2,reg_sig_03_n_3,reg_sig_03_n_4,reg_sig_03_n_5,reg_sig_03_n_6,reg_sig_03_n_7,reg_sig_03_n_8,reg_sig_03_n_9}),
        .b30({reg_sig_03_n_40,reg_sig_03_n_41,reg_sig_03_n_42,reg_sig_03_n_43,reg_sig_03_n_44,reg_sig_03_n_45,reg_sig_03_n_46,reg_sig_03_n_47,reg_sig_03_n_48,reg_sig_03_n_49}),
        .b40(d0[9:0]),
        .doutb(k_doutb[9:0]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_02_n_9),
        .\q_reg[1]_0 (reg_sig_02_n_8),
        .\q_reg[2]_0 (reg_sig_02_n_7),
        .\q_reg[3]_0 (reg_sig_02_n_6),
        .\q_reg[4]_0 (reg_sig_02_n_5),
        .\q_reg[5]_0 (reg_sig_02_n_4),
        .\q_reg[6]_0 (reg_sig_02_n_3),
        .\q_reg[7]_0 (reg_sig_02_n_2),
        .\q_reg[8]_0 (reg_sig_02_n_1),
        .\q_reg[9]_0 (reg_sig_02_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b40_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_register__parameterized0_15 reg_sig_11
       (.aclk(aclk),
        .dina(s1),
        .\q_reg[0] (reg_sig_11_n_9),
        .\q_reg[1] (reg_sig_11_n_8),
        .\q_reg[2] (reg_sig_11_n_7),
        .\q_reg[3] (reg_sig_11_n_6),
        .\q_reg[4] (reg_sig_11_n_5),
        .\q_reg[5] (reg_sig_11_n_4),
        .\q_reg[6] (reg_sig_11_n_3),
        .\q_reg[7] (reg_sig_11_n_2),
        .\q_reg[8] (reg_sig_11_n_1),
        .\q_reg[9] (reg_sig_11_n_0));
  design_1_axis_ann_0_0_register__parameterized0_16 reg_sig_12
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_12_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_11_n_0));
  design_1_axis_ann_0_0_register__parameterized0_17 reg_sig_13
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b01({reg_sig_13_n_10,reg_sig_13_n_11,reg_sig_13_n_12,reg_sig_13_n_13,reg_sig_13_n_14,reg_sig_13_n_15,reg_sig_13_n_16,reg_sig_13_n_17,reg_sig_13_n_18,reg_sig_13_n_19}),
        .b11({reg_sig_13_n_30,reg_sig_13_n_31,reg_sig_13_n_32,reg_sig_13_n_33,reg_sig_13_n_34,reg_sig_13_n_35,reg_sig_13_n_36,reg_sig_13_n_37,reg_sig_13_n_38,reg_sig_13_n_39}),
        .b21({reg_sig_13_n_0,reg_sig_13_n_1,reg_sig_13_n_2,reg_sig_13_n_3,reg_sig_13_n_4,reg_sig_13_n_5,reg_sig_13_n_6,reg_sig_13_n_7,reg_sig_13_n_8,reg_sig_13_n_9}),
        .b31({reg_sig_13_n_40,reg_sig_13_n_41,reg_sig_13_n_42,reg_sig_13_n_43,reg_sig_13_n_44,reg_sig_13_n_45,reg_sig_13_n_46,reg_sig_13_n_47,reg_sig_13_n_48,reg_sig_13_n_49}),
        .b41({reg_sig_13_n_20,reg_sig_13_n_21,reg_sig_13_n_22,reg_sig_13_n_23,reg_sig_13_n_24,reg_sig_13_n_25,reg_sig_13_n_26,reg_sig_13_n_27,reg_sig_13_n_28,reg_sig_13_n_29}),
        .doutb(k_doutb[25:16]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_12_n_9),
        .\q_reg[1]_0 (reg_sig_12_n_8),
        .\q_reg[2]_0 (reg_sig_12_n_7),
        .\q_reg[3]_0 (reg_sig_12_n_6),
        .\q_reg[4]_0 (reg_sig_12_n_5),
        .\q_reg[5]_0 (reg_sig_12_n_4),
        .\q_reg[6]_0 (reg_sig_12_n_3),
        .\q_reg[7]_0 (reg_sig_12_n_2),
        .\q_reg[8]_0 (reg_sig_12_n_1),
        .\q_reg[9]_0 (reg_sig_12_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b41_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_register__parameterized0_18 reg_sig_21
       (.aclk(aclk),
        .dina(s2),
        .\q_reg[0] (reg_sig_21_n_9),
        .\q_reg[1] (reg_sig_21_n_8),
        .\q_reg[2] (reg_sig_21_n_7),
        .\q_reg[3] (reg_sig_21_n_6),
        .\q_reg[4] (reg_sig_21_n_5),
        .\q_reg[5] (reg_sig_21_n_4),
        .\q_reg[6] (reg_sig_21_n_3),
        .\q_reg[7] (reg_sig_21_n_2),
        .\q_reg[8] (reg_sig_21_n_1),
        .\q_reg[9] (reg_sig_21_n_0));
  design_1_axis_ann_0_0_register__parameterized0_19 reg_sig_22
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_22_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_21_n_0));
  design_1_axis_ann_0_0_register__parameterized0_20 reg_sig_23
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b02({reg_sig_23_n_10,reg_sig_23_n_11,reg_sig_23_n_12,reg_sig_23_n_13,reg_sig_23_n_14,reg_sig_23_n_15,reg_sig_23_n_16,reg_sig_23_n_17,reg_sig_23_n_18,reg_sig_23_n_19}),
        .b12({reg_sig_23_n_30,reg_sig_23_n_31,reg_sig_23_n_32,reg_sig_23_n_33,reg_sig_23_n_34,reg_sig_23_n_35,reg_sig_23_n_36,reg_sig_23_n_37,reg_sig_23_n_38,reg_sig_23_n_39}),
        .b22({reg_sig_23_n_0,reg_sig_23_n_1,reg_sig_23_n_2,reg_sig_23_n_3,reg_sig_23_n_4,reg_sig_23_n_5,reg_sig_23_n_6,reg_sig_23_n_7,reg_sig_23_n_8,reg_sig_23_n_9}),
        .b32({reg_sig_23_n_40,reg_sig_23_n_41,reg_sig_23_n_42,reg_sig_23_n_43,reg_sig_23_n_44,reg_sig_23_n_45,reg_sig_23_n_46,reg_sig_23_n_47,reg_sig_23_n_48,reg_sig_23_n_49}),
        .b42({reg_sig_23_n_20,reg_sig_23_n_21,reg_sig_23_n_22,reg_sig_23_n_23,reg_sig_23_n_24,reg_sig_23_n_25,reg_sig_23_n_26,reg_sig_23_n_27,reg_sig_23_n_28,reg_sig_23_n_29}),
        .doutb(k_doutb[41:32]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_22_n_9),
        .\q_reg[1]_0 (reg_sig_22_n_8),
        .\q_reg[2]_0 (reg_sig_22_n_7),
        .\q_reg[3]_0 (reg_sig_22_n_6),
        .\q_reg[4]_0 (reg_sig_22_n_5),
        .\q_reg[5]_0 (reg_sig_22_n_4),
        .\q_reg[6]_0 (reg_sig_22_n_3),
        .\q_reg[7]_0 (reg_sig_22_n_2),
        .\q_reg[8]_0 (reg_sig_22_n_1),
        .\q_reg[9]_0 (reg_sig_22_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b42_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_register__parameterized0_21 reg_sig_31
       (.aclk(aclk),
        .dina(s3),
        .\q_reg[0] (reg_sig_31_n_9),
        .\q_reg[1] (reg_sig_31_n_8),
        .\q_reg[2] (reg_sig_31_n_7),
        .\q_reg[3] (reg_sig_31_n_6),
        .\q_reg[4] (reg_sig_31_n_5),
        .\q_reg[5] (reg_sig_31_n_4),
        .\q_reg[6] (reg_sig_31_n_3),
        .\q_reg[7] (reg_sig_31_n_2),
        .\q_reg[8] (reg_sig_31_n_1),
        .\q_reg[9] (reg_sig_31_n_0));
  design_1_axis_ann_0_0_register__parameterized0_22 reg_sig_32
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_32_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_31_n_0));
  design_1_axis_ann_0_0_register__parameterized0_23 reg_sig_33
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b03({reg_sig_33_n_10,reg_sig_33_n_11,reg_sig_33_n_12,reg_sig_33_n_13,reg_sig_33_n_14,reg_sig_33_n_15,reg_sig_33_n_16,reg_sig_33_n_17,reg_sig_33_n_18,reg_sig_33_n_19}),
        .b13({reg_sig_33_n_30,reg_sig_33_n_31,reg_sig_33_n_32,reg_sig_33_n_33,reg_sig_33_n_34,reg_sig_33_n_35,reg_sig_33_n_36,reg_sig_33_n_37,reg_sig_33_n_38,reg_sig_33_n_39}),
        .b23({reg_sig_33_n_0,reg_sig_33_n_1,reg_sig_33_n_2,reg_sig_33_n_3,reg_sig_33_n_4,reg_sig_33_n_5,reg_sig_33_n_6,reg_sig_33_n_7,reg_sig_33_n_8,reg_sig_33_n_9}),
        .b33({reg_sig_33_n_40,reg_sig_33_n_41,reg_sig_33_n_42,reg_sig_33_n_43,reg_sig_33_n_44,reg_sig_33_n_45,reg_sig_33_n_46,reg_sig_33_n_47,reg_sig_33_n_48,reg_sig_33_n_49}),
        .b43({reg_sig_33_n_20,reg_sig_33_n_21,reg_sig_33_n_22,reg_sig_33_n_23,reg_sig_33_n_24,reg_sig_33_n_25,reg_sig_33_n_26,reg_sig_33_n_27,reg_sig_33_n_28,reg_sig_33_n_29}),
        .doutb(k_doutb[57:48]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_32_n_9),
        .\q_reg[1]_0 (reg_sig_32_n_8),
        .\q_reg[2]_0 (reg_sig_32_n_7),
        .\q_reg[3]_0 (reg_sig_32_n_6),
        .\q_reg[4]_0 (reg_sig_32_n_5),
        .\q_reg[5]_0 (reg_sig_32_n_4),
        .\q_reg[6]_0 (reg_sig_32_n_3),
        .\q_reg[7]_0 (reg_sig_32_n_2),
        .\q_reg[8]_0 (reg_sig_32_n_1),
        .\q_reg[9]_0 (reg_sig_32_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b43_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_register__parameterized0_24 reg_sig_41
       (.aclk(aclk),
        .dina(s4),
        .\q_reg[0] (reg_sig_41_n_9),
        .\q_reg[1] (reg_sig_41_n_8),
        .\q_reg[2] (reg_sig_41_n_7),
        .\q_reg[3] (reg_sig_41_n_6),
        .\q_reg[4] (reg_sig_41_n_5),
        .\q_reg[5] (reg_sig_41_n_4),
        .\q_reg[6] (reg_sig_41_n_3),
        .\q_reg[7] (reg_sig_41_n_2),
        .\q_reg[8] (reg_sig_41_n_1),
        .\q_reg[9] (reg_sig_41_n_0));
  design_1_axis_ann_0_0_register__parameterized0_25 reg_sig_42
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_42_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_41_n_0));
  design_1_axis_ann_0_0_register__parameterized0_26 reg_sig_43
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b04({reg_sig_43_n_10,reg_sig_43_n_11,reg_sig_43_n_12,reg_sig_43_n_13,reg_sig_43_n_14,reg_sig_43_n_15,reg_sig_43_n_16,reg_sig_43_n_17,reg_sig_43_n_18,reg_sig_43_n_19}),
        .b14({reg_sig_43_n_30,reg_sig_43_n_31,reg_sig_43_n_32,reg_sig_43_n_33,reg_sig_43_n_34,reg_sig_43_n_35,reg_sig_43_n_36,reg_sig_43_n_37,reg_sig_43_n_38,reg_sig_43_n_39}),
        .b24({reg_sig_43_n_0,reg_sig_43_n_1,reg_sig_43_n_2,reg_sig_43_n_3,reg_sig_43_n_4,reg_sig_43_n_5,reg_sig_43_n_6,reg_sig_43_n_7,reg_sig_43_n_8,reg_sig_43_n_9}),
        .b34({reg_sig_43_n_40,reg_sig_43_n_41,reg_sig_43_n_42,reg_sig_43_n_43,reg_sig_43_n_44,reg_sig_43_n_45,reg_sig_43_n_46,reg_sig_43_n_47,reg_sig_43_n_48,reg_sig_43_n_49}),
        .b44({reg_sig_43_n_20,reg_sig_43_n_21,reg_sig_43_n_22,reg_sig_43_n_23,reg_sig_43_n_24,reg_sig_43_n_25,reg_sig_43_n_26,reg_sig_43_n_27,reg_sig_43_n_28,reg_sig_43_n_29}),
        .doutb(k_doutb[73:64]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_42_n_9),
        .\q_reg[1]_0 (reg_sig_42_n_8),
        .\q_reg[2]_0 (reg_sig_42_n_7),
        .\q_reg[3]_0 (reg_sig_42_n_6),
        .\q_reg[4]_0 (reg_sig_42_n_5),
        .\q_reg[5]_0 (reg_sig_42_n_4),
        .\q_reg[6]_0 (reg_sig_42_n_3),
        .\q_reg[7]_0 (reg_sig_42_n_2),
        .\q_reg[8]_0 (reg_sig_42_n_1),
        .\q_reg[9]_0 (reg_sig_42_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b44_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_register__parameterized0_27 reg_sig_51
       (.aclk(aclk),
        .dina(s5),
        .\q_reg[0] (reg_sig_51_n_9),
        .\q_reg[1] (reg_sig_51_n_8),
        .\q_reg[2] (reg_sig_51_n_7),
        .\q_reg[3] (reg_sig_51_n_6),
        .\q_reg[4] (reg_sig_51_n_5),
        .\q_reg[5] (reg_sig_51_n_4),
        .\q_reg[6] (reg_sig_51_n_3),
        .\q_reg[7] (reg_sig_51_n_2),
        .\q_reg[8] (reg_sig_51_n_1),
        .\q_reg[9] (reg_sig_51_n_0));
  design_1_axis_ann_0_0_register__parameterized0_28 reg_sig_52
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_9),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_9),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_8),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_8),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_7),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_7),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_6),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_6),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_5),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_5),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_4),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_4),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_3),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_3),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_2),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_2),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_1),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_1),
        .\q_reg[9] (systolic_0_n_1),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_sig_52_n_0),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_sig_51_n_0));
  design_1_axis_ann_0_0_register__parameterized0_29 reg_sig_53
       (.DSP_A_B_DATA_INST(systolic_0_n_34),
        .DSP_A_B_DATA_INST_0(systolic_0_n_35),
        .DSP_A_B_DATA_INST_1(systolic_0_n_36),
        .DSP_A_B_DATA_INST_2(systolic_0_n_37),
        .aclk(aclk),
        .b05({reg_sig_53_n_10,reg_sig_53_n_11,reg_sig_53_n_12,reg_sig_53_n_13,reg_sig_53_n_14,reg_sig_53_n_15,reg_sig_53_n_16,reg_sig_53_n_17,reg_sig_53_n_18,reg_sig_53_n_19}),
        .b15({reg_sig_53_n_30,reg_sig_53_n_31,reg_sig_53_n_32,reg_sig_53_n_33,reg_sig_53_n_34,reg_sig_53_n_35,reg_sig_53_n_36,reg_sig_53_n_37,reg_sig_53_n_38,reg_sig_53_n_39}),
        .b25({reg_sig_53_n_0,reg_sig_53_n_1,reg_sig_53_n_2,reg_sig_53_n_3,reg_sig_53_n_4,reg_sig_53_n_5,reg_sig_53_n_6,reg_sig_53_n_7,reg_sig_53_n_8,reg_sig_53_n_9}),
        .b35({reg_sig_53_n_40,reg_sig_53_n_41,reg_sig_53_n_42,reg_sig_53_n_43,reg_sig_53_n_44,reg_sig_53_n_45,reg_sig_53_n_46,reg_sig_53_n_47,reg_sig_53_n_48,reg_sig_53_n_49}),
        .b45({reg_sig_53_n_20,reg_sig_53_n_21,reg_sig_53_n_22,reg_sig_53_n_23,reg_sig_53_n_24,reg_sig_53_n_25,reg_sig_53_n_26,reg_sig_53_n_27,reg_sig_53_n_28,reg_sig_53_n_29}),
        .doutb(k_doutb[89:80]),
        .\q_reg[0]_0 (p_0_in),
        .\q_reg[0]_1 (reg_sig_52_n_9),
        .\q_reg[1]_0 (reg_sig_52_n_8),
        .\q_reg[2]_0 (reg_sig_52_n_7),
        .\q_reg[3]_0 (reg_sig_52_n_6),
        .\q_reg[4]_0 (reg_sig_52_n_5),
        .\q_reg[5]_0 (reg_sig_52_n_4),
        .\q_reg[6]_0 (reg_sig_52_n_3),
        .\q_reg[7]_0 (reg_sig_52_n_2),
        .\q_reg[8]_0 (reg_sig_52_n_1),
        .\q_reg[9]_0 (reg_sig_52_n_0),
        .\q_reg[9]_1 (systolic_0_n_102),
        .\q_reg[9]_2 (b45_reg),
        .\q_reg[9]_3 (systolic_0_n_103));
  design_1_axis_ann_0_0_sigmoid sigmoid_0
       (.aclk(aclk),
        .dina(s0),
        .\q_reg[7] (sigmoid_0_n_0),
        .\q_reg[8] (systolic_0_n_38),
        .\q_reg[9] (sigmoid_0_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel_4),
        .y0({y0[15:12],y0[9:6]}));
  design_1_axis_ann_0_0_sigmoid_30 sigmoid_1
       (.aclk(aclk),
        .dina(s1),
        .\q_reg[7] (sigmoid_1_n_0),
        .\q_reg[8] (systolic_0_n_46),
        .\q_reg[9] (sigmoid_1_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel_3),
        .y1({y1[15:12],y1[9:6]}));
  design_1_axis_ann_0_0_sigmoid_31 sigmoid_2
       (.aclk(aclk),
        .dina(s2),
        .\q_reg[7] (sigmoid_2_n_0),
        .\q_reg[8] (systolic_0_n_54),
        .\q_reg[9] (sigmoid_2_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel_2),
        .y2({y2[15:12],y2[9:6]}));
  design_1_axis_ann_0_0_sigmoid_32 sigmoid_3
       (.aclk(aclk),
        .dina(s3),
        .\q_reg[7] (sigmoid_3_n_0),
        .\q_reg[8] (systolic_0_n_62),
        .\q_reg[9] (sigmoid_3_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel_1),
        .y3({y3[15:12],y3[9:6]}));
  design_1_axis_ann_0_0_sigmoid_33 sigmoid_4
       (.aclk(aclk),
        .dina(s4),
        .\q_reg[7] (sigmoid_4_n_0),
        .\q_reg[8] (systolic_0_n_70),
        .\q_reg[9] (sigmoid_4_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel_0),
        .y4({y4[15:12],y4[9:6]}));
  design_1_axis_ann_0_0_sigmoid_34 sigmoid_5
       (.aclk(aclk),
        .dina(s5),
        .\q_reg[7] (sigmoid_5_n_0),
        .\q_reg[8] (systolic_0_n_86),
        .\q_reg[9] (sigmoid_5_n_1),
        .\q_reg[9]_0 (p_0_in),
        .sel(sel),
        .y5({y5[15:12],y5[9:6]}));
  LUT6 #(
    .INIT(64'hFFFFFFFF02C302C0)) 
    \state_reg[2]_i_1 
       (.I0(\state_reg[2]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\state_reg_reg[0] ),
        .I5(\state_reg_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \state_reg[2]_i_3 
       (.I0(cnt_main_reg_reg[2]),
        .I1(cnt_main_reg_reg[3]),
        .I2(\state_reg[2]_i_6_n_0 ),
        .I3(cnt_main_reg_reg[4]),
        .I4(cnt_main_reg_reg[5]),
        .I5(s_axis_tready),
        .O(\state_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state_reg[2]_i_6 
       (.I0(cnt_main_reg_reg[1]),
        .I1(cnt_main_reg_reg[0]),
        .O(\state_reg[2]_i_6_n_0 ));
  design_1_axis_ann_0_0_systolic systolic_0
       (.Q(cnt_main_reg_reg),
        .aclk(aclk),
        .aresetn(aresetn),
        .aresetn_0(p_0_in),
        .b00({reg_sig_03_n_10,reg_sig_03_n_11,reg_sig_03_n_12,reg_sig_03_n_13,reg_sig_03_n_14,reg_sig_03_n_15,reg_sig_03_n_16,reg_sig_03_n_17,reg_sig_03_n_18,reg_sig_03_n_19}),
        .b01({reg_sig_13_n_10,reg_sig_13_n_11,reg_sig_13_n_12,reg_sig_13_n_13,reg_sig_13_n_14,reg_sig_13_n_15,reg_sig_13_n_16,reg_sig_13_n_17,reg_sig_13_n_18,reg_sig_13_n_19}),
        .b02({reg_sig_23_n_10,reg_sig_23_n_11,reg_sig_23_n_12,reg_sig_23_n_13,reg_sig_23_n_14,reg_sig_23_n_15,reg_sig_23_n_16,reg_sig_23_n_17,reg_sig_23_n_18,reg_sig_23_n_19}),
        .b03({reg_sig_33_n_10,reg_sig_33_n_11,reg_sig_33_n_12,reg_sig_33_n_13,reg_sig_33_n_14,reg_sig_33_n_15,reg_sig_33_n_16,reg_sig_33_n_17,reg_sig_33_n_18,reg_sig_33_n_19}),
        .b04({reg_sig_43_n_10,reg_sig_43_n_11,reg_sig_43_n_12,reg_sig_43_n_13,reg_sig_43_n_14,reg_sig_43_n_15,reg_sig_43_n_16,reg_sig_43_n_17,reg_sig_43_n_18,reg_sig_43_n_19}),
        .b05({reg_sig_53_n_10,reg_sig_53_n_11,reg_sig_53_n_12,reg_sig_53_n_13,reg_sig_53_n_14,reg_sig_53_n_15,reg_sig_53_n_16,reg_sig_53_n_17,reg_sig_53_n_18,reg_sig_53_n_19}),
        .b10({reg_sig_03_n_30,reg_sig_03_n_31,reg_sig_03_n_32,reg_sig_03_n_33,reg_sig_03_n_34,reg_sig_03_n_35,reg_sig_03_n_36,reg_sig_03_n_37,reg_sig_03_n_38,reg_sig_03_n_39}),
        .b11({reg_sig_13_n_30,reg_sig_13_n_31,reg_sig_13_n_32,reg_sig_13_n_33,reg_sig_13_n_34,reg_sig_13_n_35,reg_sig_13_n_36,reg_sig_13_n_37,reg_sig_13_n_38,reg_sig_13_n_39}),
        .b12({reg_sig_23_n_30,reg_sig_23_n_31,reg_sig_23_n_32,reg_sig_23_n_33,reg_sig_23_n_34,reg_sig_23_n_35,reg_sig_23_n_36,reg_sig_23_n_37,reg_sig_23_n_38,reg_sig_23_n_39}),
        .b13({reg_sig_33_n_30,reg_sig_33_n_31,reg_sig_33_n_32,reg_sig_33_n_33,reg_sig_33_n_34,reg_sig_33_n_35,reg_sig_33_n_36,reg_sig_33_n_37,reg_sig_33_n_38,reg_sig_33_n_39}),
        .b14({reg_sig_43_n_30,reg_sig_43_n_31,reg_sig_43_n_32,reg_sig_43_n_33,reg_sig_43_n_34,reg_sig_43_n_35,reg_sig_43_n_36,reg_sig_43_n_37,reg_sig_43_n_38,reg_sig_43_n_39}),
        .b15({reg_sig_53_n_30,reg_sig_53_n_31,reg_sig_53_n_32,reg_sig_53_n_33,reg_sig_53_n_34,reg_sig_53_n_35,reg_sig_53_n_36,reg_sig_53_n_37,reg_sig_53_n_38,reg_sig_53_n_39}),
        .b20({reg_sig_03_n_0,reg_sig_03_n_1,reg_sig_03_n_2,reg_sig_03_n_3,reg_sig_03_n_4,reg_sig_03_n_5,reg_sig_03_n_6,reg_sig_03_n_7,reg_sig_03_n_8,reg_sig_03_n_9}),
        .b21({reg_sig_13_n_0,reg_sig_13_n_1,reg_sig_13_n_2,reg_sig_13_n_3,reg_sig_13_n_4,reg_sig_13_n_5,reg_sig_13_n_6,reg_sig_13_n_7,reg_sig_13_n_8,reg_sig_13_n_9}),
        .b22({reg_sig_23_n_0,reg_sig_23_n_1,reg_sig_23_n_2,reg_sig_23_n_3,reg_sig_23_n_4,reg_sig_23_n_5,reg_sig_23_n_6,reg_sig_23_n_7,reg_sig_23_n_8,reg_sig_23_n_9}),
        .b23({reg_sig_33_n_0,reg_sig_33_n_1,reg_sig_33_n_2,reg_sig_33_n_3,reg_sig_33_n_4,reg_sig_33_n_5,reg_sig_33_n_6,reg_sig_33_n_7,reg_sig_33_n_8,reg_sig_33_n_9}),
        .b24({reg_sig_43_n_0,reg_sig_43_n_1,reg_sig_43_n_2,reg_sig_43_n_3,reg_sig_43_n_4,reg_sig_43_n_5,reg_sig_43_n_6,reg_sig_43_n_7,reg_sig_43_n_8,reg_sig_43_n_9}),
        .b25({reg_sig_53_n_0,reg_sig_53_n_1,reg_sig_53_n_2,reg_sig_53_n_3,reg_sig_53_n_4,reg_sig_53_n_5,reg_sig_53_n_6,reg_sig_53_n_7,reg_sig_53_n_8,reg_sig_53_n_9}),
        .b30({reg_sig_03_n_40,reg_sig_03_n_41,reg_sig_03_n_42,reg_sig_03_n_43,reg_sig_03_n_44,reg_sig_03_n_45,reg_sig_03_n_46,reg_sig_03_n_47,reg_sig_03_n_48,reg_sig_03_n_49}),
        .b31({reg_sig_13_n_40,reg_sig_13_n_41,reg_sig_13_n_42,reg_sig_13_n_43,reg_sig_13_n_44,reg_sig_13_n_45,reg_sig_13_n_46,reg_sig_13_n_47,reg_sig_13_n_48,reg_sig_13_n_49}),
        .b32({reg_sig_23_n_40,reg_sig_23_n_41,reg_sig_23_n_42,reg_sig_23_n_43,reg_sig_23_n_44,reg_sig_23_n_45,reg_sig_23_n_46,reg_sig_23_n_47,reg_sig_23_n_48,reg_sig_23_n_49}),
        .b33({reg_sig_33_n_40,reg_sig_33_n_41,reg_sig_33_n_42,reg_sig_33_n_43,reg_sig_33_n_44,reg_sig_33_n_45,reg_sig_33_n_46,reg_sig_33_n_47,reg_sig_33_n_48,reg_sig_33_n_49}),
        .b34({reg_sig_43_n_40,reg_sig_43_n_41,reg_sig_43_n_42,reg_sig_43_n_43,reg_sig_43_n_44,reg_sig_43_n_45,reg_sig_43_n_46,reg_sig_43_n_47,reg_sig_43_n_48,reg_sig_43_n_49}),
        .b35({reg_sig_53_n_40,reg_sig_53_n_41,reg_sig_53_n_42,reg_sig_53_n_43,reg_sig_53_n_44,reg_sig_53_n_45,reg_sig_53_n_46,reg_sig_53_n_47,reg_sig_53_n_48,reg_sig_53_n_49}),
        .b40(d0),
        .b41({reg_b41_n_0,reg_sig_13_n_20,reg_sig_13_n_21,reg_sig_13_n_22,reg_sig_13_n_23,reg_sig_13_n_24,reg_sig_13_n_25,reg_sig_13_n_26,reg_sig_13_n_27,reg_sig_13_n_28,reg_sig_13_n_29}),
        .b42({reg_b42_n_0,reg_sig_23_n_20,reg_sig_23_n_21,reg_sig_23_n_22,reg_sig_23_n_23,reg_sig_23_n_24,reg_sig_23_n_25,reg_sig_23_n_26,reg_sig_23_n_27,reg_sig_23_n_28,reg_sig_23_n_29}),
        .b43({reg_b43_n_0,reg_sig_33_n_20,reg_sig_33_n_21,reg_sig_33_n_22,reg_sig_33_n_23,reg_sig_33_n_24,reg_sig_33_n_25,reg_sig_33_n_26,reg_sig_33_n_27,reg_sig_33_n_28,reg_sig_33_n_29}),
        .b44({reg_b44_n_0,reg_sig_43_n_20,reg_sig_43_n_21,reg_sig_43_n_22,reg_sig_43_n_23,reg_sig_43_n_24,reg_sig_43_n_25,reg_sig_43_n_26,reg_sig_43_n_27,reg_sig_43_n_28,reg_sig_43_n_29}),
        .b45({reg_b45_n_0,reg_sig_53_n_20,reg_sig_53_n_21,reg_sig_53_n_22,reg_sig_53_n_23,reg_sig_53_n_24,reg_sig_53_n_25,reg_sig_53_n_26,reg_sig_53_n_27,reg_sig_53_n_28,reg_sig_53_n_29}),
        .b50(reg_b50_n_0),
        .b50_sel(b50_sel),
        .b51(reg_b51_n_0),
        .b52(reg_b52_n_0),
        .b53(reg_b53_n_0),
        .b54(reg_b54_n_0),
        .b55(reg_b55_n_0),
        .\cnt_main_reg_reg[0] (systolic_0_n_102),
        .\cnt_main_reg_reg[0]_0 (systolic_0_n_103),
        .\cnt_main_reg_reg[5] (systolic_0_n_34),
        .\cnt_main_reg_reg[5]_0 (systolic_0_n_35),
        .\cnt_main_reg_reg[5]_1 (systolic_0_n_36),
        .\cnt_main_reg_reg[5]_2 (systolic_0_n_37),
        .doutb({k_doutb[95:90],k_doutb[79:74],k_doutb[63:58],k_doutb[47:42],k_doutb[31:26],k_doutb[15:10]}),
        .\q_reg[15] ({y0[15:12],y0[9:6]}),
        .\q_reg[15]_0 ({y1[15:12],y1[9:6]}),
        .\q_reg[15]_1 ({y2[15:12],y2[9:6]}),
        .\q_reg[15]_10 ({y5[15:12],y5[9:6]}),
        .\q_reg[15]_2 ({y3[15:12],y3[9:6]}),
        .\q_reg[15]_3 (systolic_0_n_38),
        .\q_reg[15]_4 (systolic_0_n_46),
        .\q_reg[15]_5 (systolic_0_n_54),
        .\q_reg[15]_6 (systolic_0_n_62),
        .\q_reg[15]_7 (systolic_0_n_70),
        .\q_reg[15]_8 ({y4[15:12],y4[9:6]}),
        .\q_reg[15]_9 (systolic_0_n_86),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r (wb_doutb),
        .\q_reg[8] (sigmoid_0_n_0),
        .\q_reg[8]_0 (sigmoid_0_n_1),
        .\q_reg[8]_1 (sigmoid_1_n_0),
        .\q_reg[8]_10 (sigmoid_5_n_1),
        .\q_reg[8]_2 (sigmoid_1_n_1),
        .\q_reg[8]_3 (sigmoid_2_n_0),
        .\q_reg[8]_4 (sigmoid_2_n_1),
        .\q_reg[8]_5 (sigmoid_3_n_0),
        .\q_reg[8]_6 (sigmoid_3_n_1),
        .\q_reg[8]_7 (sigmoid_4_n_0),
        .\q_reg[8]_8 (sigmoid_4_n_1),
        .\q_reg[8]_9 (sigmoid_5_n_0),
        .q_reg_r(systolic_0_n_1),
        .sel(sel_4),
        .sel_0(sel_3),
        .sel_1(sel_2),
        .sel_2(sel_1),
        .sel_3(sel_0),
        .sel_4(sel));
  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "0" *) 
  (* P_WRITE_MODE_B = "0" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "write_first" *) 
  (* WRITE_MODE_B = "write_first" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0 xpm_memory_tdpram_a
       (.addra({1'b0,xpm_memory_tdpram_a_i_2_n_0}),
        .addrb(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [1:0]),
        .clka(aclk),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_tdpram_a_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_a_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s5,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s4,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s3,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s2,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_tdpram_a_douta_UNCONNECTED[127:0]),
        .doutb(a_doutb),
        .ena(a_wea),
        .enb(a_enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(p_0_in),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_a_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_a_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    xpm_memory_tdpram_a_i_1
       (.I0(cnt_main_reg_reg[5]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[2]),
        .I3(cnt_main_reg_reg[3]),
        .I4(cnt_main_reg_reg[4]),
        .O(a_wea));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    xpm_memory_tdpram_a_i_2
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[5]),
        .I2(cnt_main_reg_reg[3]),
        .I3(cnt_main_reg_reg[4]),
        .I4(cnt_main_reg_reg[1]),
        .I5(cnt_main_reg_reg[2]),
        .O(xpm_memory_tdpram_a_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h40)) 
    xpm_memory_tdpram_a_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(a_enb));
  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "0" *) 
  (* P_WRITE_MODE_B = "0" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "write_first" *) 
  (* WRITE_MODE_B = "write_first" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1 xpm_memory_tdpram_k
       (.addra(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 [1:0]),
        .addrb({xpm_memory_tdpram_k_i_3_n_0,xpm_memory_tdpram_k_i_4_n_0}),
        .clka(aclk),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_tdpram_k_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_k_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,k_dina}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_tdpram_k_douta_UNCONNECTED[127:0]),
        .doutb({NLW_xpm_memory_tdpram_k_doutb_UNCONNECTED[127:96],k_doutb}),
        .ena(k_ena),
        .enb(k_enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(p_0_in),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_k_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_k_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h10)) 
    xpm_memory_tdpram_k_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(k_ena));
  LUT6 #(
    .INIT(64'h0001000100010100)) 
    xpm_memory_tdpram_k_i_2
       (.I0(cnt_main_reg_reg[3]),
        .I1(cnt_main_reg_reg[5]),
        .I2(cnt_main_reg_reg[4]),
        .I3(cnt_main_reg_reg[2]),
        .I4(cnt_main_reg_reg[0]),
        .I5(cnt_main_reg_reg[1]),
        .O(k_enb));
  LUT6 #(
    .INIT(64'h0000000000000024)) 
    xpm_memory_tdpram_k_i_3
       (.I0(cnt_main_reg_reg[1]),
        .I1(cnt_main_reg_reg[2]),
        .I2(cnt_main_reg_reg[0]),
        .I3(cnt_main_reg_reg[4]),
        .I4(cnt_main_reg_reg[3]),
        .I5(cnt_main_reg_reg[5]),
        .O(xpm_memory_tdpram_k_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    xpm_memory_tdpram_k_i_4
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[2]),
        .I3(cnt_main_reg_reg[4]),
        .I4(cnt_main_reg_reg[3]),
        .I5(cnt_main_reg_reg[5]),
        .O(xpm_memory_tdpram_k_i_4_n_0));
  (* ADDR_WIDTH_A = "3" *) 
  (* ADDR_WIDTH_B = "3" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "0" *) 
  (* P_WRITE_MODE_B = "0" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "write_first" *) 
  (* WRITE_MODE_B = "write_first" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_memory_tdpram xpm_memory_tdpram_wb
       (.addra(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 ),
        .addrb({xpm_memory_tdpram_wb_i_4_n_0,xpm_memory_tdpram_wb_i_5_n_0,xpm_memory_tdpram_wb_i_6_n_0}),
        .clka(aclk),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_tdpram_wb_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_tdpram_wb_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,k_dina}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_tdpram_wb_douta_UNCONNECTED[127:0]),
        .doutb({NLW_xpm_memory_tdpram_wb_doutb_UNCONNECTED[127:96],wb_doutb}),
        .ena(wb_ena),
        .enb(wb_enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(p_0_in),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_tdpram_wb_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_tdpram_wb_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h04)) 
    xpm_memory_tdpram_wb_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(wb_ena));
  LUT6 #(
    .INIT(64'h00000000140000EA)) 
    xpm_memory_tdpram_wb_i_3
       (.I0(cnt_main_reg_reg[2]),
        .I1(cnt_main_reg_reg[0]),
        .I2(cnt_main_reg_reg[1]),
        .I3(cnt_main_reg_reg[3]),
        .I4(cnt_main_reg_reg[4]),
        .I5(cnt_main_reg_reg[5]),
        .O(wb_enb));
  LUT6 #(
    .INIT(64'h0000000006000080)) 
    xpm_memory_tdpram_wb_i_4
       (.I0(cnt_main_reg_reg[0]),
        .I1(cnt_main_reg_reg[1]),
        .I2(cnt_main_reg_reg[2]),
        .I3(cnt_main_reg_reg[3]),
        .I4(cnt_main_reg_reg[4]),
        .I5(cnt_main_reg_reg[5]),
        .O(xpm_memory_tdpram_wb_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000010000028)) 
    xpm_memory_tdpram_wb_i_5
       (.I0(cnt_main_reg_reg[2]),
        .I1(cnt_main_reg_reg[0]),
        .I2(cnt_main_reg_reg[1]),
        .I3(cnt_main_reg_reg[4]),
        .I4(cnt_main_reg_reg[3]),
        .I5(cnt_main_reg_reg[5]),
        .O(xpm_memory_tdpram_wb_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000400300)) 
    xpm_memory_tdpram_wb_i_6
       (.I0(cnt_main_reg_reg[1]),
        .I1(cnt_main_reg_reg[0]),
        .I2(cnt_main_reg_reg[3]),
        .I3(cnt_main_reg_reg[2]),
        .I4(cnt_main_reg_reg[4]),
        .I5(cnt_main_reg_reg[5]),
        .O(xpm_memory_tdpram_wb_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "axis_ann" *) 
module design_1_axis_ann_0_0_axis_ann
   (s_axis_tready,
    m_axis_tvalid,
    m_axis_tdata,
    m_axis_tlast,
    aclk,
    aresetn,
    s_axis_tvalid,
    s_axis_tdata,
    s_axis_tlast,
    m_axis_tready);
  output s_axis_tready;
  output m_axis_tvalid;
  output [127:0]m_axis_tdata;
  output m_axis_tlast;
  input aclk;
  input aresetn;
  input s_axis_tvalid;
  input [127:0]s_axis_tdata;
  input s_axis_tlast;
  input m_axis_tready;

  wire aclk;
  wire aresetn;
  wire [2:0]cnt_word_next;
  wire [2:0]cnt_word_reg;
  wire \cnt_word_reg[2]_i_1_n_0 ;
  wire [127:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [127:0]mm2s_data;
  wire [8:0]mm2s_data_count;
  wire mm2s_ready_reg;
  wire mm2s_ready_reg_i_1_n_0;
  wire mm2s_ready_reg_i_2_n_0;
  wire p_0_in;
  wire [127:0]s2mm_data;
  wire s2mm_last_reg;
  wire s2mm_ready;
  wire s2mm_valid;
  wire s2mm_valid_reg;
  wire [127:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire state_next;
  wire [2:0]state_next1_in;
  wire [2:0]state_reg;
  wire \state_reg[2]_i_4_n_0 ;
  wire \state_reg[2]_i_5_n_0 ;
  wire \state_reg[2]_i_7_n_0 ;
  wire NLW_xpm_fifo_axis_0_almost_empty_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_almost_full_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_dbiterr_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_m_axis_tlast_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_m_axis_tvalid_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_prog_empty_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_prog_full_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_0_sbiterr_axis_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_0_m_axis_tid_UNCONNECTED;
  wire [15:0]NLW_xpm_fifo_axis_0_m_axis_tkeep_UNCONNECTED;
  wire [15:0]NLW_xpm_fifo_axis_0_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_0_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_0_rd_data_count_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_almost_empty_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_almost_full_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_dbiterr_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_prog_empty_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_prog_full_axis_UNCONNECTED;
  wire NLW_xpm_fifo_axis_1_sbiterr_axis_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_1_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_1_m_axis_tid_UNCONNECTED;
  wire [15:0]NLW_xpm_fifo_axis_1_m_axis_tkeep_UNCONNECTED;
  wire [15:0]NLW_xpm_fifo_axis_1_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_1_m_axis_tuser_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_axis_1_rd_data_count_axis_UNCONNECTED;
  wire [8:0]NLW_xpm_fifo_axis_1_wr_data_count_axis_UNCONNECTED;

  design_1_axis_ann_0_0_ann ann_0
       (.E(state_next),
        .Q(state_reg),
        .a_doutb(s2mm_data),
        .a_enb(s2mm_valid),
        .aclk(aclk),
        .aresetn(aresetn),
        .\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 (cnt_word_reg),
        .k_dina(mm2s_data[95:0]),
        .p_0_in(p_0_in),
        .s_axis_tready(s2mm_ready),
        .\state_reg_reg[0] (\state_reg[2]_i_4_n_0 ),
        .\state_reg_reg[0]_0 (\state_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0033003333331333)) 
    \cnt_word_reg[0]_i_1 
       (.I0(cnt_word_reg[1]),
        .I1(cnt_word_reg[0]),
        .I2(cnt_word_reg[2]),
        .I3(state_reg[0]),
        .I4(state_reg[2]),
        .I5(state_reg[1]),
        .O(cnt_word_next[0]));
  LUT6 #(
    .INIT(64'h140410143C3C3C3C)) 
    \cnt_word_reg[1]_i_1 
       (.I0(state_reg[1]),
        .I1(cnt_word_reg[0]),
        .I2(cnt_word_reg[1]),
        .I3(state_reg[2]),
        .I4(cnt_word_reg[2]),
        .I5(state_reg[0]),
        .O(cnt_word_next[1]));
  LUT3 #(
    .INIT(8'h34)) 
    \cnt_word_reg[2]_i_1 
       (.I0(state_reg[2]),
        .I1(state_reg[1]),
        .I2(state_reg[0]),
        .O(\cnt_word_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h054500AA0FFF0000)) 
    \cnt_word_reg[2]_i_2 
       (.I0(cnt_word_reg[0]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(cnt_word_reg[2]),
        .I5(cnt_word_reg[1]),
        .O(cnt_word_next[2]));
  FDRE \cnt_word_reg_reg[0] 
       (.C(aclk),
        .CE(\cnt_word_reg[2]_i_1_n_0 ),
        .D(cnt_word_next[0]),
        .Q(cnt_word_reg[0]),
        .R(p_0_in));
  FDRE \cnt_word_reg_reg[1] 
       (.C(aclk),
        .CE(\cnt_word_reg[2]_i_1_n_0 ),
        .D(cnt_word_next[1]),
        .Q(cnt_word_reg[1]),
        .R(p_0_in));
  FDRE \cnt_word_reg_reg[2] 
       (.C(aclk),
        .CE(\cnt_word_reg[2]_i_1_n_0 ),
        .D(cnt_word_next[2]),
        .Q(cnt_word_reg[2]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h55FF555500AB0000)) 
    mm2s_ready_reg_i_1
       (.I0(mm2s_ready_reg_i_2_n_0),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .I4(\state_reg[2]_i_4_n_0 ),
        .I5(mm2s_ready_reg),
        .O(mm2s_ready_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    mm2s_ready_reg_i_2
       (.I0(cnt_word_reg[0]),
        .I1(cnt_word_reg[1]),
        .I2(cnt_word_reg[2]),
        .I3(state_reg[1]),
        .I4(state_reg[0]),
        .I5(state_reg[2]),
        .O(mm2s_ready_reg_i_2_n_0));
  FDRE mm2s_ready_reg_reg
       (.C(aclk),
        .CE(1'b1),
        .D(mm2s_ready_reg_i_1_n_0),
        .Q(mm2s_ready_reg),
        .R(p_0_in));
  design_1_axis_ann_0_0_register reg_s2mm_last
       (.Q(state_reg),
        .aclk(aclk),
        .p_0_in(p_0_in),
        .\q_reg[0]_0 (cnt_word_reg[1:0]),
        .s_axis_tlast(s2mm_last_reg));
  design_1_axis_ann_0_0_register_0 reg_s2mm_valid
       (.a_enb(s2mm_valid),
        .aclk(aclk),
        .p_0_in(p_0_in),
        .s_axis_tvalid(s2mm_valid_reg));
  LUT3 #(
    .INIT(8'h0B)) 
    \state_reg[0]_i_1 
       (.I0(cnt_word_reg[0]),
        .I1(state_reg[1]),
        .I2(state_reg[0]),
        .O(state_next1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'h0A30)) 
    \state_reg[1]_i_1 
       (.I0(cnt_word_reg[1]),
        .I1(state_reg[2]),
        .I2(state_reg[0]),
        .I3(state_reg[1]),
        .O(state_next1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hF4E4)) 
    \state_reg[2]_i_2 
       (.I0(state_reg[0]),
        .I1(state_reg[2]),
        .I2(state_reg[1]),
        .I3(cnt_word_reg[2]),
        .O(state_next1_in[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state_reg[2]_i_4 
       (.I0(mm2s_data_count[6]),
        .I1(mm2s_data_count[7]),
        .I2(mm2s_data_count[4]),
        .I3(mm2s_data_count[5]),
        .I4(\state_reg[2]_i_7_n_0 ),
        .O(\state_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000822C00000)) 
    \state_reg[2]_i_5 
       (.I0(state_reg[0]),
        .I1(cnt_word_reg[0]),
        .I2(state_reg[1]),
        .I3(cnt_word_reg[2]),
        .I4(cnt_word_reg[1]),
        .I5(state_reg[2]),
        .O(\state_reg[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAA80)) 
    \state_reg[2]_i_7 
       (.I0(mm2s_data_count[3]),
        .I1(mm2s_data_count[1]),
        .I2(mm2s_data_count[0]),
        .I3(mm2s_data_count[2]),
        .I4(mm2s_data_count[8]),
        .O(\state_reg[2]_i_7_n_0 ));
  FDRE \state_reg_reg[0] 
       (.C(aclk),
        .CE(state_next),
        .D(state_next1_in[0]),
        .Q(state_reg[0]),
        .R(p_0_in));
  FDRE \state_reg_reg[1] 
       (.C(aclk),
        .CE(state_next),
        .D(state_next1_in[1]),
        .Q(state_reg[1]),
        .R(p_0_in));
  FDRE \state_reg_reg[2] 
       (.C(aclk),
        .CE(state_next),
        .D(state_next1_in[2]),
        .Q(state_reg[2]),
        .R(p_0_in));
  (* AXIS_DATA_WIDTH = "164" *) 
  (* AXIS_FINAL_DATA_WIDTH = "164" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0000000000000100" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000100" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* FIFO_DEPTH = "256" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* LOG_DEPTH_AXIS = "8" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "128" *) 
  (* TDATA_WIDTH = "128" *) 
  (* TDEST_OFFSET = "162" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "161" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "160" *) 
  (* TSTRB_OFFSET = "144" *) 
  (* TUSER_MAX_WIDTH = "3933" *) 
  (* TUSER_OFFSET = "163" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "4" *) 
  (* USE_ADV_FEATURES_INT = "825241652" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1 xpm_fifo_axis_0
       (.almost_empty_axis(NLW_xpm_fifo_axis_0_almost_empty_axis_UNCONNECTED),
        .almost_full_axis(NLW_xpm_fifo_axis_0_almost_full_axis_UNCONNECTED),
        .dbiterr_axis(NLW_xpm_fifo_axis_0_dbiterr_axis_UNCONNECTED),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(aclk),
        .m_axis_tdata(mm2s_data),
        .m_axis_tdest(NLW_xpm_fifo_axis_0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_xpm_fifo_axis_0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_xpm_fifo_axis_0_m_axis_tkeep_UNCONNECTED[15:0]),
        .m_axis_tlast(NLW_xpm_fifo_axis_0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(mm2s_ready_reg),
        .m_axis_tstrb(NLW_xpm_fifo_axis_0_m_axis_tstrb_UNCONNECTED[15:0]),
        .m_axis_tuser(NLW_xpm_fifo_axis_0_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(NLW_xpm_fifo_axis_0_m_axis_tvalid_UNCONNECTED),
        .prog_empty_axis(NLW_xpm_fifo_axis_0_prog_empty_axis_UNCONNECTED),
        .prog_full_axis(NLW_xpm_fifo_axis_0_prog_full_axis_UNCONNECTED),
        .rd_data_count_axis(NLW_xpm_fifo_axis_0_rd_data_count_axis_UNCONNECTED[0]),
        .s_aclk(aclk),
        .s_aresetn(aresetn),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready(s_axis_tready),
        .s_axis_tstrb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s_axis_tvalid),
        .sbiterr_axis(NLW_xpm_fifo_axis_0_sbiterr_axis_UNCONNECTED),
        .wr_data_count_axis(mm2s_data_count));
  (* AXIS_DATA_WIDTH = "164" *) 
  (* AXIS_FINAL_DATA_WIDTH = "164" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "2" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* EN_ADV_FEATURE_AXIS = "16'b0000000000000100" *) 
  (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000100" *) 
  (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
  (* EN_ALMOST_FULL_INT = "1'b0" *) 
  (* EN_DATA_VALID_INT = "1'b1" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* FIFO_DEPTH = "256" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* LOG_DEPTH_AXIS = "8" *) 
  (* PACKET_FIFO = "false" *) 
  (* PKT_SIZE_LT8 = "1'b0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_PKT_MODE = "0" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* TDATA_OFFSET = "128" *) 
  (* TDATA_WIDTH = "128" *) 
  (* TDEST_OFFSET = "162" *) 
  (* TDEST_WIDTH = "1" *) 
  (* TID_OFFSET = "161" *) 
  (* TID_WIDTH = "1" *) 
  (* TKEEP_OFFSET = "160" *) 
  (* TSTRB_OFFSET = "144" *) 
  (* TUSER_MAX_WIDTH = "3933" *) 
  (* TUSER_OFFSET = "163" *) 
  (* TUSER_WIDTH = "1" *) 
  (* USE_ADV_FEATURES = "4" *) 
  (* USE_ADV_FEATURES_INT = "825241652" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_fifo_axis xpm_fifo_axis_1
       (.almost_empty_axis(NLW_xpm_fifo_axis_1_almost_empty_axis_UNCONNECTED),
        .almost_full_axis(NLW_xpm_fifo_axis_1_almost_full_axis_UNCONNECTED),
        .dbiterr_axis(NLW_xpm_fifo_axis_1_dbiterr_axis_UNCONNECTED),
        .injectdbiterr_axis(1'b0),
        .injectsbiterr_axis(1'b0),
        .m_aclk(aclk),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tdest(NLW_xpm_fifo_axis_1_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_xpm_fifo_axis_1_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_xpm_fifo_axis_1_m_axis_tkeep_UNCONNECTED[15:0]),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tstrb(NLW_xpm_fifo_axis_1_m_axis_tstrb_UNCONNECTED[15:0]),
        .m_axis_tuser(NLW_xpm_fifo_axis_1_m_axis_tuser_UNCONNECTED[0]),
        .m_axis_tvalid(m_axis_tvalid),
        .prog_empty_axis(NLW_xpm_fifo_axis_1_prog_empty_axis_UNCONNECTED),
        .prog_full_axis(NLW_xpm_fifo_axis_1_prog_full_axis_UNCONNECTED),
        .rd_data_count_axis(NLW_xpm_fifo_axis_1_rd_data_count_axis_UNCONNECTED[0]),
        .s_aclk(aclk),
        .s_aresetn(aresetn),
        .s_axis_tdata(s2mm_data),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tlast(s2mm_last_reg),
        .s_axis_tready(s2mm_ready),
        .s_axis_tstrb({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .s_axis_tuser(1'b0),
        .s_axis_tvalid(s2mm_valid_reg),
        .sbiterr_axis(NLW_xpm_fifo_axis_1_sbiterr_axis_UNCONNECTED),
        .wr_data_count_axis(NLW_xpm_fifo_axis_1_wr_data_count_axis_UNCONNECTED[8:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe
   (P,
    CEB2,
    aclk,
    \q_reg[15] ,
    b00,
    A,
    doutb,
    DSP_A_B_DATA_INST);
  output [15:0]P;
  input CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b00;
  input [15:0]A;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;

  wire [15:0]A;
  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b00;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire y_out_i_i_2__15_n_0;
  wire y_out_i_i_3__14_n_0;
  wire y_out_i_i_4__14_n_0;
  wire y_out_i_i_5__14_n_0;
  wire y_out_i_i_6__14_n_0;
  wire y_out_i_i_7__26_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_2__15_n_0,y_out_i_i_2__15_n_0,y_out_i_i_2__15_n_0,y_out_i_i_3__14_n_0,y_out_i_i_4__14_n_0,y_out_i_i_5__14_n_0,y_out_i_i_6__14_n_0,y_out_i_i_7__26_n_0,b00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__15
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__14
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__14
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__14
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__14
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_7__26
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_7__26_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_35
   (P,
    A,
    a0_sel,
    CEB2,
    aclk,
    \q_reg[15] ,
    b01,
    doutb,
    DSP_A_B_DATA_INST,
    \q_reg[15]_0 ,
    Q);
  output [15:0]P;
  output [15:0]A;
  output a0_sel;
  input CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b01;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]\q_reg[15]_0 ;
  input [5:0]Q;

  wire [15:0]A;
  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire [5:0]Q;
  wire a0_sel;
  wire aclk;
  wire [9:0]b01;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire [15:0]\q_reg[15]_0 ;
  wire y_out_i_i_1__18_n_0;
  wire y_out_i_i_2__14_n_0;
  wire y_out_i_i_3__13_n_0;
  wire y_out_i_i_4__13_n_0;
  wire y_out_i_i_5__13_n_0;
  wire y_out_i_i_6__13_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFCFF3FFFFFFE3)) 
    \q[15]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(a0_sel));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__18_n_0,y_out_i_i_1__18_n_0,y_out_i_i_1__18_n_0,y_out_i_i_2__14_n_0,y_out_i_i_3__13_n_0,y_out_i_i_4__13_n_0,y_out_i_i_5__13_n_0,y_out_i_i_6__13_n_0,b01}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_18
       (.I0(\q_reg[15]_0 [15]),
        .I1(a0_sel),
        .O(A[15]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_19
       (.I0(\q_reg[15]_0 [14]),
        .I1(a0_sel),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__18
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_20
       (.I0(\q_reg[15]_0 [13]),
        .I1(a0_sel),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_21
       (.I0(\q_reg[15]_0 [12]),
        .I1(a0_sel),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_22
       (.I0(\q_reg[15]_0 [11]),
        .I1(a0_sel),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_23
       (.I0(\q_reg[15]_0 [10]),
        .I1(a0_sel),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_24
       (.I0(\q_reg[15]_0 [9]),
        .I1(a0_sel),
        .O(A[9]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_25
       (.I0(\q_reg[15]_0 [8]),
        .I1(a0_sel),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_26
       (.I0(\q_reg[15]_0 [7]),
        .I1(a0_sel),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_27
       (.I0(\q_reg[15]_0 [6]),
        .I1(a0_sel),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_28
       (.I0(\q_reg[15]_0 [5]),
        .I1(a0_sel),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_29
       (.I0(\q_reg[15]_0 [4]),
        .I1(a0_sel),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__14
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_30
       (.I0(\q_reg[15]_0 [3]),
        .I1(a0_sel),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_31
       (.I0(\q_reg[15]_0 [2]),
        .I1(a0_sel),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_32
       (.I0(\q_reg[15]_0 [1]),
        .I1(a0_sel),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_33
       (.I0(\q_reg[15]_0 [0]),
        .I1(a0_sel),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__13
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__13
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__13
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__13
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__13_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_36
   (ACOUT,
    P,
    CEB2,
    aclk,
    \q_reg[15] ,
    b02,
    A,
    doutb,
    DSP_A_B_DATA_INST);
  output [29:0]ACOUT;
  output [15:0]P;
  input CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b02;
  input [15:0]A;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b02;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire y_out_i_i_1__19_n_0;
  wire y_out_i_i_2__16_n_0;
  wire y_out_i_i_3__15_n_0;
  wire y_out_i_i_4__15_n_0;
  wire y_out_i_i_5__15_n_0;
  wire y_out_i_i_6__15_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__19_n_0,y_out_i_i_1__19_n_0,y_out_i_i_1__19_n_0,y_out_i_i_2__16_n_0,y_out_i_i_3__15_n_0,y_out_i_i_4__15_n_0,y_out_i_i_5__15_n_0,y_out_i_i_6__15_n_0,b02}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__19
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__16
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__15
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__15
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__15
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__15
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__15_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_37
   (ACOUT,
    P,
    CEB2,
    aclk,
    \q_reg[15] ,
    b03,
    DSP_ALU_INST,
    doutb,
    DSP_A_B_DATA_INST);
  output [29:0]ACOUT;
  output [15:0]P;
  input CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b03;
  input [29:0]DSP_ALU_INST;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;

  wire [29:0]ACOUT;
  wire CEB2;
  wire [29:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b03;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire y_out_i_i_1__17_n_0;
  wire y_out_i_i_2__13_n_0;
  wire y_out_i_i_3__12_n_0;
  wire y_out_i_i_4__12_n_0;
  wire y_out_i_i_5__12_n_0;
  wire y_out_i_i_6__12_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__17_n_0,y_out_i_i_1__17_n_0,y_out_i_i_1__17_n_0,y_out_i_i_2__13_n_0,y_out_i_i_3__12_n_0,y_out_i_i_4__12_n_0,y_out_i_i_5__12_n_0,y_out_i_i_6__12_n_0,b03}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__17
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__13
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__12
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__12
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__12
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__12
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__12_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_38
   (ACOUT,
    P,
    \cnt_main_reg_reg[5] ,
    CEB2,
    aclk,
    \q_reg[15] ,
    b04,
    DSP_ALU_INST,
    doutb,
    Q);
  output [29:0]ACOUT;
  output [15:0]P;
  output \cnt_main_reg_reg[5] ;
  input CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b04;
  input [29:0]DSP_ALU_INST;
  input [5:0]doutb;
  input [5:0]Q;

  wire [29:0]ACOUT;
  wire CEB2;
  wire [29:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [5:0]Q;
  wire aclk;
  wire [9:0]b04;
  wire \cnt_main_reg_reg[5] ;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire y_out_i_i_1__20_n_0;
  wire y_out_i_i_2__17_n_0;
  wire y_out_i_i_3__16_n_0;
  wire y_out_i_i_4__16_n_0;
  wire y_out_i_i_5__16_n_0;
  wire y_out_i_i_6__16_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__20_n_0,y_out_i_i_1__20_n_0,y_out_i_i_1__20_n_0,y_out_i_i_2__17_n_0,y_out_i_i_3__16_n_0,y_out_i_i_4__16_n_0,y_out_i_i_5__16_n_0,y_out_i_i_6__16_n_0,b04}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__20
       (.I0(doutb[5]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__17
       (.I0(doutb[4]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_2__17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    y_out_i_i_34
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\cnt_main_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__16
       (.I0(doutb[3]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_3__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__16
       (.I0(doutb[2]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_4__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__16
       (.I0(doutb[1]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_5__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__16
       (.I0(doutb[0]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_6__16_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_39
   (P,
    CEB2,
    aclk,
    \q_reg[15] ,
    b05,
    ACOUT,
    doutb,
    DSP_A_B_DATA_INST,
    Q);
  output [15:0]P;
  output CEB2;
  input aclk;
  input \q_reg[15] ;
  input [9:0]b05;
  input [29:0]ACOUT;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [5:0]Q;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire [5:0]Q;
  wire aclk;
  wire [9:0]b05;
  wire [5:0]doutb;
  wire \q_reg[15] ;
  wire y_out_i_i_1__16_n_0;
  wire y_out_i_i_2__12_n_0;
  wire y_out_i_i_3__11_n_0;
  wire y_out_i_i_4__11_n_0;
  wire y_out_i_i_5__11_n_0;
  wire y_out_i_i_6__11_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__16_n_0,y_out_i_i_1__16_n_0,y_out_i_i_1__16_n_0,y_out_i_i_2__12_n_0,y_out_i_i_3__11_n_0,y_out_i_i_4__11_n_0,y_out_i_i_5__11_n_0,y_out_i_i_6__11_n_0,b05}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,P,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\q_reg[15] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\q_reg[15] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(\q_reg[15] ),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__16
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__16_n_0));
  LUT6 #(
    .INIT(64'h0000100100000000)) 
    y_out_i_i_1__34
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__12
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__11
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__11
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__11
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__11
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__11_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_40
   (A,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b10,
    doutb,
    DSP_A_B_DATA_INST,
    \q_reg[15] ,
    a0_sel,
    P);
  output [15:0]A;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b10;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]\q_reg[15] ;
  input a0_sel;
  input [15:0]P;

  wire [15:0]A;
  wire CEB2;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire a0_sel;
  wire aclk;
  wire [9:0]b10;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire [15:0]\q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_2__21_n_0;
  wire y_out_i_i_3__20_n_0;
  wire y_out_i_i_4__20_n_0;
  wire y_out_i_i_5__20_n_0;
  wire y_out_i_i_6__20_n_0;
  wire y_out_i_i_7__27_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[0]_i_1__1 
       (.I0(\q_reg[15] [0]),
        .I1(a0_sel),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[10]_i_1__1 
       (.I0(\q_reg[15] [10]),
        .I1(a0_sel),
        .O(A[10]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[11]_i_1__1 
       (.I0(\q_reg[15] [11]),
        .I1(a0_sel),
        .O(A[11]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[12]_i_1__1 
       (.I0(\q_reg[15] [12]),
        .I1(a0_sel),
        .O(A[12]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[13]_i_1__1 
       (.I0(\q_reg[15] [13]),
        .I1(a0_sel),
        .O(A[13]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[14]_i_1__1 
       (.I0(\q_reg[15] [14]),
        .I1(a0_sel),
        .O(A[14]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[15]_i_1__1 
       (.I0(\q_reg[15] [15]),
        .I1(a0_sel),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[1]_i_1__1 
       (.I0(\q_reg[15] [1]),
        .I1(a0_sel),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[2]_i_1__1 
       (.I0(\q_reg[15] [2]),
        .I1(a0_sel),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[3]_i_1__1 
       (.I0(\q_reg[15] [3]),
        .I1(a0_sel),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[4]_i_1__1 
       (.I0(\q_reg[15] [4]),
        .I1(a0_sel),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[5]_i_1__1 
       (.I0(\q_reg[15] [5]),
        .I1(a0_sel),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[6]_i_1__1 
       (.I0(\q_reg[15] [6]),
        .I1(a0_sel),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[7]_i_1__1 
       (.I0(\q_reg[15] [7]),
        .I1(a0_sel),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[8]_i_1__1 
       (.I0(\q_reg[15] [8]),
        .I1(a0_sel),
        .O(A[8]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[9]_i_1__1 
       (.I0(\q_reg[15] [9]),
        .I1(a0_sel),
        .O(A[9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_2__21_n_0,y_out_i_i_2__21_n_0,y_out_i_i_2__21_n_0,y_out_i_i_3__20_n_0,y_out_i_i_4__20_n_0,y_out_i_i_5__20_n_0,y_out_i_i_6__20_n_0,y_out_i_i_7__27_n_0,b10}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__21
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__20
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__20
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__20
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__20
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_7__27
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_7__27_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_41
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b11,
    A,
    doutb,
    DSP_A_B_DATA_INST,
    P);
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b11;
  input [15:0]A;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]P;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b11;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__27_n_0;
  wire y_out_i_i_2__22_n_0;
  wire y_out_i_i_3__21_n_0;
  wire y_out_i_i_4__21_n_0;
  wire y_out_i_i_5__21_n_0;
  wire y_out_i_i_6__21_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__27_n_0,y_out_i_i_1__27_n_0,y_out_i_i_1__27_n_0,y_out_i_i_2__22_n_0,y_out_i_i_3__21_n_0,y_out_i_i_4__21_n_0,y_out_i_i_5__21_n_0,y_out_i_i_6__21_n_0,b11}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__27
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__22
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__21
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__21
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__21
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__21
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__21_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_42
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b12,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    P);
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b12;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]P;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b12;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__26_n_0;
  wire y_out_i_i_2__20_n_0;
  wire y_out_i_i_3__19_n_0;
  wire y_out_i_i_4__19_n_0;
  wire y_out_i_i_5__19_n_0;
  wire y_out_i_i_6__19_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__26_n_0,y_out_i_i_1__26_n_0,y_out_i_i_1__26_n_0,y_out_i_i_2__20_n_0,y_out_i_i_3__19_n_0,y_out_i_i_4__19_n_0,y_out_i_i_5__19_n_0,y_out_i_i_6__19_n_0,b12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__26
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__20
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__19
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__19
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__19
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__19
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__19_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_43
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b13,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    P);
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b13;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]P;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b13;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__28_n_0;
  wire y_out_i_i_2__23_n_0;
  wire y_out_i_i_3__22_n_0;
  wire y_out_i_i_4__22_n_0;
  wire y_out_i_i_5__22_n_0;
  wire y_out_i_i_6__22_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__28_n_0,y_out_i_i_1__28_n_0,y_out_i_i_1__28_n_0,y_out_i_i_2__23_n_0,y_out_i_i_3__22_n_0,y_out_i_i_4__22_n_0,y_out_i_i_5__22_n_0,y_out_i_i_6__22_n_0,b13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__28
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__23
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__22
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__22
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__22
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__22
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__22_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_44
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b14,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    P);
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b14;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [15:0]P;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [15:0]P;
  wire aclk;
  wire [9:0]b14;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__25_n_0;
  wire y_out_i_i_2__19_n_0;
  wire y_out_i_i_3__18_n_0;
  wire y_out_i_i_4__18_n_0;
  wire y_out_i_i_5__18_n_0;
  wire y_out_i_i_6__18_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__25_n_0,y_out_i_i_1__25_n_0,y_out_i_i_1__25_n_0,y_out_i_i_2__19_n_0,y_out_i_i_3__18_n_0,y_out_i_i_4__18_n_0,y_out_i_i_5__18_n_0,y_out_i_i_6__18_n_0,b14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__25
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__19
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__18
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__18
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__18
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__18
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__18_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_45
   (CEB2,
    \cnt_main_reg_reg[5] ,
    d,
    aclk,
    DSP_ALU_INST,
    b15,
    ACOUT,
    Q,
    doutb,
    P);
  output CEB2;
  output \cnt_main_reg_reg[5] ;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b15;
  input [29:0]ACOUT;
  input [5:0]Q;
  input [5:0]doutb;
  input [15:0]P;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [15:0]P;
  wire [5:0]Q;
  wire aclk;
  wire [9:0]b15;
  wire \cnt_main_reg_reg[5] ;
  wire [15:0]d;
  wire [5:0]doutb;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__24_n_0;
  wire y_out_i_i_2__18_n_0;
  wire y_out_i_i_3__17_n_0;
  wire y_out_i_i_4__17_n_0;
  wire y_out_i_i_5__17_n_0;
  wire y_out_i_i_6__17_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(P[15]),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(P[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(P[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(P[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(P[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(P[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(P[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(P[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(P[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(P[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(P[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(P[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(P[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(P[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(P[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(P[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,P[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(P[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__24_n_0,y_out_i_i_1__24_n_0,y_out_i_i_1__24_n_0,y_out_i_i_2__18_n_0,y_out_i_i_3__17_n_0,y_out_i_i_4__17_n_0,y_out_i_i_5__17_n_0,y_out_i_i_6__17_n_0,b15}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    y_out_i_i_18__1
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\cnt_main_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h0040000000000040)) 
    y_out_i_i_1__21
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__24
       (.I0(doutb[5]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__18
       (.I0(doutb[4]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_2__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__17
       (.I0(doutb[3]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_3__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__17
       (.I0(doutb[2]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_4__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__17
       (.I0(doutb[1]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_5__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__17
       (.I0(doutb[0]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_6__17_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_46
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b20,
    A,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b20;
  input [15:0]A;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b20;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_2__9_n_0;
  wire y_out_i_i_3__8_n_0;
  wire y_out_i_i_4__8_n_0;
  wire y_out_i_i_5__8_n_0;
  wire y_out_i_i_6__8_n_0;
  wire y_out_i_i_7__25_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_2__9_n_0,y_out_i_i_2__9_n_0,y_out_i_i_2__9_n_0,y_out_i_i_3__8_n_0,y_out_i_i_4__8_n_0,y_out_i_i_5__8_n_0,y_out_i_i_6__8_n_0,y_out_i_i_7__25_n_0,b20}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__9
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__8
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__8
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__8
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__8
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_7__25
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_7__25_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_47
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b21,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b21;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b21;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__14_n_0;
  wire y_out_i_i_2__10_n_0;
  wire y_out_i_i_3__9_n_0;
  wire y_out_i_i_4__9_n_0;
  wire y_out_i_i_5__9_n_0;
  wire y_out_i_i_6__9_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__14_n_0,y_out_i_i_1__14_n_0,y_out_i_i_1__14_n_0,y_out_i_i_2__10_n_0,y_out_i_i_3__9_n_0,y_out_i_i_4__9_n_0,y_out_i_i_5__9_n_0,y_out_i_i_6__9_n_0,b21}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__14
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__10
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__9
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__9
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__9
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__9
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__9_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_48
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b22,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b22;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b22;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__13_n_0;
  wire y_out_i_i_2__8_n_0;
  wire y_out_i_i_3__7_n_0;
  wire y_out_i_i_4__7_n_0;
  wire y_out_i_i_5__7_n_0;
  wire y_out_i_i_6__7_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__13_n_0,y_out_i_i_1__13_n_0,y_out_i_i_1__13_n_0,y_out_i_i_2__8_n_0,y_out_i_i_3__7_n_0,y_out_i_i_4__7_n_0,y_out_i_i_5__7_n_0,y_out_i_i_6__7_n_0,b22}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__13
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__8
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__7
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__7
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__7
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__7
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__7_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_49
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b23,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b23;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b23;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__15_n_0;
  wire y_out_i_i_2__11_n_0;
  wire y_out_i_i_3__10_n_0;
  wire y_out_i_i_4__10_n_0;
  wire y_out_i_i_5__10_n_0;
  wire y_out_i_i_6__10_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__15_n_0,y_out_i_i_1__15_n_0,y_out_i_i_1__15_n_0,y_out_i_i_2__11_n_0,y_out_i_i_3__10_n_0,y_out_i_i_4__10_n_0,y_out_i_i_5__10_n_0,y_out_i_i_6__10_n_0,b23}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__15
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__11
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__10
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__10
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__10
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__10
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__10_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_50
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b24,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b24;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b24;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__12_n_0;
  wire y_out_i_i_2__7_n_0;
  wire y_out_i_i_3__6_n_0;
  wire y_out_i_i_4__6_n_0;
  wire y_out_i_i_5__6_n_0;
  wire y_out_i_i_6__6_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__12_n_0,y_out_i_i_1__12_n_0,y_out_i_i_1__12_n_0,y_out_i_i_2__7_n_0,y_out_i_i_3__6_n_0,y_out_i_i_4__6_n_0,y_out_i_i_5__6_n_0,y_out_i_i_6__6_n_0,b24}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__12
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__7
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__6
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__6
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__6
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__6
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__6_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_51
   (CEB2,
    \cnt_main_reg_reg[5] ,
    d,
    aclk,
    DSP_ALU_INST,
    b25,
    ACOUT,
    doutb,
    Q,
    q,
    \q_reg[15] );
  output CEB2;
  output \cnt_main_reg_reg[5] ;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b25;
  input [29:0]ACOUT;
  input [5:0]doutb;
  input [5:0]Q;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [5:0]Q;
  wire aclk;
  wire [9:0]b25;
  wire \cnt_main_reg_reg[5] ;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__11_n_0;
  wire y_out_i_i_2__6_n_0;
  wire y_out_i_i_3__5_n_0;
  wire y_out_i_i_4__5_n_0;
  wire y_out_i_i_5__5_n_0;
  wire y_out_i_i_6__5_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__11_n_0,y_out_i_i_1__11_n_0,y_out_i_i_1__11_n_0,y_out_i_i_2__6_n_0,y_out_i_i_3__5_n_0,y_out_i_i_4__5_n_0,y_out_i_i_5__5_n_0,y_out_i_i_6__5_n_0,b25}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    y_out_i_i_18__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\cnt_main_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__11
       (.I0(doutb[5]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_1__11_n_0));
  LUT6 #(
    .INIT(64'h0000000000000140)) 
    y_out_i_i_1__22
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__6
       (.I0(doutb[4]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__5
       (.I0(doutb[3]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_3__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__5
       (.I0(doutb[2]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_4__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__5
       (.I0(doutb[1]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_5__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__5
       (.I0(doutb[0]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_6__5_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_52
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b30,
    A,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b30;
  input [15:0]A;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b30;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_2__27_n_0;
  wire y_out_i_i_3__26_n_0;
  wire y_out_i_i_4__26_n_0;
  wire y_out_i_i_5__26_n_0;
  wire y_out_i_i_6__26_n_0;
  wire y_out_i_i_7__28_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_2__27_n_0,y_out_i_i_2__27_n_0,y_out_i_i_2__27_n_0,y_out_i_i_3__26_n_0,y_out_i_i_4__26_n_0,y_out_i_i_5__26_n_0,y_out_i_i_6__26_n_0,y_out_i_i_7__28_n_0,b30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__27
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__26
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__26
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__26
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__26
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_7__28
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_7__28_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_53
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b31,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b31;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b31;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__32_n_0;
  wire y_out_i_i_2__28_n_0;
  wire y_out_i_i_3__27_n_0;
  wire y_out_i_i_4__27_n_0;
  wire y_out_i_i_5__27_n_0;
  wire y_out_i_i_6__27_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__32_n_0,y_out_i_i_1__32_n_0,y_out_i_i_1__32_n_0,y_out_i_i_2__28_n_0,y_out_i_i_3__27_n_0,y_out_i_i_4__27_n_0,y_out_i_i_5__27_n_0,y_out_i_i_6__27_n_0,b31}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__32
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__28
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__27
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__27
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__27
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__27
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__27_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_54
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b32,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b32;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b32;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__31_n_0;
  wire y_out_i_i_2__26_n_0;
  wire y_out_i_i_3__25_n_0;
  wire y_out_i_i_4__25_n_0;
  wire y_out_i_i_5__25_n_0;
  wire y_out_i_i_6__25_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__31_n_0,y_out_i_i_1__31_n_0,y_out_i_i_1__31_n_0,y_out_i_i_2__26_n_0,y_out_i_i_3__25_n_0,y_out_i_i_4__25_n_0,y_out_i_i_5__25_n_0,y_out_i_i_6__25_n_0,b32}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__31
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__26
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__25
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__25
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__25
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__25
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__25_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_55
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b33,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b33;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b33;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__33_n_0;
  wire y_out_i_i_2__29_n_0;
  wire y_out_i_i_3__28_n_0;
  wire y_out_i_i_4__28_n_0;
  wire y_out_i_i_5__28_n_0;
  wire y_out_i_i_6__28_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__33_n_0,y_out_i_i_1__33_n_0,y_out_i_i_1__33_n_0,y_out_i_i_2__29_n_0,y_out_i_i_3__28_n_0,y_out_i_i_4__28_n_0,y_out_i_i_5__28_n_0,y_out_i_i_6__28_n_0,b33}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__33
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__29
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__28
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__28
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__28
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__28
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__28_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_56
   (ACOUT,
    d,
    CEB2,
    aclk,
    DSP_ALU_INST,
    b34,
    DSP_ALU_INST_0,
    doutb,
    DSP_A_B_DATA_INST,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input CEB2;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b34;
  input [29:0]DSP_ALU_INST_0;
  input [5:0]doutb;
  input DSP_A_B_DATA_INST;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire aclk;
  wire [9:0]b34;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__30_n_0;
  wire y_out_i_i_2__25_n_0;
  wire y_out_i_i_3__24_n_0;
  wire y_out_i_i_4__24_n_0;
  wire y_out_i_i_5__24_n_0;
  wire y_out_i_i_6__24_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__30_n_0,y_out_i_i_1__30_n_0,y_out_i_i_1__30_n_0,y_out_i_i_2__25_n_0,y_out_i_i_3__24_n_0,y_out_i_i_4__24_n_0,y_out_i_i_5__24_n_0,y_out_i_i_6__24_n_0,b34}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__30
       (.I0(doutb[5]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_1__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__25
       (.I0(doutb[4]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_2__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__24
       (.I0(doutb[3]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_3__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__24
       (.I0(doutb[2]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_4__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__24
       (.I0(doutb[1]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_5__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__24
       (.I0(doutb[0]),
        .I1(DSP_A_B_DATA_INST),
        .O(y_out_i_i_6__24_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_57
   (CEB2,
    \cnt_main_reg_reg[5] ,
    d,
    aclk,
    DSP_ALU_INST,
    b35,
    ACOUT,
    Q,
    doutb,
    q,
    \q_reg[15] );
  output CEB2;
  output \cnt_main_reg_reg[5] ;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [9:0]b35;
  input [29:0]ACOUT;
  input [5:0]Q;
  input [5:0]doutb;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire CEB2;
  wire DSP_ALU_INST;
  wire [5:0]Q;
  wire aclk;
  wire [9:0]b35;
  wire \cnt_main_reg_reg[5] ;
  wire [15:0]d;
  wire [5:0]doutb;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_i_1__29_n_0;
  wire y_out_i_i_2__24_n_0;
  wire y_out_i_i_3__23_n_0;
  wire y_out_i_i_4__23_n_0;
  wire y_out_i_i_5__23_n_0;
  wire y_out_i_i_6__23_n_0;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({y_out_i_i_1__29_n_0,y_out_i_i_1__29_n_0,y_out_i_i_1__29_n_0,y_out_i_i_2__24_n_0,y_out_i_i_3__23_n_0,y_out_i_i_4__23_n_0,y_out_i_i_5__23_n_0,y_out_i_i_6__23_n_0,b35}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    y_out_i_i_18__2
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\cnt_main_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h0000014000000000)) 
    y_out_i_i_1__23
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_1__29
       (.I0(doutb[5]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_2__24
       (.I0(doutb[4]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_2__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_3__23
       (.I0(doutb[3]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_3__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_4__23
       (.I0(doutb[2]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_4__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_5__23
       (.I0(doutb[1]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_5__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    y_out_i_i_6__23
       (.I0(doutb[0]),
        .I1(\cnt_main_reg_reg[5] ),
        .O(y_out_i_i_6__23_n_0));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_58
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b40,
    A,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b40;
  input [15:0]A;
  input [14:0]q;
  input \q_reg[15] ;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire aclk;
  wire [10:0]b40;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b40}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_59
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b41,
    DSP_ALU_INST_0,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b41;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [10:0]b41;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b41}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_60
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b42,
    DSP_ALU_INST_0,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b42;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [10:0]b42;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b42}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_61
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b43,
    DSP_ALU_INST_0,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b43;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [10:0]b43;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b43}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_62
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b44,
    DSP_ALU_INST_0,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b44;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [10:0]b44;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b44}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_63
   (\cnt_main_reg_reg[0] ,
    \cnt_main_reg_reg[0]_0 ,
    d,
    aclk,
    DSP_ALU_INST,
    b45,
    ACOUT,
    Q,
    q,
    \q_reg[15] );
  output \cnt_main_reg_reg[0] ;
  output \cnt_main_reg_reg[0]_0 ;
  output [15:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [10:0]b45;
  input [29:0]ACOUT;
  input [5:0]Q;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [5:0]Q;
  wire aclk;
  wire [10:0]b45;
  wire \cnt_main_reg_reg[0] ;
  wire \cnt_main_reg_reg[0]_0 ;
  wire [15:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[15:8]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O(d[7:0]),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b45}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    y_out_i_i_12__11
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\cnt_main_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    y_out_i_i_13__11
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\cnt_main_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_64
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b50,
    A,
    q,
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0 );
  output [29:0]ACOUT;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b50;
  input [15:0]A;
  input [14:0]q;
  input \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0 ;

  wire [15:0]A;
  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire aclk;
  wire [0:0]b50;
  wire [9:0]d;
  wire [14:0]q;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ;
  wire \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ;
  wire \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1 
       (.CI(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_CO_UNCONNECTED [7],\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ,\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2 
       (.I0(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0 ),
        .I1(y_out_i_n_80),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_1 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_2 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_3 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_4 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_5 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_6 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_O_UNCONNECTED [5:0]}),
        .S({\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ,\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_9_n_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b50,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_65
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b51,
    DSP_ALU_INST_0,
    q,
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0 );
  output [29:0]ACOUT;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b51;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0 ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [0:0]b51;
  wire [9:0]d;
  wire [14:0]q;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ;
  wire \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ;
  wire \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1 
       (.CI(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_CO_UNCONNECTED [7],\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ,\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2 
       (.I0(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0 ),
        .I1(y_out_i_n_80),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_1 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_2 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_3 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_4 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_5 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_6 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_O_UNCONNECTED [5:0]}),
        .S({\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ,\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_9_n_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b51,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_66
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b52,
    DSP_ALU_INST_0,
    q,
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0 );
  output [29:0]ACOUT;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b52;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0 ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [0:0]b52;
  wire [9:0]d;
  wire [14:0]q;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ;
  wire \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ;
  wire \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.CI(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_CO_UNCONNECTED [7],\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ,\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2 
       (.I0(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0 ),
        .I1(y_out_i_n_80),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_1 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_2 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_3 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_4 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_5 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_6 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_O_UNCONNECTED [5:0]}),
        .S({\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ,\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_9_n_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b52,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_67
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b53,
    DSP_ALU_INST_0,
    q,
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0 );
  output [29:0]ACOUT;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b53;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0 ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [0:0]b53;
  wire [9:0]d;
  wire [14:0]q;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ;
  wire \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ;
  wire \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.CI(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_CO_UNCONNECTED [7],\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ,\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2 
       (.I0(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0 ),
        .I1(y_out_i_n_80),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_1 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_2 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_3 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_4 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_5 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_6 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_O_UNCONNECTED [5:0]}),
        .S({\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ,\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_9_n_0 ));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b53,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_68
   (ACOUT,
    d,
    aclk,
    DSP_ALU_INST,
    b54,
    DSP_ALU_INST_0,
    q,
    \q_reg[15] );
  output [29:0]ACOUT;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b54;
  input [29:0]DSP_ALU_INST_0;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [29:0]DSP_ALU_INST_0;
  wire aclk;
  wire [0:0]b54;
  wire [9:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_i_1_O_UNCONNECTED [5:0]}),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(DSP_ALU_INST_0),
        .ACOUT(ACOUT),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b54,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "pe" *) 
module design_1_axis_ann_0_0_pe_69
   (b50_sel,
    d,
    aclk,
    DSP_ALU_INST,
    b55,
    ACOUT,
    Q,
    q,
    \q_reg[15] );
  output [0:0]b50_sel;
  output [9:0]d;
  input aclk;
  input DSP_ALU_INST;
  input [0:0]b55;
  input [29:0]ACOUT;
  input [5:0]Q;
  input [14:0]q;
  input \q_reg[15] ;

  wire [29:0]ACOUT;
  wire DSP_ALU_INST;
  wire [5:0]Q;
  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b55;
  wire [9:0]d;
  wire [14:0]q;
  wire \q[15]_i_2_n_0 ;
  wire \q[15]_i_3_n_0 ;
  wire \q[15]_i_4_n_0 ;
  wire \q[15]_i_5_n_0 ;
  wire \q[15]_i_6_n_0 ;
  wire \q[15]_i_7_n_0 ;
  wire \q[15]_i_8_n_0 ;
  wire \q[15]_i_9_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[7]_i_4_n_0 ;
  wire \q[7]_i_5_n_0 ;
  wire \q[7]_i_6_n_0 ;
  wire \q[7]_i_7_n_0 ;
  wire \q[7]_i_8_n_0 ;
  wire \q[7]_i_9_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_i_1_n_1 ;
  wire \q_reg[15]_i_1_n_2 ;
  wire \q_reg[15]_i_1_n_3 ;
  wire \q_reg[15]_i_1_n_4 ;
  wire \q_reg[15]_i_1_n_5 ;
  wire \q_reg[15]_i_1_n_6 ;
  wire \q_reg[15]_i_1_n_7 ;
  wire \q_reg[7]_i_1_n_0 ;
  wire \q_reg[7]_i_1_n_1 ;
  wire \q_reg[7]_i_1_n_2 ;
  wire \q_reg[7]_i_1_n_3 ;
  wire \q_reg[7]_i_1_n_4 ;
  wire \q_reg[7]_i_1_n_5 ;
  wire \q_reg[7]_i_1_n_6 ;
  wire \q_reg[7]_i_1_n_7 ;
  wire y_out_i_n_100;
  wire y_out_i_n_101;
  wire y_out_i_n_102;
  wire y_out_i_n_103;
  wire y_out_i_n_104;
  wire y_out_i_n_105;
  wire y_out_i_n_74;
  wire y_out_i_n_75;
  wire y_out_i_n_76;
  wire y_out_i_n_77;
  wire y_out_i_n_78;
  wire y_out_i_n_79;
  wire y_out_i_n_80;
  wire y_out_i_n_81;
  wire y_out_i_n_82;
  wire y_out_i_n_83;
  wire y_out_i_n_84;
  wire y_out_i_n_85;
  wire y_out_i_n_86;
  wire y_out_i_n_87;
  wire y_out_i_n_88;
  wire y_out_i_n_89;
  wire y_out_i_n_90;
  wire y_out_i_n_91;
  wire y_out_i_n_92;
  wire y_out_i_n_93;
  wire y_out_i_n_94;
  wire y_out_i_n_95;
  wire y_out_i_n_96;
  wire y_out_i_n_97;
  wire y_out_i_n_98;
  wire y_out_i_n_99;
  wire [7:7]\NLW_q_reg[15]_i_1_CO_UNCONNECTED ;
  wire [5:0]\NLW_q_reg[7]_i_1_O_UNCONNECTED ;
  wire NLW_y_out_i_CARRYCASCOUT_UNCONNECTED;
  wire NLW_y_out_i_MULTSIGNOUT_UNCONNECTED;
  wire NLW_y_out_i_OVERFLOW_UNCONNECTED;
  wire NLW_y_out_i_PATTERNBDETECT_UNCONNECTED;
  wire NLW_y_out_i_PATTERNDETECT_UNCONNECTED;
  wire NLW_y_out_i_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_y_out_i_ACOUT_UNCONNECTED;
  wire [17:0]NLW_y_out_i_BCOUT_UNCONNECTED;
  wire [3:0]NLW_y_out_i_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_y_out_i_P_UNCONNECTED;
  wire [47:0]NLW_y_out_i_PCOUT_UNCONNECTED;
  wire [7:0]NLW_y_out_i_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_2 
       (.I0(\q_reg[15] ),
        .I1(y_out_i_n_80),
        .O(\q[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_3 
       (.I0(q[14]),
        .I1(y_out_i_n_81),
        .O(\q[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_4 
       (.I0(q[13]),
        .I1(y_out_i_n_82),
        .O(\q[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_5 
       (.I0(q[12]),
        .I1(y_out_i_n_83),
        .O(\q[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_6 
       (.I0(q[11]),
        .I1(y_out_i_n_84),
        .O(\q[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_7 
       (.I0(q[10]),
        .I1(y_out_i_n_85),
        .O(\q[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_8 
       (.I0(q[9]),
        .I1(y_out_i_n_86),
        .O(\q[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[15]_i_9 
       (.I0(q[8]),
        .I1(y_out_i_n_87),
        .O(\q[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_2 
       (.I0(q[7]),
        .I1(y_out_i_n_88),
        .O(\q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_3 
       (.I0(q[6]),
        .I1(y_out_i_n_89),
        .O(\q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_4 
       (.I0(q[5]),
        .I1(y_out_i_n_90),
        .O(\q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_5 
       (.I0(q[4]),
        .I1(y_out_i_n_91),
        .O(\q[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_6 
       (.I0(q[3]),
        .I1(y_out_i_n_92),
        .O(\q[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_7 
       (.I0(q[2]),
        .I1(y_out_i_n_93),
        .O(\q[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_8 
       (.I0(q[1]),
        .I1(y_out_i_n_94),
        .O(\q[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[7]_i_9 
       (.I0(q[0]),
        .I1(y_out_i_n_95),
        .O(\q[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[15]_i_1 
       (.CI(\q_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_q_reg[15]_i_1_CO_UNCONNECTED [7],\q_reg[15]_i_1_n_1 ,\q_reg[15]_i_1_n_2 ,\q_reg[15]_i_1_n_3 ,\q_reg[15]_i_1_n_4 ,\q_reg[15]_i_1_n_5 ,\q_reg[15]_i_1_n_6 ,\q_reg[15]_i_1_n_7 }),
        .DI({1'b0,q[14:8]}),
        .O(d[9:2]),
        .S({\q[15]_i_2_n_0 ,\q[15]_i_3_n_0 ,\q[15]_i_4_n_0 ,\q[15]_i_5_n_0 ,\q[15]_i_6_n_0 ,\q[15]_i_7_n_0 ,\q[15]_i_8_n_0 ,\q[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\q_reg[7]_i_1_n_0 ,\q_reg[7]_i_1_n_1 ,\q_reg[7]_i_1_n_2 ,\q_reg[7]_i_1_n_3 ,\q_reg[7]_i_1_n_4 ,\q_reg[7]_i_1_n_5 ,\q_reg[7]_i_1_n_6 ,\q_reg[7]_i_1_n_7 }),
        .DI(q[7:0]),
        .O({d[1:0],\NLW_q_reg[7]_i_1_O_UNCONNECTED [5:0]}),
        .S({\q[7]_i_2_n_0 ,\q[7]_i_3_n_0 ,\q[7]_i_4_n_0 ,\q[7]_i_5_n_0 ,\q[7]_i_6_n_0 ,\q[7]_i_7_n_0 ,\q[7]_i_8_n_0 ,\q[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    y_out_i
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN(ACOUT),
        .ACOUT(NLW_y_out_i_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b55,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_y_out_i_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_y_out_i_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_y_out_i_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_y_out_i_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_y_out_i_OVERFLOW_UNCONNECTED),
        .P({NLW_y_out_i_P_UNCONNECTED[47:32],y_out_i_n_74,y_out_i_n_75,y_out_i_n_76,y_out_i_n_77,y_out_i_n_78,y_out_i_n_79,y_out_i_n_80,y_out_i_n_81,y_out_i_n_82,y_out_i_n_83,y_out_i_n_84,y_out_i_n_85,y_out_i_n_86,y_out_i_n_87,y_out_i_n_88,y_out_i_n_89,y_out_i_n_90,y_out_i_n_91,y_out_i_n_92,y_out_i_n_93,y_out_i_n_94,y_out_i_n_95,y_out_i_n_96,y_out_i_n_97,y_out_i_n_98,y_out_i_n_99,y_out_i_n_100,y_out_i_n_101,y_out_i_n_102,y_out_i_n_103,y_out_i_n_104,y_out_i_n_105}),
        .PATTERNBDETECT(NLW_y_out_i_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_y_out_i_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_y_out_i_PCOUT_UNCONNECTED[47:0]),
        .RSTA(DSP_ALU_INST),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(DSP_ALU_INST),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_y_out_i_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_y_out_i_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    y_out_i_i_2__5
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(b50_sel));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register
   (s_axis_tlast,
    p_0_in,
    aclk,
    Q,
    \q_reg[0]_0 );
  output s_axis_tlast;
  input p_0_in;
  input aclk;
  input [2:0]Q;
  input [1:0]\q_reg[0]_0 ;

  wire [2:0]Q;
  wire aclk;
  wire p_0_in;
  wire [1:0]\q_reg[0]_0 ;
  wire s2mm_last;
  wire s_axis_tlast;

  LUT5 #(
    .INIT(32'h00080000)) 
    \q[0]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\q_reg[0]_0 [1]),
        .I4(\q_reg[0]_0 [0]),
        .O(s2mm_last));
  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s2mm_last),
        .Q(s_axis_tlast),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register_0
   (s_axis_tvalid,
    p_0_in,
    a_enb,
    aclk);
  output s_axis_tvalid;
  input p_0_in;
  input a_enb;
  input aclk;

  wire a_enb;
  wire aclk;
  wire p_0_in;
  wire s_axis_tvalid;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(a_enb),
        .Q(s_axis_tvalid),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0
   (b40,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b40;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b40;
  wire [10:10]b40_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b40),
        .Q(b40_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__7
       (.I0(\q_reg[10]_0 ),
        .I1(b40_reg),
        .I2(\q_reg[10]_1 ),
        .O(b40));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_1
   (b41,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b41;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b41;
  wire [10:10]b41_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b41),
        .Q(b41_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__6
       (.I0(\q_reg[10]_0 ),
        .I1(b41_reg),
        .I2(\q_reg[10]_1 ),
        .O(b41));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_10
   (b54,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b54;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b54;
  wire [10:10]b54_reg;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b54),
        .Q(b54_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1__3
       (.I0(b54_reg),
        .I1(b50_sel),
        .O(b54));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_100
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_101
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_102
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_103
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_104
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_105
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_106
   (aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    d,
    aclk);
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  input [9:0]d;
  input aclk;

  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [9:0]d;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[4]),
        .Q(aclk_5));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[5]),
        .Q(aclk_4));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[6]),
        .Q(aclk_3));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[7]),
        .Q(aclk_2));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[8]),
        .Q(aclk_1));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[9]),
        .Q(aclk_0));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[0]),
        .Q(aclk_9));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[1]),
        .Q(aclk_8));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[2]),
        .Q(aclk_7));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y2_1/q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[3]),
        .Q(aclk_6));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_107
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    aclk,
    \q_reg[15] ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input aclk;
  input \q_reg[15] ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;

  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_108
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[15]_1 ,
    sel_1,
    \q_reg[15]_2 ,
    \q_reg[15]_3 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[8]_1 ,
    \q_reg[8]_2 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel_1;
  input \q_reg[15]_2 ;
  input \q_reg[15]_3 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[8]_2 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel_1;
  wire [11:10]y2;

  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4__1 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5__1 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6__1 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7__1 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__4 
       (.I0(\q_reg[15]_0 ),
        .I1(\q_reg[8]_1 ),
        .I2(sel_1[5]),
        .I3(sel_1[4]),
        .I4(\q_reg[8]_2 ),
        .I5(sel_1[6]),
        .O(\q_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3__1 
       (.I0(y2[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4__1 
       (.I0(y2[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6__1 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_1[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y2[10]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y2[11]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_3 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_109
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_11
   (b55,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b55;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b55;
  wire [10:10]b55_reg;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b55),
        .Q(b55_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1__4
       (.I0(b55_reg),
        .I1(b50_sel),
        .O(b55));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_110
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_111
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_112
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_113
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_114
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_115
   (aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    d,
    aclk);
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  input [9:0]d;
  input aclk;

  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [9:0]d;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[4]),
        .Q(aclk_5));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[5]),
        .Q(aclk_4));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[6]),
        .Q(aclk_3));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[7]),
        .Q(aclk_2));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[8]),
        .Q(aclk_1));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[9]),
        .Q(aclk_0));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[0]),
        .Q(aclk_9));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[1]),
        .Q(aclk_8));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[2]),
        .Q(aclk_7));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y3_0/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[3]),
        .Q(aclk_6));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_116
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[6] ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[6] ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6] ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[6] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_117
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[15]_1 ,
    sel_2,
    \q_reg[15]_2 ,
    \q_reg[15]_3 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[8]_1 ,
    \q_reg[8]_2 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel_2;
  input \q_reg[15]_2 ;
  input \q_reg[15]_3 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[8]_2 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel_2;
  wire [11:10]y3;

  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4__2 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5__2 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6__2 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7__2 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__5 
       (.I0(\q_reg[15]_0 ),
        .I1(\q_reg[8]_1 ),
        .I2(sel_2[5]),
        .I3(sel_2[4]),
        .I4(\q_reg[8]_2 ),
        .I5(sel_2[6]),
        .O(\q_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3__2 
       (.I0(y3[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4__2 
       (.I0(y3[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6__2 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_2[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y3[10]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y3[11]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_3 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_118
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_119
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_12
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_01/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_01/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_120
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_121
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_122
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_123
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_124
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[15]_1 ,
    \q_reg[15]_2 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_1 ,
    \q_reg[10]_1 ,
    \q_reg[9]_1 ,
    \q_reg[8]_1 ,
    \q_reg[7]_1 ,
    \q_reg[6]_1 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  input \q_reg[15]_1 ;
  input \q_reg[15]_2 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_1 ;
  input \q_reg[10]_1 ;
  input \q_reg[9]_1 ;
  input \q_reg[8]_1 ;
  input \q_reg[7]_1 ;
  input \q_reg[6]_1 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[6]_1 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[7]_1 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_1 ),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_1 ),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_2 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_1 ),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_1 ),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_1 ),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_125
   (\q_reg[15]_0 ,
    \q_reg[15]_1 ,
    sel_3,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[8]_0 ,
    \q_reg[8]_1 ,
    \q_reg[15]_2 ,
    \q_reg[15]_3 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_2 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 );
  output \q_reg[15]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel_3;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[15]_2 ;
  input \q_reg[15]_3 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_2 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel_3;
  wire [11:10]y4;

  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4__3 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5__3 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6__3 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7__3 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__6 
       (.I0(\q_reg[15]_1 ),
        .I1(\q_reg[8]_0 ),
        .I2(sel_3[5]),
        .I3(sel_3[4]),
        .I4(\q_reg[8]_1 ),
        .I5(sel_3[6]),
        .O(\q_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3__3 
       (.I0(y4[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[5]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4__3 
       (.I0(y4[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6__3 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_3[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y4[10]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y4[11]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_3 ),
        .Q(\q_reg[15]_1 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_2 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_126
   (q_reg_r_0,
    q_reg_r_1,
    aclk);
  output q_reg_r_0;
  input q_reg_r_1;
  input aclk;

  wire aclk;
  wire q_reg_r_0;
  wire q_reg_r_1;

  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(q_reg_r_0),
        .R(q_reg_r_1));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_127
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  input \q_reg[15]_1 ;
  input [9:0]d;
  input aclk;

  wire aclk;
  wire [9:0]d;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_128
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  input \q_reg[15]_1 ;
  input [9:0]d;
  input aclk;

  wire aclk;
  wire [9:0]d;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_129
   (\q_reg[15]_0 ,
    \q_reg[15]_1 ,
    sel_4,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[8]_0 ,
    \q_reg[8]_1 ,
    \q_reg[6]_0 ,
    \q_reg[15]_2 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_2 ,
    \q_reg[7]_0 ,
    \q_reg[6]_1 );
  output \q_reg[15]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel_4;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[6]_0 ;
  input \q_reg[15]_2 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_2 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_1 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[6]_1 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel_4;
  wire [11:10]y5;

  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4__4 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5__4 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6__4 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[3]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7__4 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__7 
       (.I0(\q_reg[15]_1 ),
        .I1(\q_reg[8]_0 ),
        .I2(sel_4[5]),
        .I3(sel_4[4]),
        .I4(\q_reg[8]_1 ),
        .I5(sel_4[6]),
        .O(\q_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3__4 
       (.I0(y5[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[5]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4__4 
       (.I0(y5[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6__4 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_1 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_4[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y5[10]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y5[11]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_2 ),
        .Q(\q_reg[15]_1 ),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_1 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_2 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[6]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[6]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_13
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_130
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_131
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_132
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_133
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_134
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_135
   (dina,
    \q_reg[9]_0 ,
    \q_reg[9]_1 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [9:0]dina;
  input \q_reg[9]_0 ;
  input \q_reg[9]_1 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(dina[0]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(dina[1]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(dina[2]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(dina[3]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(dina[4]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(dina[5]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(dina[6]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(dina[7]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(dina[8]),
        .R(\q_reg[9]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(dina[9]),
        .R(\q_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_14
   (b20,
    b00,
    b40,
    b10,
    b30,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b20;
  output [9:0]b00;
  output [9:0]b40;
  output [9:0]b10;
  output [9:0]b30;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b00;
  wire [9:0]b10;
  wire [9:0]b20;
  wire [9:0]b30;
  wire [9:0]b40;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__1
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b20[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__13
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b40[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__19
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b10[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__25
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b30[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__8
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b00[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__1
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b20[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__13
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b40[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__19
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b10[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__25
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b30[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__8
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b00[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__1
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b20[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__14
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b10[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__20
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b30[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__8
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b00[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__1
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b20[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__14
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b10[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__20
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b30[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__8
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b00[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__1
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b20[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__13
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b10[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__19
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b30[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__8
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b00[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__1
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b20[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__13
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b10[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__19
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b30[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__8
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b00[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__1
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b20[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__13
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b10[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__19
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b30[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__8
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b00[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_17
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b20[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_17__0
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b00[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_17__1
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b10[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_17__2
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b30[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2__1
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b40[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3__1
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b40[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4__1
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b40[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5__1
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b40[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6__1
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b40[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__11
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b40[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__1
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b20[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__13
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b40[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__19
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b10[9]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__25
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b30[9]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__8
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b00[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__1
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b20[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__13
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b40[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__19
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b10[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__25
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b30[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__8
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b00[8]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_15
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_11/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_11/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_16
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_17
   (b21,
    b01,
    b41,
    b11,
    b31,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b21;
  output [9:0]b01;
  output [9:0]b41;
  output [9:0]b11;
  output [9:0]b31;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b01;
  wire [9:0]b11;
  wire [9:0]b21;
  wire [9:0]b31;
  wire [9:0]b41;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__12
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b41[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__2
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b21[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__20
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b11[6]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__26
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b31[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__7
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b01[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__12
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b41[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__2
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b21[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__20
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b11[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__26
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b31[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__7
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b01[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__15
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b11[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__2
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b21[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__21
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b31[4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__7
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b01[4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__15
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b11[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__2
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b21[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__21
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b31[3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__7
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b01[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__14
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b11[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__2
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b21[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__20
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b31[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__7
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b01[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__14
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b11[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__2
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b21[1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__20
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b31[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__7
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b01[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__14
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b11[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__2
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b21[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__20
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b31[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__7
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b01[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2__0
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b41[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3__0
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b41[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4__0
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b41[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5__0
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b41[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6__0
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b41[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__1
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b21[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__10
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b41[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__17
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b11[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__22
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b31[9]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__6
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b01[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__12
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b41[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__2
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b21[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__20
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b11[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__26
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b31[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__7
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b01[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__12
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b41[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__2
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b21[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__20
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b11[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__26
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b31[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__7
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b01[7]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_18
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_21/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_21/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_19
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_2
   (b42,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b42;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b42;
  wire [10:10]b42_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b42),
        .Q(b42_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__8
       (.I0(\q_reg[10]_0 ),
        .I1(b42_reg),
        .I2(\q_reg[10]_1 ),
        .O(b42));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_20
   (b22,
    b02,
    b42,
    b12,
    b32,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b22;
  output [9:0]b02;
  output [9:0]b42;
  output [9:0]b12;
  output [9:0]b32;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b02;
  wire [9:0]b12;
  wire [9:0]b22;
  wire [9:0]b32;
  wire [9:0]b42;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__0
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b22[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__14
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b42[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__18
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b12[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__24
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b32[6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__9
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b02[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__0
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b22[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__14
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b42[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__18
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b12[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__24
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b32[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__9
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b02[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__0
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b22[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__13
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b12[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__19
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b32[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__9
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b02[4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__0
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b22[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__13
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b12[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__19
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b32[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__9
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b02[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__0
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b22[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__12
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b12[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__18
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b32[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__9
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b02[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__0
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b22[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__12
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b12[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__18
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b32[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__9
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b02[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__0
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b22[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__12
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b12[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__18
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b32[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__9
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b02[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2__2
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b42[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3__2
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b42[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4__2
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b42[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5__2
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b42[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6__2
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b42[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__0
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b22[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__12
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b42[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__16
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b12[9]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__21
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b32[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__7
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b02[9]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__0
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b22[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__14
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b42[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__18
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b12[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__24
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b32[8]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__9
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b02[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__0
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b22[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__14
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b42[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__18
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b12[7]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__24
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b32[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__9
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b02[7]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_21
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_31/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_31/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_22
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_23
   (b23,
    b03,
    b43,
    b13,
    b33,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b23;
  output [9:0]b03;
  output [9:0]b43;
  output [9:0]b13;
  output [9:0]b33;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b03;
  wire [9:0]b13;
  wire [9:0]b23;
  wire [9:0]b33;
  wire [9:0]b43;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__11
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b43[1]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__21
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b13[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__27
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b33[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__3
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b23[6]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__6
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b03[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__11
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b43[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__21
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b13[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__27
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b33[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__3
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b23[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__6
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b03[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__16
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b13[4]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__22
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b33[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__3
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b23[4]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__6
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b03[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__16
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b13[3]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__22
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b33[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__3
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b23[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__6
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b03[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__15
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b13[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__21
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b33[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__3
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b23[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__6
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b03[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__15
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b13[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__21
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b33[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__3
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b23[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__6
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b03[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__15
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b13[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__21
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b33[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__3
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b23[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__6
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b03[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b43[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b43[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b43[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b43[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b43[5]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__18
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b13[9]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__2
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b23[9]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__23
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b33[9]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__5
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b03[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__9
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b43[4]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__11
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b43[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__21
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b13[8]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__27
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b33[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__3
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b23[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__6
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b03[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__11
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b43[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__21
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b13[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__27
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b33[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__3
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b23[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__6
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b03[7]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_24
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_41/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_41/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_25
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_26
   (b24,
    b04,
    b44,
    b14,
    b34,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b24;
  output [9:0]b04;
  output [9:0]b44;
  output [9:0]b14;
  output [9:0]b34;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b04;
  wire [9:0]b14;
  wire [9:0]b24;
  wire [9:0]b34;
  wire [9:0]b44;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b24[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__10
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b04[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__15
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b44[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__17
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b14[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__23
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b34[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b24[5]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__10
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b04[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__15
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b44[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__17
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b14[5]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__23
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b34[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b24[4]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__10
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b04[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__12
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b14[4]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__18
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b34[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b24[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__10
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b04[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__12
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b14[3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__18
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b34[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b24[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__10
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b04[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__11
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b14[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__17
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b34[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b24[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__10
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b04[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__11
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b14[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__17
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b34[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b24[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__10
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b04[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__11
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b14[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__17
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b34[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2__3
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b44[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3__3
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b44[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4__3
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b44[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5__3
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b44[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6__3
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b44[5]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b24[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__13
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b44[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__15
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b14[9]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__20
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b34[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__8
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b04[9]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b24[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__10
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b04[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__15
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b44[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__17
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b14[8]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__23
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b34[8]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b24[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__10
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b04[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__15
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b44[2]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__17
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b14[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__23
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b34[7]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_27
   (\q_reg[9] ,
    \q_reg[8] ,
    \q_reg[7] ,
    \q_reg[6] ,
    \q_reg[5] ,
    \q_reg[4] ,
    \q_reg[3] ,
    \q_reg[2] ,
    \q_reg[1] ,
    \q_reg[0] ,
    dina,
    aclk);
  output \q_reg[9] ;
  output \q_reg[8] ;
  output \q_reg[7] ;
  output \q_reg[6] ;
  output \q_reg[5] ;
  output \q_reg[4] ;
  output \q_reg[3] ;
  output \q_reg[2] ;
  output \q_reg[1] ;
  output \q_reg[0] ;
  input [9:0]dina;
  input aclk;

  wire aclk;
  wire [9:0]dina;
  wire \q_reg[0] ;
  wire \q_reg[1] ;
  wire \q_reg[2] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;

  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[0]),
        .Q(\q_reg[0] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[1]),
        .Q(\q_reg[1] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[2]),
        .Q(\q_reg[2] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[3]),
        .Q(\q_reg[3] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[4]),
        .Q(\q_reg[4] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[5]),
        .Q(\q_reg[5] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[6]),
        .Q(\q_reg[6] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[7]),
        .Q(\q_reg[7] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[8]),
        .Q(\q_reg[8] ));
  (* srl_bus_name = "\\inst/ann_0/reg_sig_51/q_reg " *) 
  (* srl_name = "\\inst/ann_0/reg_sig_51/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(dina[9]),
        .Q(\q_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_28
   (\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[9] ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[9] ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9] ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[9] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_29
   (b25,
    b05,
    b45,
    b15,
    b35,
    \q_reg[0]_0 ,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_1 ,
    DSP_A_B_DATA_INST,
    doutb,
    DSP_A_B_DATA_INST_0,
    \q_reg[9]_1 ,
    \q_reg[9]_2 ,
    \q_reg[9]_3 ,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [9:0]b25;
  output [9:0]b05;
  output [9:0]b45;
  output [9:0]b15;
  output [9:0]b35;
  input \q_reg[0]_0 ;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_1 ;
  input DSP_A_B_DATA_INST;
  input [9:0]doutb;
  input DSP_A_B_DATA_INST_0;
  input \q_reg[9]_1 ;
  input [9:0]\q_reg[9]_2 ;
  input \q_reg[9]_3 ;
  input DSP_A_B_DATA_INST_1;
  input DSP_A_B_DATA_INST_2;

  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_2;
  wire aclk;
  wire [9:0]b05;
  wire [9:0]b15;
  wire [9:0]b25;
  wire [9:0]b35;
  wire [9:0]b45;
  wire [9:0]doutb;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;
  wire [9:0]\q_reg[9]_2 ;
  wire \q_reg[9]_3 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[4] ;
  wire \q_reg_n_0_[5] ;
  wire \q_reg_n_0_[6] ;
  wire \q_reg_n_0_[7] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg_n_0_[0] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(\q_reg_n_0_[4] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(\q_reg_n_0_[5] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg_n_0_[6] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg_n_0_[7] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(\q_reg[0]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(\q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_10__16
       (.I0(\q_reg_n_0_[1] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [1]),
        .I3(\q_reg[9]_3 ),
        .O(b45[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__22
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[6]),
        .O(b15[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__28
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[6]),
        .O(b35[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__4
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[6]),
        .O(b25[6]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_10__5
       (.I0(\q_reg_n_0_[6] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[6]),
        .O(b05[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_11__16
       (.I0(\q_reg_n_0_[0] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [0]),
        .I3(\q_reg[9]_3 ),
        .O(b45[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__22
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[5]),
        .O(b15[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__28
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[5]),
        .O(b35[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__4
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[5]),
        .O(b25[5]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_11__5
       (.I0(\q_reg_n_0_[5] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[5]),
        .O(b05[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__17
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[4]),
        .O(b15[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__23
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[4]),
        .O(b35[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__4
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[4]),
        .O(b25[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_12__5
       (.I0(\q_reg_n_0_[4] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[4]),
        .O(b05[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__17
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[3]),
        .O(b15[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__23
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[3]),
        .O(b35[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__4
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[3]),
        .O(b25[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_13__5
       (.I0(\q_reg_n_0_[3] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[3]),
        .O(b05[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__16
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[2]),
        .O(b15[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__22
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[2]),
        .O(b35[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__4
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[2]),
        .O(b25[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_14__5
       (.I0(\q_reg_n_0_[2] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[2]),
        .O(b05[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__16
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[1]),
        .O(b15[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__22
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[1]),
        .O(b35[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__4
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[1]),
        .O(b25[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_15__5
       (.I0(\q_reg_n_0_[1] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[1]),
        .O(b05[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__16
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[0]),
        .O(b15[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__22
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[0]),
        .O(b35[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__4
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[0]),
        .O(b25[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_16__5
       (.I0(\q_reg_n_0_[0] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[0]),
        .O(b05[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_2__4
       (.I0(\q_reg_n_0_[9] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [9]),
        .I3(\q_reg[9]_3 ),
        .O(b45[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_3__4
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [8]),
        .I3(\q_reg[9]_3 ),
        .O(b45[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_4__4
       (.I0(\q_reg_n_0_[7] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [7]),
        .I3(\q_reg[9]_3 ),
        .O(b45[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_5__4
       (.I0(\q_reg_n_0_[6] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [6]),
        .I3(\q_reg[9]_3 ),
        .O(b45[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_6__4
       (.I0(\q_reg_n_0_[5] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [5]),
        .I3(\q_reg[9]_3 ),
        .O(b45[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_7__14
       (.I0(\q_reg_n_0_[4] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [4]),
        .I3(\q_reg[9]_3 ),
        .O(b45[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__19
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[9]),
        .O(b15[9]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__24
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[9]),
        .O(b35[9]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__3
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[9]),
        .O(b25[9]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_7__4
       (.I0(\q_reg_n_0_[9] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[9]),
        .O(b05[9]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_8__16
       (.I0(\q_reg_n_0_[3] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [3]),
        .I3(\q_reg[9]_3 ),
        .O(b45[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__22
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[8]),
        .O(b15[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__28
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[8]),
        .O(b35[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__4
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[8]),
        .O(b25[8]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_8__5
       (.I0(\q_reg_n_0_[8] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[8]),
        .O(b05[8]));
  LUT4 #(
    .INIT(16'hB888)) 
    y_out_i_i_9__16
       (.I0(\q_reg_n_0_[2] ),
        .I1(\q_reg[9]_1 ),
        .I2(\q_reg[9]_2 [2]),
        .I3(\q_reg[9]_3 ),
        .O(b45[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__22
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_1),
        .I2(doutb[7]),
        .O(b15[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__28
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_2),
        .I2(doutb[7]),
        .O(b35[7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__4
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST),
        .I2(doutb[7]),
        .O(b25[7]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    y_out_i_i_9__5
       (.I0(\q_reg_n_0_[7] ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(doutb[7]),
        .O(b05[7]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_3
   (b43,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b43;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b43;
  wire [10:10]b43_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b43),
        .Q(b43_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__5
       (.I0(\q_reg[10]_0 ),
        .I1(b43_reg),
        .I2(\q_reg[10]_1 ),
        .O(b43));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_4
   (b44,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b44;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b44;
  wire [10:10]b44_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b44),
        .Q(b44_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__9
       (.I0(\q_reg[10]_0 ),
        .I1(b44_reg),
        .I2(\q_reg[10]_1 ),
        .O(b44));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_5
   (b45,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    aclk,
    \q_reg[9]_1 );
  output [0:0]b45;
  output [9:0]\q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[10]_1 ;
  input \q_reg[10]_2 ;
  input aclk;
  input [9:0]\q_reg[9]_1 ;

  wire aclk;
  wire [0:0]b45;
  wire [10:10]b45_reg;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[10]_2 ;
  wire [9:0]\q_reg[9]_0 ;
  wire [9:0]\q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [0]),
        .Q(\q_reg[9]_0 [0]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b45),
        .Q(b45_reg),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [1]),
        .Q(\q_reg[9]_0 [1]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [2]),
        .Q(\q_reg[9]_0 [2]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [3]),
        .Q(\q_reg[9]_0 [3]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [4]),
        .Q(\q_reg[9]_0 [4]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [5]),
        .Q(\q_reg[9]_0 [5]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [6]),
        .Q(\q_reg[9]_0 [6]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [7]),
        .Q(\q_reg[9]_0 [7]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [8]),
        .Q(\q_reg[9]_0 [8]),
        .R(\q_reg[10]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 [9]),
        .Q(\q_reg[9]_0 [9]),
        .R(\q_reg[10]_2 ));
  LUT3 #(
    .INIT(8'h0D)) 
    y_out_i_i_1__10
       (.I0(\q_reg[10]_0 ),
        .I1(b45_reg),
        .I2(\q_reg[10]_1 ),
        .O(b45));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_6
   (b50,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b50;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50;
  wire [10:10]b50_reg;
  wire [0:0]b50_sel;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b50),
        .Q(b50_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1
       (.I0(b50_reg),
        .I1(b50_sel),
        .O(b50));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_7
   (b51,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b51;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b51;
  wire [10:10]b51_reg;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b51),
        .Q(b51_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1__0
       (.I0(b51_reg),
        .I1(b50_sel),
        .O(b51));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_70
   (A,
    \q_reg[15]_0 ,
    q,
    aclk);
  output [15:0]A;
  input \q_reg[15]_0 ;
  input [15:0]q;
  input aclk;

  wire [15:0]A;
  wire aclk;
  wire [15:0]q;
  wire \q_reg[15]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[0]),
        .Q(A[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[10]),
        .Q(A[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[11]),
        .Q(A[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[12]),
        .Q(A[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[13]),
        .Q(A[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[14]),
        .Q(A[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[15]),
        .Q(A[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[1]),
        .Q(A[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[2]),
        .Q(A[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[3]),
        .Q(A[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[4]),
        .Q(A[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[5]),
        .Q(A[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[6]),
        .Q(A[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[7]),
        .Q(A[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[8]),
        .Q(A[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(q[9]),
        .Q(A[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_71
   (q,
    \q_reg[15]_0 ,
    A,
    aclk);
  output [15:0]q;
  input \q_reg[15]_0 ;
  input [15:0]A;
  input aclk;

  wire [15:0]A;
  wire aclk;
  wire [15:0]q;
  wire \q_reg[15]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[0]),
        .Q(q[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[10]),
        .Q(q[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[11]),
        .Q(q[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[12]),
        .Q(q[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[13]),
        .Q(q[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[14]),
        .Q(q[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[15]),
        .Q(q[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[1]),
        .Q(q[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[2]),
        .Q(q[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[3]),
        .Q(q[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[4]),
        .Q(q[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[5]),
        .Q(q[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[6]),
        .Q(q[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[7]),
        .Q(q[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[8]),
        .Q(q[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[9]),
        .Q(q[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_72
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \q_reg[15]_1 ,
    A,
    aclk);
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input \q_reg[15]_1 ;
  input [15:0]A;
  input aclk;

  wire [15:0]A;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[0]),
        .Q(\q_reg[0]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[10]),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[11]),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[12]),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[13]),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[14]),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[1]),
        .Q(\q_reg[1]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[2]),
        .Q(\q_reg[2]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[3]),
        .Q(\q_reg[3]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[4]),
        .Q(\q_reg[4]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[5]),
        .Q(\q_reg[5]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[6]),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[7]),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[8]),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(A[9]),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_73
   (A,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    aclk,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [15:0]A;
  input \q_reg[15]_0 ;
  input \q_reg[15]_1 ;
  input aclk;
  input \q_reg[14]_0 ;
  input \q_reg[13]_0 ;
  input \q_reg[12]_0 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire [15:0]A;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(A[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(A[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(A[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_0 ),
        .Q(A[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_0 ),
        .Q(A[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_0 ),
        .Q(A[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_1 ),
        .Q(A[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(A[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(A[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(A[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(A[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(A[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(A[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(A[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(A[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(A[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_74
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \q_reg[15]_1 ,
    a0_sel,
    \q_reg[15]_2 ,
    aclk);
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input [15:0]\q_reg[15]_1 ;
  input a0_sel;
  input \q_reg[15]_2 ;
  input aclk;

  wire a0_sel;
  wire [15:0]a2;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire [15:0]\q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[0]_i_1__0 
       (.I0(\q_reg[15]_1 [0]),
        .I1(a0_sel),
        .O(a2[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[10]_i_1__0 
       (.I0(\q_reg[15]_1 [10]),
        .I1(a0_sel),
        .O(a2[10]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[11]_i_1__0 
       (.I0(\q_reg[15]_1 [11]),
        .I1(a0_sel),
        .O(a2[11]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[12]_i_1__0 
       (.I0(\q_reg[15]_1 [12]),
        .I1(a0_sel),
        .O(a2[12]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[13]_i_1__0 
       (.I0(\q_reg[15]_1 [13]),
        .I1(a0_sel),
        .O(a2[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[14]_i_1__0 
       (.I0(\q_reg[15]_1 [14]),
        .I1(a0_sel),
        .O(a2[14]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[15]_i_1__0 
       (.I0(\q_reg[15]_1 [15]),
        .I1(a0_sel),
        .O(a2[15]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[1]_i_1__0 
       (.I0(\q_reg[15]_1 [1]),
        .I1(a0_sel),
        .O(a2[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[2]_i_1__0 
       (.I0(\q_reg[15]_1 [2]),
        .I1(a0_sel),
        .O(a2[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[3]_i_1__0 
       (.I0(\q_reg[15]_1 [3]),
        .I1(a0_sel),
        .O(a2[3]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[4]_i_1__0 
       (.I0(\q_reg[15]_1 [4]),
        .I1(a0_sel),
        .O(a2[4]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[5]_i_1__0 
       (.I0(\q_reg[15]_1 [5]),
        .I1(a0_sel),
        .O(a2[5]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[6]_i_1__0 
       (.I0(\q_reg[15]_1 [6]),
        .I1(a0_sel),
        .O(a2[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[7]_i_1__0 
       (.I0(\q_reg[15]_1 [7]),
        .I1(a0_sel),
        .O(a2[7]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[8]_i_1__0 
       (.I0(\q_reg[15]_1 [8]),
        .I1(a0_sel),
        .O(a2[8]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[9]_i_1__0 
       (.I0(\q_reg[15]_1 [9]),
        .I1(a0_sel),
        .O(a2[9]));
  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[0]),
        .Q(\q_reg[0]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[10]),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[11]),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[12]),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[13]),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[14]),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[1]),
        .Q(\q_reg[1]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[2]),
        .Q(\q_reg[2]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[3]),
        .Q(\q_reg[3]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[4]),
        .Q(\q_reg[4]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[5]),
        .Q(\q_reg[5]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[6]),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[7]),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[8]),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(a2[9]),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_75
   (A,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    aclk,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [15:0]A;
  input \q_reg[15]_0 ;
  input \q_reg[15]_1 ;
  input aclk;
  input \q_reg[14]_0 ;
  input \q_reg[13]_0 ;
  input \q_reg[12]_0 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire [15:0]A;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(A[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(A[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(A[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_0 ),
        .Q(A[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_0 ),
        .Q(A[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_0 ),
        .Q(A[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_1 ),
        .Q(A[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(A[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(A[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(A[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(A[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(A[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(A[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(A[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(A[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(A[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_76
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \q_reg[15]_1 ,
    a0_sel,
    \q_reg[15]_2 ,
    aclk);
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input [15:0]\q_reg[15]_1 ;
  input a0_sel;
  input \q_reg[15]_2 ;
  input aclk;

  wire a0_sel;
  wire [15:0]a3;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire [15:0]\q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[0]_i_1 
       (.I0(\q_reg[15]_1 [0]),
        .I1(a0_sel),
        .O(a3[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[10]_i_1 
       (.I0(\q_reg[15]_1 [10]),
        .I1(a0_sel),
        .O(a3[10]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[11]_i_1 
       (.I0(\q_reg[15]_1 [11]),
        .I1(a0_sel),
        .O(a3[11]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[12]_i_1 
       (.I0(\q_reg[15]_1 [12]),
        .I1(a0_sel),
        .O(a3[12]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[13]_i_1 
       (.I0(\q_reg[15]_1 [13]),
        .I1(a0_sel),
        .O(a3[13]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[14]_i_1 
       (.I0(\q_reg[15]_1 [14]),
        .I1(a0_sel),
        .O(a3[14]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[15]_i_1 
       (.I0(\q_reg[15]_1 [15]),
        .I1(a0_sel),
        .O(a3[15]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[1]_i_1 
       (.I0(\q_reg[15]_1 [1]),
        .I1(a0_sel),
        .O(a3[1]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[2]_i_1 
       (.I0(\q_reg[15]_1 [2]),
        .I1(a0_sel),
        .O(a3[2]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[3]_i_1 
       (.I0(\q_reg[15]_1 [3]),
        .I1(a0_sel),
        .O(a3[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[4]_i_1 
       (.I0(\q_reg[15]_1 [4]),
        .I1(a0_sel),
        .O(a3[4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[5]_i_1 
       (.I0(\q_reg[15]_1 [5]),
        .I1(a0_sel),
        .O(a3[5]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[6]_i_1 
       (.I0(\q_reg[15]_1 [6]),
        .I1(a0_sel),
        .O(a3[6]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[7]_i_1 
       (.I0(\q_reg[15]_1 [7]),
        .I1(a0_sel),
        .O(a3[7]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[8]_i_1 
       (.I0(\q_reg[15]_1 [8]),
        .I1(a0_sel),
        .O(a3[8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[9]_i_1 
       (.I0(\q_reg[15]_1 [9]),
        .I1(a0_sel),
        .O(a3[9]));
  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[0]),
        .Q(\q_reg[0]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[10]),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[11]),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[12]),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[13]),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[14]),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[1]),
        .Q(\q_reg[1]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[2]),
        .Q(\q_reg[2]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[3]),
        .Q(\q_reg[3]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[4]),
        .Q(\q_reg[4]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[5]),
        .Q(\q_reg[5]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[6]),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[7]),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[8]),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(a3[9]),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_77
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \q_reg[15]_1 ,
    \q_reg[15]_2 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_1 ,
    \q_reg[10]_1 ,
    \q_reg[9]_1 ,
    \q_reg[8]_1 ,
    \q_reg[7]_1 ,
    \q_reg[6]_1 ,
    \q_reg[5]_1 ,
    \q_reg[4]_1 ,
    \q_reg[3]_1 ,
    \q_reg[2]_1 ,
    \q_reg[1]_1 ,
    \q_reg[0]_1 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[12]_0 ;
  output \q_reg[11]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[7]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[4]_0 ;
  output \q_reg[3]_0 ;
  output \q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input \q_reg[15]_1 ;
  input \q_reg[15]_2 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_1 ;
  input \q_reg[10]_1 ;
  input \q_reg[9]_1 ;
  input \q_reg[8]_1 ;
  input \q_reg[7]_1 ;
  input \q_reg[6]_1 ;
  input \q_reg[5]_1 ;
  input \q_reg[4]_1 ;
  input \q_reg[3]_1 ;
  input \q_reg[2]_1 ;
  input \q_reg[1]_1 ;
  input \q_reg[0]_1 ;

  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[10]_1 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[2]_1 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[3]_1 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[4]_1 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[5]_1 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[6]_1 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[7]_1 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[9]_0 ;
  wire \q_reg[9]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_1 ),
        .Q(\q_reg[0]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_1 ),
        .Q(\q_reg[10]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_1 ),
        .Q(\q_reg[11]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_2 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_1 ),
        .Q(\q_reg[1]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_1 ),
        .Q(\q_reg[2]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_1 ),
        .Q(\q_reg[3]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_1 ),
        .Q(\q_reg[4]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_1 ),
        .Q(\q_reg[5]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_1 ),
        .Q(\q_reg[6]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_1 ),
        .Q(\q_reg[7]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_1 ),
        .Q(\q_reg[8]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_1 ),
        .Q(\q_reg[9]_0 ),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_78
   (A,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    aclk,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [15:0]A;
  input \q_reg[15]_0 ;
  input \q_reg[15]_1 ;
  input aclk;
  input \q_reg[14]_0 ;
  input \q_reg[13]_0 ;
  input \q_reg[12]_0 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire [15:0]A;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(A[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(A[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(A[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_0 ),
        .Q(A[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_0 ),
        .Q(A[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_0 ),
        .Q(A[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_1 ),
        .Q(A[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(A[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(A[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(A[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(A[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(A[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(A[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(A[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(A[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(A[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_79
   (aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    aclk_10,
    aclk_11,
    aclk_12,
    aclk_13,
    aclk_14,
    aclk_15,
    aclk,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r ,
    a0_sel);
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  output aclk_10;
  output aclk_11;
  output aclk_12;
  output aclk_13;
  output aclk_14;
  output aclk_15;
  input aclk;
  input [15:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r ;
  input a0_sel;

  wire a0_sel;
  wire [15:0]a4;
  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_10;
  wire aclk_11;
  wire aclk_12;
  wire aclk_13;
  wire aclk_14;
  wire aclk_15;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [15:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r ;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[0]),
        .Q(aclk_15));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[0]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [0]),
        .I1(a0_sel),
        .O(a4[0]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[10]),
        .Q(aclk_5));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[10]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [10]),
        .I1(a0_sel),
        .O(a4[10]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[11]),
        .Q(aclk_4));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[11]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [11]),
        .I1(a0_sel),
        .O(a4[11]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[12]),
        .Q(aclk_3));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[12]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [12]),
        .I1(a0_sel),
        .O(a4[12]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[13]),
        .Q(aclk_2));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[13]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [13]),
        .I1(a0_sel),
        .O(a4[13]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[14]),
        .Q(aclk_1));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[14]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [14]),
        .I1(a0_sel),
        .O(a4[14]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[15]),
        .Q(aclk_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [15]),
        .I1(a0_sel),
        .O(a4[15]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[1]),
        .Q(aclk_14));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[1]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [1]),
        .I1(a0_sel),
        .O(a4[1]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[2]),
        .Q(aclk_13));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[2]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [2]),
        .I1(a0_sel),
        .O(a4[2]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[3]),
        .Q(aclk_12));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[3]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [3]),
        .I1(a0_sel),
        .O(a4[3]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[4]),
        .Q(aclk_11));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[4]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [4]),
        .I1(a0_sel),
        .O(a4[4]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[5]),
        .Q(aclk_10));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[5]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [5]),
        .I1(a0_sel),
        .O(a4[5]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[6]),
        .Q(aclk_9));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[6]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [6]),
        .I1(a0_sel),
        .O(a4[6]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[7]),
        .Q(aclk_8));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[7]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [7]),
        .I1(a0_sel),
        .O(a4[7]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[8]),
        .Q(aclk_7));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[8]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [8]),
        .I1(a0_sel),
        .O(a4[8]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a4_1/q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r " *) 
  SRL16E \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a4[9]),
        .Q(aclk_6));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[9]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r [9]),
        .I1(a0_sel),
        .O(a4[9]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_8
   (b52,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b52;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b52;
  wire [10:10]b52_reg;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b52),
        .Q(b52_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1__1
       (.I0(b52_reg),
        .I1(b50_sel),
        .O(b52));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_80
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    aclk,
    \q_reg[0] ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input aclk;
  input \q_reg[0] ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0] ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__10
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__11
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__12
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__13
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__14
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__9
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_n_0 ),
        .I1(\q_reg[0] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_81
   (A,
    aresetn_0,
    \q_reg[15]_0 ,
    aclk,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    aresetn);
  output [15:0]A;
  output aresetn_0;
  input \q_reg[15]_0 ;
  input aclk;
  input \q_reg[14]_0 ;
  input \q_reg[13]_0 ;
  input \q_reg[12]_0 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;
  input aresetn;

  wire [15:0]A;
  wire aclk;
  wire aresetn;
  wire aresetn_0;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(A[0]),
        .R(aresetn_0));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(A[10]),
        .R(aresetn_0));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(A[11]),
        .R(aresetn_0));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_0 ),
        .Q(A[12]),
        .R(aresetn_0));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_0 ),
        .Q(A[13]),
        .R(aresetn_0));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_0 ),
        .Q(A[14]),
        .R(aresetn_0));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_0 ),
        .Q(A[15]),
        .R(aresetn_0));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(A[1]),
        .R(aresetn_0));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(A[2]),
        .R(aresetn_0));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(A[3]),
        .R(aresetn_0));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(A[4]),
        .R(aresetn_0));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(A[5]),
        .R(aresetn_0));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(A[6]),
        .R(aresetn_0));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(A[7]),
        .R(aresetn_0));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(A[8]),
        .R(aresetn_0));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(A[9]),
        .R(aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    xpm_memory_tdpram_wb_i_1
       (.I0(aresetn),
        .O(aresetn_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_82
   (aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    aclk_10,
    aclk_11,
    aclk_12,
    aclk_13,
    aclk_14,
    aclk_15,
    aclk,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ,
    a0_sel);
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  output aclk_10;
  output aclk_11;
  output aclk_12;
  output aclk_13;
  output aclk_14;
  output aclk_15;
  input aclk;
  input [15:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ;
  input a0_sel;

  wire a0_sel;
  wire [15:0]a5;
  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_10;
  wire aclk_11;
  wire aclk_12;
  wire aclk_13;
  wire aclk_14;
  wire aclk_15;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [15:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[0]),
        .Q(aclk_15));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[0]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [0]),
        .I1(a0_sel),
        .O(a5[0]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[10]),
        .Q(aclk_5));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[10]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [10]),
        .I1(a0_sel),
        .O(a5[10]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[11]),
        .Q(aclk_4));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[11]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [11]),
        .I1(a0_sel),
        .O(a5[11]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[12]),
        .Q(aclk_3));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[12]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [12]),
        .I1(a0_sel),
        .O(a5[12]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[13]),
        .Q(aclk_2));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[13]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [13]),
        .I1(a0_sel),
        .O(a5[13]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[14]),
        .Q(aclk_1));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[14]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [14]),
        .I1(a0_sel),
        .O(a5[14]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[15]),
        .Q(aclk_0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [15]),
        .I1(a0_sel),
        .O(a5[15]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[1]),
        .Q(aclk_14));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[1]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [1]),
        .I1(a0_sel),
        .O(a5[1]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[2]),
        .Q(aclk_13));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[2]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [2]),
        .I1(a0_sel),
        .O(a5[2]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[3]),
        .Q(aclk_12));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[3]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [3]),
        .I1(a0_sel),
        .O(a5[3]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[4]),
        .Q(aclk_11));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[4]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [4]),
        .I1(a0_sel),
        .O(a5[4]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[5]),
        .Q(aclk_10));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[5]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [5]),
        .I1(a0_sel),
        .O(a5[5]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[6]),
        .Q(aclk_9));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[6]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [6]),
        .I1(a0_sel),
        .O(a5[6]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[7]),
        .Q(aclk_8));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[7]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [7]),
        .I1(a0_sel),
        .O(a5[7]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[8]),
        .Q(aclk_7));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[8]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [8]),
        .I1(a0_sel),
        .O(a5[8]));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_a5_2/q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r " *) 
  SRL16E \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(a5[9]),
        .Q(aclk_6));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q_reg[9]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1 
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [9]),
        .I1(a0_sel),
        .O(a5[9]));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_83
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    aclk,
    \q_reg[15] ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ,
    \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  output \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input aclk;
  input \q_reg[15] ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  input \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ;

  FDRE \q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__10
       (.I0(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__11
       (.I0(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__12
       (.I0(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__13
       (.I0(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__14
       (.I0(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__9
       (.I0(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_84
   (A,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    aclk,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[5]_0 ,
    \q_reg[4]_0 ,
    \q_reg[3]_0 ,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \q_reg[0]_0 );
  output [15:0]A;
  input \q_reg[15]_0 ;
  input \q_reg[15]_1 ;
  input aclk;
  input \q_reg[14]_0 ;
  input \q_reg[13]_0 ;
  input \q_reg[12]_0 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[5]_0 ;
  input \q_reg[4]_0 ;
  input \q_reg[3]_0 ;
  input \q_reg[2]_0 ;
  input \q_reg[1]_0 ;
  input \q_reg[0]_0 ;

  wire [15:0]A;
  wire aclk;
  wire \q_reg[0]_0 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[12]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[2]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[0]_0 ),
        .Q(A[0]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(A[10]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(A[11]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_0 ),
        .Q(A[12]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_0 ),
        .Q(A[13]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_0 ),
        .Q(A[14]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_1 ),
        .Q(A[15]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[1]_0 ),
        .Q(A[1]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[2]_0 ),
        .Q(A[2]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[3]_0 ),
        .Q(A[3]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[4]_0 ),
        .Q(A[4]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[5]_0 ),
        .Q(A[5]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(A[6]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(A[7]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(A[8]),
        .R(\q_reg[15]_0 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(A[9]),
        .R(\q_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_85
   (q_reg_r_0,
    q_reg_r_1,
    q_reg_r_2,
    aclk);
  output q_reg_r_0;
  input q_reg_r_1;
  input q_reg_r_2;
  input aclk;

  wire aclk;
  wire q_reg_r_0;
  wire q_reg_r_1;
  wire q_reg_r_2;

  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(q_reg_r_2),
        .Q(q_reg_r_0),
        .R(q_reg_r_1));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_86
   (q_reg_r_0,
    q_reg_r_1,
    q_reg_r_2,
    aclk);
  output q_reg_r_0;
  input q_reg_r_1;
  input q_reg_r_2;
  input aclk;

  wire aclk;
  wire q_reg_r_0;
  wire q_reg_r_1;
  wire q_reg_r_2;

  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(q_reg_r_2),
        .Q(q_reg_r_0),
        .R(q_reg_r_1));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_87
   (q_reg_r_0,
    q_reg_r_1,
    q_reg_r_2,
    aclk);
  output q_reg_r_0;
  input q_reg_r_1;
  input q_reg_r_2;
  input aclk;

  wire aclk;
  wire q_reg_r_0;
  wire q_reg_r_1;
  wire q_reg_r_2;

  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(q_reg_r_2),
        .Q(q_reg_r_0),
        .R(q_reg_r_1));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_88
   (q_reg_r_0,
    aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    q_reg_r_1,
    q_reg_r_2,
    aclk,
    d);
  output q_reg_r_0;
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  input q_reg_r_1;
  input q_reg_r_2;
  input aclk;
  input [9:0]d;

  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [9:0]d;
  wire q_reg_r_0;
  wire q_reg_r_1;
  wire q_reg_r_2;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[10]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[4]),
        .Q(aclk_5));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[11]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[5]),
        .Q(aclk_4));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[12]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[6]),
        .Q(aclk_3));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[13]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[7]),
        .Q(aclk_2));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[14]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[8]),
        .Q(aclk_1));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[9]),
        .Q(aclk_0));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[6]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[0]),
        .Q(aclk_9));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[7]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[1]),
        .Q(aclk_8));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[8]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[2]),
        .Q(aclk_7));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y0_3/q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r " *) 
  SRL16E \q_reg[9]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[3]),
        .Q(aclk_6));
  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(q_reg_r_2),
        .Q(q_reg_r_0),
        .R(q_reg_r_1));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_89
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ,
    q_reg_r_0,
    q_reg_r_1,
    aclk,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  input q_reg_r_0;
  input q_reg_r_1;
  input aclk;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ;
  wire q_reg_r_0;
  wire q_reg_r_1;
  wire q_reg_r_n_0;

  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_n_0 ),
        .I1(q_reg_r_n_0),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 ));
  FDRE q_reg_r
       (.C(aclk),
        .CE(1'b1),
        .D(q_reg_r_1),
        .Q(q_reg_r_n_0),
        .R(q_reg_r_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_9
   (b53,
    \q_reg[10]_0 ,
    aclk,
    b50_sel);
  output [0:0]b53;
  input \q_reg[10]_0 ;
  input aclk;
  input [0:0]b50_sel;

  wire aclk;
  wire [0:0]b50_sel;
  wire [0:0]b53;
  wire [10:10]b53_reg;
  wire \q_reg[10]_0 ;

  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(b53),
        .Q(b53_reg),
        .R(\q_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    y_out_i_i_1__2
       (.I0(b53_reg),
        .I1(b50_sel),
        .O(b53));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_90
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[15]_1 ,
    sel,
    \q_reg[15]_2 ,
    \q_reg[15]_3 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[8]_1 ,
    \q_reg[8]_2 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel;
  input \q_reg[15]_2 ;
  input \q_reg[15]_3 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[8]_2 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [11:10]y0;

  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[3]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__2 
       (.I0(\q_reg[15]_0 ),
        .I1(\q_reg[8]_1 ),
        .I2(sel[5]),
        .I3(sel[4]),
        .I4(\q_reg[8]_2 ),
        .I5(sel[6]),
        .O(\q_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3 
       (.I0(y0[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[5]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4 
       (.I0(y0[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y0[10]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y0[11]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_3 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_91
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_92
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_93
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_94
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_95
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_96
   (\q_reg[15]_0 ,
    q,
    \q_reg[15]_1 ,
    d,
    aclk);
  output \q_reg[15]_0 ;
  output [14:0]q;
  input \q_reg[15]_1 ;
  input [15:0]d;
  input aclk;

  wire aclk;
  wire [15:0]d;
  wire [14:0]q;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;

  FDRE \q_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[15]),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(\q_reg[15]_1 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(\q_reg[15]_1 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_97
   (aclk_0,
    aclk_1,
    aclk_2,
    aclk_3,
    aclk_4,
    aclk_5,
    aclk_6,
    aclk_7,
    aclk_8,
    aclk_9,
    d,
    aclk);
  output aclk_0;
  output aclk_1;
  output aclk_2;
  output aclk_3;
  output aclk_4;
  output aclk_5;
  output aclk_6;
  output aclk_7;
  output aclk_8;
  output aclk_9;
  input [9:0]d;
  input aclk;

  wire aclk;
  wire aclk_0;
  wire aclk_1;
  wire aclk_2;
  wire aclk_3;
  wire aclk_4;
  wire aclk_5;
  wire aclk_6;
  wire aclk_7;
  wire aclk_8;
  wire aclk_9;
  wire [9:0]d;

  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[10]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[4]),
        .Q(aclk_5));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[11]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[5]),
        .Q(aclk_4));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[12]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[6]),
        .Q(aclk_3));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[13]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[7]),
        .Q(aclk_2));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[14]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[8]),
        .Q(aclk_1));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[9]),
        .Q(aclk_0));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[6]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[0]),
        .Q(aclk_9));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[7]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[1]),
        .Q(aclk_8));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[8]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[2]),
        .Q(aclk_7));
  (* srl_bus_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg " *) 
  (* srl_name = "\\inst/ann_0/systolic_0/reg_y1_2/q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r " *) 
  SRL16E \q_reg[9]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(aclk),
        .D(d[3]),
        .Q(aclk_6));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_98
   (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    aclk,
    \q_reg[15] ,
    \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ,
    \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 );
  output \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  output \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  input \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input aclk;
  input \q_reg[15] ;
  input \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  input \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;

  wire aclk;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[15] ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ;
  wire \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ;

  FDRE \q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  FDRE \q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 ),
        .Q(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate
       (.I0(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__0
       (.I0(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__1
       (.I0(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__2
       (.I0(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__3
       (.I0(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__4
       (.I0(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__5
       (.I0(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__6
       (.I0(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__7
       (.I0(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q_reg_gate__8
       (.I0(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_n_0 ),
        .I1(\q_reg[15] ),
        .O(\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module design_1_axis_ann_0_0_register__parameterized0_99
   (\q_reg[15]_0 ,
    \q_reg[14]_0 ,
    \q_reg[13]_0 ,
    \q_reg[12]_0 ,
    \q_reg[15]_1 ,
    sel_0,
    \q_reg[15]_2 ,
    \q_reg[15]_3 ,
    aclk,
    \q_reg[14]_1 ,
    \q_reg[13]_1 ,
    \q_reg[12]_1 ,
    \q_reg[11]_0 ,
    \q_reg[10]_0 ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    \q_reg[7]_0 ,
    \q_reg[6]_0 ,
    \q_reg[8]_1 ,
    \q_reg[8]_2 );
  output \q_reg[15]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[13]_0 ;
  output [4:0]\q_reg[12]_0 ;
  output \q_reg[15]_1 ;
  output [6:0]sel_0;
  input \q_reg[15]_2 ;
  input \q_reg[15]_3 ;
  input aclk;
  input \q_reg[14]_1 ;
  input \q_reg[13]_1 ;
  input \q_reg[12]_1 ;
  input \q_reg[11]_0 ;
  input \q_reg[10]_0 ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input \q_reg[7]_0 ;
  input \q_reg[6]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[8]_2 ;

  wire aclk;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire [4:0]\q_reg[12]_0 ;
  wire \q_reg[12]_1 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[13]_1 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[14]_1 ;
  wire \q_reg[15]_0 ;
  wire \q_reg[15]_1 ;
  wire \q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel_0;
  wire [11:10]y1;

  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_4__0 
       (.I0(\q_reg[12]_0 [1]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_5__0 
       (.I0(\q_reg[12]_0 [2]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_6__0 
       (.I0(\q_reg[12]_0 [3]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[7]_i_7__0 
       (.I0(\q_reg[12]_0 [0]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[0]));
  LUT6 #(
    .INIT(64'hF5D5F5D555505050)) 
    \q[8]_i_1__3 
       (.I0(\q_reg[15]_0 ),
        .I1(\q_reg[8]_1 ),
        .I2(sel_0[5]),
        .I3(sel_0[4]),
        .I4(\q_reg[8]_2 ),
        .I5(sel_0[6]),
        .O(\q_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_3__0 
       (.I0(y1[11]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_4__0 
       (.I0(y1[10]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[4]));
  LUT4 #(
    .INIT(16'h8F0E)) 
    \q[8]_i_6__0 
       (.I0(\q_reg[12]_0 [4]),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[15]_0 ),
        .I3(\q_reg[13]_0 ),
        .O(sel_0[6]));
  FDRE \q_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[10]_0 ),
        .Q(y1[10]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[11]_0 ),
        .Q(y1[11]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[12]_1 ),
        .Q(\q_reg[12]_0 [4]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[13]_1 ),
        .Q(\q_reg[13]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[14]_1 ),
        .Q(\q_reg[14]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[15]_3 ),
        .Q(\q_reg[15]_0 ),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[6]_0 ),
        .Q(\q_reg[12]_0 [0]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[7]_0 ),
        .Q(\q_reg[12]_0 [1]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[8]_0 ),
        .Q(\q_reg[12]_0 [2]),
        .R(\q_reg[15]_2 ));
  FDRE \q_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\q_reg[9]_0 ),
        .Q(\q_reg[12]_0 [3]),
        .R(\q_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y0,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y0;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y0;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y0[2]),
        .I1(y0[5]),
        .I2(y0[7]),
        .I3(y0[6]),
        .I4(y0[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y0[5]),
        .I2(y0[6]),
        .I3(y0[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y0[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y0[5]),
        .I2(y0[6]),
        .I3(y0[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y0[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y0[5]),
        .I2(y0[6]),
        .I3(y0[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y0[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y0[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y0[5]),
        .I3(y0[7]),
        .I4(y0[6]),
        .I5(y0[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y0[3]),
        .I1(y0[2]),
        .I2(y0[5]),
        .I3(y0[7]),
        .I4(y0[6]),
        .I5(y0[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y0[2]),
        .I1(y0[5]),
        .I2(y0[7]),
        .I3(y0[6]),
        .I4(y0[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y0[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y0[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y0[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y0[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y0[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y0[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_135 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid_30
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y1,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y1;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y1;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y1[2]),
        .I1(y1[5]),
        .I2(y1[7]),
        .I3(y1[6]),
        .I4(y1[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y1[5]),
        .I2(y1[6]),
        .I3(y1[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y1[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y1[5]),
        .I2(y1[6]),
        .I3(y1[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y1[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y1[5]),
        .I2(y1[6]),
        .I3(y1[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y1[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y1[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y1[5]),
        .I3(y1[7]),
        .I4(y1[6]),
        .I5(y1[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y1[3]),
        .I1(y1[2]),
        .I2(y1[5]),
        .I3(y1[7]),
        .I4(y1[6]),
        .I5(y1[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y1[2]),
        .I1(y1[5]),
        .I2(y1[7]),
        .I3(y1[6]),
        .I4(y1[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y1[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y1[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y1[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y1[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y1[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y1[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_134 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid_31
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y2,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y2;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y2;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y2[2]),
        .I1(y2[5]),
        .I2(y2[7]),
        .I3(y2[6]),
        .I4(y2[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y2[5]),
        .I2(y2[6]),
        .I3(y2[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y2[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y2[5]),
        .I2(y2[6]),
        .I3(y2[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y2[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y2[5]),
        .I2(y2[6]),
        .I3(y2[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y2[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y2[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y2[5]),
        .I3(y2[7]),
        .I4(y2[6]),
        .I5(y2[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y2[3]),
        .I1(y2[2]),
        .I2(y2[5]),
        .I3(y2[7]),
        .I4(y2[6]),
        .I5(y2[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y2[2]),
        .I1(y2[5]),
        .I2(y2[7]),
        .I3(y2[6]),
        .I4(y2[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y2[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y2[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y2[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y2[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y2[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y2[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_133 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid_32
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y3,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y3;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y3;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y3[2]),
        .I1(y3[5]),
        .I2(y3[7]),
        .I3(y3[6]),
        .I4(y3[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y3[5]),
        .I2(y3[6]),
        .I3(y3[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y3[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y3[5]),
        .I2(y3[6]),
        .I3(y3[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y3[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y3[5]),
        .I2(y3[6]),
        .I3(y3[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y3[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y3[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y3[5]),
        .I3(y3[7]),
        .I4(y3[6]),
        .I5(y3[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y3[3]),
        .I1(y3[2]),
        .I2(y3[5]),
        .I3(y3[7]),
        .I4(y3[6]),
        .I5(y3[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y3[2]),
        .I1(y3[5]),
        .I2(y3[7]),
        .I3(y3[6]),
        .I4(y3[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y3[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y3[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y3[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y3[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y3[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y3[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_132 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid_33
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y4,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y4;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y4;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y4[2]),
        .I1(y4[5]),
        .I2(y4[7]),
        .I3(y4[6]),
        .I4(y4[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y4[5]),
        .I2(y4[6]),
        .I3(y4[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y4[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y4[5]),
        .I2(y4[6]),
        .I3(y4[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y4[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y4[5]),
        .I2(y4[6]),
        .I3(y4[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y4[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y4[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y4[5]),
        .I3(y4[7]),
        .I4(y4[6]),
        .I5(y4[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y4[3]),
        .I1(y4[2]),
        .I2(y4[5]),
        .I3(y4[7]),
        .I4(y4[6]),
        .I5(y4[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y4[2]),
        .I1(y4[5]),
        .I2(y4[7]),
        .I3(y4[6]),
        .I4(y4[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y4[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y4[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y4[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y4[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y4[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y4[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_131 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "sigmoid" *) 
module design_1_axis_ann_0_0_sigmoid_34
   (\q_reg[7] ,
    \q_reg[9] ,
    dina,
    y5,
    sel,
    \q_reg[9]_0 ,
    aclk,
    \q_reg[8] );
  output \q_reg[7] ;
  output \q_reg[9] ;
  output [9:0]dina;
  input [7:0]y5;
  input [6:0]sel;
  input \q_reg[9]_0 ;
  input aclk;
  input \q_reg[8] ;

  wire aclk;
  wire [9:0]dina;
  wire \q[0]_i_4_n_0 ;
  wire \q[0]_i_5_n_0 ;
  wire \q[0]_i_6_n_0 ;
  wire \q[0]_i_7_n_0 ;
  wire \q[1]_i_4_n_0 ;
  wire \q[1]_i_5_n_0 ;
  wire \q[1]_i_6_n_0 ;
  wire \q[1]_i_7_n_0 ;
  wire \q[2]_i_4_n_0 ;
  wire \q[2]_i_5_n_0 ;
  wire \q[2]_i_6_n_0 ;
  wire \q[2]_i_7_n_0 ;
  wire \q[3]_i_4_n_0 ;
  wire \q[3]_i_5_n_0 ;
  wire \q[3]_i_6_n_0 ;
  wire \q[3]_i_7_n_0 ;
  wire \q[4]_i_4_n_0 ;
  wire \q[4]_i_5_n_0 ;
  wire \q[4]_i_6_n_0 ;
  wire \q[4]_i_7_n_0 ;
  wire \q[4]_i_8_n_0 ;
  wire \q[5]_i_1_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[5]_i_3_n_0 ;
  wire \q[6]_i_1_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[6]_i_3_n_0 ;
  wire \q[7]_i_1_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[7]_i_3_n_0 ;
  wire \q[8]_i_7_n_0 ;
  wire \q[9]_i_1_n_0 ;
  wire \q_reg[0]_i_1_n_0 ;
  wire \q_reg[0]_i_2_n_0 ;
  wire \q_reg[0]_i_3_n_0 ;
  wire \q_reg[1]_i_1_n_0 ;
  wire \q_reg[1]_i_2_n_0 ;
  wire \q_reg[1]_i_3_n_0 ;
  wire \q_reg[2]_i_1_n_0 ;
  wire \q_reg[2]_i_2_n_0 ;
  wire \q_reg[2]_i_3_n_0 ;
  wire \q_reg[3]_i_1_n_0 ;
  wire \q_reg[3]_i_2_n_0 ;
  wire \q_reg[3]_i_3_n_0 ;
  wire \q_reg[4]_i_1_n_0 ;
  wire \q_reg[4]_i_2_n_0 ;
  wire \q_reg[4]_i_3_n_0 ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire \q_reg[9]_0 ;
  wire [6:0]sel;
  wire [7:0]y5;

  LUT6 #(
    .INIT(64'h3ED1625B1A8B933C)) 
    \q[0]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEA99889AAB89CFEF)) 
    \q[0]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBE5E06E422A82AA8)) 
    \q[0]_i_6 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33625B92EA774838)) 
    \q[0]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h33B9C9750757E948)) 
    \q[1]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[3]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDEFFEDDCEA998)) 
    \q[1]_i_5 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3BC307CFC0800000)) 
    \q[1]_i_6 
       (.I0(sel[0]),
        .I1(sel[4]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[5]),
        .O(\q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6845374A78150FF5)) 
    \q[1]_i_7 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[5]),
        .I3(sel[0]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF251CA7359B59B5E)) 
    \q[2]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB4F1B1D1)) 
    \q[2]_i_5 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h66FF150000000000)) 
    \q[2]_i_6 
       (.I0(sel[2]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(sel[4]),
        .I4(sel[3]),
        .I5(sel[5]),
        .O(\q[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h52651AC726535B00)) 
    \q[2]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFC8A7D9F5531517A)) 
    \q[3]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAAAAABF)) 
    \q[3]_i_5 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[4]),
        .O(\q[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAA8000000000)) 
    \q[3]_i_6 
       (.I0(sel[5]),
        .I1(sel[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .I5(sel[4]),
        .O(\q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1750355A6417EC04)) 
    \q[3]_i_7 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h332B47ED218F45A0)) 
    \q[4]_i_4 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \q[4]_i_5 
       (.I0(sel[5]),
        .I1(sel[1]),
        .I2(sel[0]),
        .I3(\q[4]_i_8_n_0 ),
        .I4(sel[4]),
        .O(\q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q[4]_i_6 
       (.I0(sel[5]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[4]),
        .O(\q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9880C5D7CA9D8F3F)) 
    \q[4]_i_7 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hCF0F8F0E)) 
    \q[4]_i_8 
       (.I0(y5[2]),
        .I1(y5[5]),
        .I2(y5[7]),
        .I3(y5[6]),
        .I4(y5[3]),
        .O(\q[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(y5[5]),
        .I2(y5[6]),
        .I3(y5[7]),
        .I4(\q[5]_i_3_n_0 ),
        .I5(y5[4]),
        .O(\q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF5FA510F002AA9A)) 
    \q[5]_i_2 
       (.I0(sel[4]),
        .I1(sel[0]),
        .I2(sel[5]),
        .I3(sel[1]),
        .I4(sel[2]),
        .I5(sel[3]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAF6FC10AB61CD22)) 
    \q[5]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[3]),
        .I4(sel[2]),
        .I5(sel[1]),
        .O(\q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(y5[5]),
        .I2(y5[6]),
        .I3(y5[7]),
        .I4(\q[6]_i_3_n_0 ),
        .I5(y5[4]),
        .O(\q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h98D8D8C9A8A8A8A0)) 
    \q[6]_i_2 
       (.I0(sel[4]),
        .I1(sel[2]),
        .I2(sel[3]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE9998AAAB88AA)) 
    \q[6]_i_3 
       (.I0(sel[4]),
        .I1(sel[5]),
        .I2(sel[0]),
        .I3(sel[1]),
        .I4(sel[3]),
        .I5(sel[2]),
        .O(\q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80FF80FF00FF00FC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(y5[5]),
        .I2(y5[6]),
        .I3(y5[7]),
        .I4(\q[7]_i_3_n_0 ),
        .I5(y5[4]),
        .O(\q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF55FF5400000000)) 
    \q[7]_i_2 
       (.I0(sel[4]),
        .I1(sel[1]),
        .I2(sel[2]),
        .I3(sel[3]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44464442)) 
    \q[7]_i_3 
       (.I0(sel[4]),
        .I1(sel[3]),
        .I2(sel[2]),
        .I3(sel[1]),
        .I4(sel[0]),
        .I5(sel[5]),
        .O(\q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80CC00C800CC00C0)) 
    \q[8]_i_2 
       (.I0(y5[1]),
        .I1(\q[8]_i_7_n_0 ),
        .I2(y5[5]),
        .I3(y5[7]),
        .I4(y5[6]),
        .I5(y5[0]),
        .O(\q_reg[7] ));
  LUT6 #(
    .INIT(64'hF0FF00FFE0FF00FE)) 
    \q[8]_i_5 
       (.I0(y5[3]),
        .I1(y5[2]),
        .I2(y5[5]),
        .I3(y5[7]),
        .I4(y5[6]),
        .I5(y5[1]),
        .O(\q_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h8F0E0F0C)) 
    \q[8]_i_7 
       (.I0(y5[2]),
        .I1(y5[5]),
        .I2(y5[7]),
        .I3(y5[6]),
        .I4(y5[3]),
        .O(\q[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q[9]_i_1 
       (.I0(y5[7]),
        .O(\q[9]_i_1_n_0 ));
  MUXF8 \q_reg[0]_i_1 
       (.I0(\q_reg[0]_i_2_n_0 ),
        .I1(\q_reg[0]_i_3_n_0 ),
        .O(\q_reg[0]_i_1_n_0 ),
        .S(y5[7]));
  MUXF7 \q_reg[0]_i_2 
       (.I0(\q[0]_i_4_n_0 ),
        .I1(\q[0]_i_5_n_0 ),
        .O(\q_reg[0]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[0]_i_3 
       (.I0(\q[0]_i_6_n_0 ),
        .I1(\q[0]_i_7_n_0 ),
        .O(\q_reg[0]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[1]_i_1 
       (.I0(\q_reg[1]_i_2_n_0 ),
        .I1(\q_reg[1]_i_3_n_0 ),
        .O(\q_reg[1]_i_1_n_0 ),
        .S(y5[7]));
  MUXF7 \q_reg[1]_i_2 
       (.I0(\q[1]_i_4_n_0 ),
        .I1(\q[1]_i_5_n_0 ),
        .O(\q_reg[1]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[1]_i_3 
       (.I0(\q[1]_i_6_n_0 ),
        .I1(\q[1]_i_7_n_0 ),
        .O(\q_reg[1]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[2]_i_1 
       (.I0(\q_reg[2]_i_2_n_0 ),
        .I1(\q_reg[2]_i_3_n_0 ),
        .O(\q_reg[2]_i_1_n_0 ),
        .S(y5[7]));
  MUXF7 \q_reg[2]_i_2 
       (.I0(\q[2]_i_4_n_0 ),
        .I1(\q[2]_i_5_n_0 ),
        .O(\q_reg[2]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[2]_i_3 
       (.I0(\q[2]_i_6_n_0 ),
        .I1(\q[2]_i_7_n_0 ),
        .O(\q_reg[2]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[3]_i_1 
       (.I0(\q_reg[3]_i_2_n_0 ),
        .I1(\q_reg[3]_i_3_n_0 ),
        .O(\q_reg[3]_i_1_n_0 ),
        .S(y5[7]));
  MUXF7 \q_reg[3]_i_2 
       (.I0(\q[3]_i_4_n_0 ),
        .I1(\q[3]_i_5_n_0 ),
        .O(\q_reg[3]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[3]_i_3 
       (.I0(\q[3]_i_6_n_0 ),
        .I1(\q[3]_i_7_n_0 ),
        .O(\q_reg[3]_i_3_n_0 ),
        .S(sel[6]));
  MUXF8 \q_reg[4]_i_1 
       (.I0(\q_reg[4]_i_2_n_0 ),
        .I1(\q_reg[4]_i_3_n_0 ),
        .O(\q_reg[4]_i_1_n_0 ),
        .S(y5[7]));
  MUXF7 \q_reg[4]_i_2 
       (.I0(\q[4]_i_4_n_0 ),
        .I1(\q[4]_i_5_n_0 ),
        .O(\q_reg[4]_i_2_n_0 ),
        .S(sel[6]));
  MUXF7 \q_reg[4]_i_3 
       (.I0(\q[4]_i_6_n_0 ),
        .I1(\q[4]_i_7_n_0 ),
        .O(\q_reg[4]_i_3_n_0 ),
        .S(sel[6]));
  design_1_axis_ann_0_0_register__parameterized0_130 reg_dout
       (.aclk(aclk),
        .dina(dina),
        .\q_reg[0]_0 (\q_reg[0]_i_1_n_0 ),
        .\q_reg[1]_0 (\q_reg[1]_i_1_n_0 ),
        .\q_reg[2]_0 (\q_reg[2]_i_1_n_0 ),
        .\q_reg[3]_0 (\q_reg[3]_i_1_n_0 ),
        .\q_reg[4]_0 (\q_reg[4]_i_1_n_0 ),
        .\q_reg[5]_0 (\q[5]_i_1_n_0 ),
        .\q_reg[6]_0 (\q[6]_i_1_n_0 ),
        .\q_reg[7]_0 (\q[7]_i_1_n_0 ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9]_0 ),
        .\q_reg[9]_1 (\q[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "systolic" *) 
module design_1_axis_ann_0_0_systolic
   (aresetn_0,
    q_reg_r,
    \q_reg[15] ,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    \q_reg[15]_2 ,
    \cnt_main_reg_reg[5] ,
    \cnt_main_reg_reg[5]_0 ,
    \cnt_main_reg_reg[5]_1 ,
    \cnt_main_reg_reg[5]_2 ,
    \q_reg[15]_3 ,
    sel,
    \q_reg[15]_4 ,
    sel_0,
    \q_reg[15]_5 ,
    sel_1,
    \q_reg[15]_6 ,
    sel_2,
    \q_reg[15]_7 ,
    \q_reg[15]_8 ,
    sel_3,
    \q_reg[15]_9 ,
    \q_reg[15]_10 ,
    sel_4,
    \cnt_main_reg_reg[0] ,
    \cnt_main_reg_reg[0]_0 ,
    b50_sel,
    aclk,
    doutb,
    Q,
    \q_reg[8] ,
    \q_reg[8]_0 ,
    \q_reg[8]_1 ,
    \q_reg[8]_2 ,
    \q_reg[8]_3 ,
    \q_reg[8]_4 ,
    \q_reg[8]_5 ,
    \q_reg[8]_6 ,
    \q_reg[8]_7 ,
    \q_reg[8]_8 ,
    \q_reg[8]_9 ,
    \q_reg[8]_10 ,
    \q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ,
    b50,
    b40,
    b30,
    b20,
    b10,
    b00,
    b51,
    b41,
    b31,
    b21,
    b11,
    b01,
    b52,
    b42,
    b32,
    b22,
    b12,
    b02,
    b53,
    b43,
    b33,
    b23,
    b13,
    b03,
    b54,
    b44,
    b34,
    b24,
    b14,
    b04,
    b55,
    b45,
    b35,
    b25,
    b15,
    b05,
    aresetn);
  output aresetn_0;
  output q_reg_r;
  output [7:0]\q_reg[15] ;
  output [7:0]\q_reg[15]_0 ;
  output [7:0]\q_reg[15]_1 ;
  output [7:0]\q_reg[15]_2 ;
  output \cnt_main_reg_reg[5] ;
  output \cnt_main_reg_reg[5]_0 ;
  output \cnt_main_reg_reg[5]_1 ;
  output \cnt_main_reg_reg[5]_2 ;
  output \q_reg[15]_3 ;
  output [6:0]sel;
  output \q_reg[15]_4 ;
  output [6:0]sel_0;
  output \q_reg[15]_5 ;
  output [6:0]sel_1;
  output \q_reg[15]_6 ;
  output [6:0]sel_2;
  output \q_reg[15]_7 ;
  output [7:0]\q_reg[15]_8 ;
  output [6:0]sel_3;
  output \q_reg[15]_9 ;
  output [7:0]\q_reg[15]_10 ;
  output [6:0]sel_4;
  output \cnt_main_reg_reg[0] ;
  output \cnt_main_reg_reg[0]_0 ;
  output [0:0]b50_sel;
  input aclk;
  input [35:0]doutb;
  input [5:0]Q;
  input \q_reg[8] ;
  input \q_reg[8]_0 ;
  input \q_reg[8]_1 ;
  input \q_reg[8]_2 ;
  input \q_reg[8]_3 ;
  input \q_reg[8]_4 ;
  input \q_reg[8]_5 ;
  input \q_reg[8]_6 ;
  input \q_reg[8]_7 ;
  input \q_reg[8]_8 ;
  input \q_reg[8]_9 ;
  input \q_reg[8]_10 ;
  input [95:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ;
  input [0:0]b50;
  input [10:0]b40;
  input [9:0]b30;
  input [9:0]b20;
  input [9:0]b10;
  input [9:0]b00;
  input [0:0]b51;
  input [10:0]b41;
  input [9:0]b31;
  input [9:0]b21;
  input [9:0]b11;
  input [9:0]b01;
  input [0:0]b52;
  input [10:0]b42;
  input [9:0]b32;
  input [9:0]b22;
  input [9:0]b12;
  input [9:0]b02;
  input [0:0]b53;
  input [10:0]b43;
  input [9:0]b33;
  input [9:0]b23;
  input [9:0]b13;
  input [9:0]b03;
  input [0:0]b54;
  input [10:0]b44;
  input [9:0]b34;
  input [9:0]b24;
  input [9:0]b14;
  input [9:0]b04;
  input [0:0]b55;
  input [10:0]b45;
  input [9:0]b35;
  input [9:0]b25;
  input [9:0]b15;
  input [9:0]b05;
  input aresetn;

  wire [5:0]Q;
  wire [15:0]a0;
  wire a0_sel;
  wire [15:0]a1;
  wire aclk;
  wire aresetn;
  wire aresetn_0;
  wire [9:0]b00;
  wire [9:0]b01;
  wire [9:0]b02;
  wire [9:0]b03;
  wire [9:0]b04;
  wire [9:0]b05;
  wire [9:0]b10;
  wire [9:0]b11;
  wire [9:0]b12;
  wire [9:0]b13;
  wire [9:0]b14;
  wire [9:0]b15;
  wire [9:0]b20;
  wire [9:0]b21;
  wire [9:0]b22;
  wire [9:0]b23;
  wire [9:0]b24;
  wire [9:0]b25;
  wire [9:0]b30;
  wire [9:0]b31;
  wire [9:0]b32;
  wire [9:0]b33;
  wire [9:0]b34;
  wire [9:0]b35;
  wire [10:0]b40;
  wire [10:0]b41;
  wire [10:0]b42;
  wire [10:0]b43;
  wire [10:0]b44;
  wire [10:0]b45;
  wire [0:0]b50;
  wire [0:0]b50_sel;
  wire [0:0]b51;
  wire [0:0]b52;
  wire [0:0]b53;
  wire [0:0]b54;
  wire [0:0]b55;
  wire \cnt_main_reg_reg[0] ;
  wire \cnt_main_reg_reg[0]_0 ;
  wire \cnt_main_reg_reg[5] ;
  wire \cnt_main_reg_reg[5]_0 ;
  wire \cnt_main_reg_reg[5]_1 ;
  wire \cnt_main_reg_reg[5]_2 ;
  wire [35:0]doutb;
  wire [15:0]p_0_in;
  wire pe01_n_0;
  wire pe01_n_1;
  wire pe01_n_10;
  wire pe01_n_11;
  wire pe01_n_12;
  wire pe01_n_13;
  wire pe01_n_14;
  wire pe01_n_15;
  wire pe01_n_2;
  wire pe01_n_3;
  wire pe01_n_4;
  wire pe01_n_5;
  wire pe01_n_6;
  wire pe01_n_7;
  wire pe01_n_8;
  wire pe01_n_9;
  wire pe02_n_0;
  wire pe02_n_1;
  wire pe02_n_10;
  wire pe02_n_11;
  wire pe02_n_12;
  wire pe02_n_13;
  wire pe02_n_14;
  wire pe02_n_15;
  wire pe02_n_16;
  wire pe02_n_17;
  wire pe02_n_18;
  wire pe02_n_19;
  wire pe02_n_2;
  wire pe02_n_20;
  wire pe02_n_21;
  wire pe02_n_22;
  wire pe02_n_23;
  wire pe02_n_24;
  wire pe02_n_25;
  wire pe02_n_26;
  wire pe02_n_27;
  wire pe02_n_28;
  wire pe02_n_29;
  wire pe02_n_3;
  wire pe02_n_30;
  wire pe02_n_31;
  wire pe02_n_32;
  wire pe02_n_33;
  wire pe02_n_34;
  wire pe02_n_35;
  wire pe02_n_36;
  wire pe02_n_37;
  wire pe02_n_38;
  wire pe02_n_39;
  wire pe02_n_4;
  wire pe02_n_40;
  wire pe02_n_41;
  wire pe02_n_42;
  wire pe02_n_43;
  wire pe02_n_44;
  wire pe02_n_45;
  wire pe02_n_5;
  wire pe02_n_6;
  wire pe02_n_7;
  wire pe02_n_8;
  wire pe02_n_9;
  wire pe03_n_0;
  wire pe03_n_1;
  wire pe03_n_10;
  wire pe03_n_11;
  wire pe03_n_12;
  wire pe03_n_13;
  wire pe03_n_14;
  wire pe03_n_15;
  wire pe03_n_16;
  wire pe03_n_17;
  wire pe03_n_18;
  wire pe03_n_19;
  wire pe03_n_2;
  wire pe03_n_20;
  wire pe03_n_21;
  wire pe03_n_22;
  wire pe03_n_23;
  wire pe03_n_24;
  wire pe03_n_25;
  wire pe03_n_26;
  wire pe03_n_27;
  wire pe03_n_28;
  wire pe03_n_29;
  wire pe03_n_3;
  wire pe03_n_30;
  wire pe03_n_31;
  wire pe03_n_32;
  wire pe03_n_33;
  wire pe03_n_34;
  wire pe03_n_35;
  wire pe03_n_36;
  wire pe03_n_37;
  wire pe03_n_38;
  wire pe03_n_39;
  wire pe03_n_4;
  wire pe03_n_40;
  wire pe03_n_41;
  wire pe03_n_42;
  wire pe03_n_43;
  wire pe03_n_44;
  wire pe03_n_45;
  wire pe03_n_5;
  wire pe03_n_6;
  wire pe03_n_7;
  wire pe03_n_8;
  wire pe03_n_9;
  wire pe04_n_0;
  wire pe04_n_1;
  wire pe04_n_10;
  wire pe04_n_11;
  wire pe04_n_12;
  wire pe04_n_13;
  wire pe04_n_14;
  wire pe04_n_15;
  wire pe04_n_16;
  wire pe04_n_17;
  wire pe04_n_18;
  wire pe04_n_19;
  wire pe04_n_2;
  wire pe04_n_20;
  wire pe04_n_21;
  wire pe04_n_22;
  wire pe04_n_23;
  wire pe04_n_24;
  wire pe04_n_25;
  wire pe04_n_26;
  wire pe04_n_27;
  wire pe04_n_28;
  wire pe04_n_29;
  wire pe04_n_3;
  wire pe04_n_30;
  wire pe04_n_31;
  wire pe04_n_32;
  wire pe04_n_33;
  wire pe04_n_34;
  wire pe04_n_35;
  wire pe04_n_36;
  wire pe04_n_37;
  wire pe04_n_38;
  wire pe04_n_39;
  wire pe04_n_4;
  wire pe04_n_40;
  wire pe04_n_41;
  wire pe04_n_42;
  wire pe04_n_43;
  wire pe04_n_44;
  wire pe04_n_45;
  wire pe04_n_5;
  wire pe04_n_6;
  wire pe04_n_7;
  wire pe04_n_8;
  wire pe04_n_9;
  wire pe05_n_0;
  wire pe05_n_1;
  wire pe05_n_10;
  wire pe05_n_11;
  wire pe05_n_12;
  wire pe05_n_13;
  wire pe05_n_14;
  wire pe05_n_15;
  wire pe05_n_16;
  wire pe05_n_2;
  wire pe05_n_3;
  wire pe05_n_4;
  wire pe05_n_5;
  wire pe05_n_6;
  wire pe05_n_7;
  wire pe05_n_8;
  wire pe05_n_9;
  wire pe10_n_16;
  wire pe10_n_17;
  wire pe10_n_18;
  wire pe10_n_19;
  wire pe10_n_20;
  wire pe10_n_21;
  wire pe10_n_22;
  wire pe10_n_23;
  wire pe10_n_24;
  wire pe10_n_25;
  wire pe10_n_26;
  wire pe10_n_27;
  wire pe10_n_28;
  wire pe10_n_29;
  wire pe10_n_30;
  wire pe10_n_31;
  wire pe11_n_0;
  wire pe11_n_1;
  wire pe11_n_10;
  wire pe11_n_11;
  wire pe11_n_12;
  wire pe11_n_13;
  wire pe11_n_14;
  wire pe11_n_15;
  wire pe11_n_16;
  wire pe11_n_17;
  wire pe11_n_18;
  wire pe11_n_19;
  wire pe11_n_2;
  wire pe11_n_20;
  wire pe11_n_21;
  wire pe11_n_22;
  wire pe11_n_23;
  wire pe11_n_24;
  wire pe11_n_25;
  wire pe11_n_26;
  wire pe11_n_27;
  wire pe11_n_28;
  wire pe11_n_29;
  wire pe11_n_3;
  wire pe11_n_30;
  wire pe11_n_31;
  wire pe11_n_32;
  wire pe11_n_33;
  wire pe11_n_34;
  wire pe11_n_35;
  wire pe11_n_36;
  wire pe11_n_37;
  wire pe11_n_38;
  wire pe11_n_39;
  wire pe11_n_4;
  wire pe11_n_40;
  wire pe11_n_41;
  wire pe11_n_42;
  wire pe11_n_43;
  wire pe11_n_44;
  wire pe11_n_45;
  wire pe11_n_5;
  wire pe11_n_6;
  wire pe11_n_7;
  wire pe11_n_8;
  wire pe11_n_9;
  wire pe12_n_0;
  wire pe12_n_1;
  wire pe12_n_10;
  wire pe12_n_11;
  wire pe12_n_12;
  wire pe12_n_13;
  wire pe12_n_14;
  wire pe12_n_15;
  wire pe12_n_16;
  wire pe12_n_17;
  wire pe12_n_18;
  wire pe12_n_19;
  wire pe12_n_2;
  wire pe12_n_20;
  wire pe12_n_21;
  wire pe12_n_22;
  wire pe12_n_23;
  wire pe12_n_24;
  wire pe12_n_25;
  wire pe12_n_26;
  wire pe12_n_27;
  wire pe12_n_28;
  wire pe12_n_29;
  wire pe12_n_3;
  wire pe12_n_30;
  wire pe12_n_31;
  wire pe12_n_32;
  wire pe12_n_33;
  wire pe12_n_34;
  wire pe12_n_35;
  wire pe12_n_36;
  wire pe12_n_37;
  wire pe12_n_38;
  wire pe12_n_39;
  wire pe12_n_4;
  wire pe12_n_40;
  wire pe12_n_41;
  wire pe12_n_42;
  wire pe12_n_43;
  wire pe12_n_44;
  wire pe12_n_45;
  wire pe12_n_5;
  wire pe12_n_6;
  wire pe12_n_7;
  wire pe12_n_8;
  wire pe12_n_9;
  wire pe13_n_0;
  wire pe13_n_1;
  wire pe13_n_10;
  wire pe13_n_11;
  wire pe13_n_12;
  wire pe13_n_13;
  wire pe13_n_14;
  wire pe13_n_15;
  wire pe13_n_16;
  wire pe13_n_17;
  wire pe13_n_18;
  wire pe13_n_19;
  wire pe13_n_2;
  wire pe13_n_20;
  wire pe13_n_21;
  wire pe13_n_22;
  wire pe13_n_23;
  wire pe13_n_24;
  wire pe13_n_25;
  wire pe13_n_26;
  wire pe13_n_27;
  wire pe13_n_28;
  wire pe13_n_29;
  wire pe13_n_3;
  wire pe13_n_30;
  wire pe13_n_31;
  wire pe13_n_32;
  wire pe13_n_33;
  wire pe13_n_34;
  wire pe13_n_35;
  wire pe13_n_36;
  wire pe13_n_37;
  wire pe13_n_38;
  wire pe13_n_39;
  wire pe13_n_4;
  wire pe13_n_40;
  wire pe13_n_41;
  wire pe13_n_42;
  wire pe13_n_43;
  wire pe13_n_44;
  wire pe13_n_45;
  wire pe13_n_5;
  wire pe13_n_6;
  wire pe13_n_7;
  wire pe13_n_8;
  wire pe13_n_9;
  wire pe14_n_0;
  wire pe14_n_1;
  wire pe14_n_10;
  wire pe14_n_11;
  wire pe14_n_12;
  wire pe14_n_13;
  wire pe14_n_14;
  wire pe14_n_15;
  wire pe14_n_16;
  wire pe14_n_17;
  wire pe14_n_18;
  wire pe14_n_19;
  wire pe14_n_2;
  wire pe14_n_20;
  wire pe14_n_21;
  wire pe14_n_22;
  wire pe14_n_23;
  wire pe14_n_24;
  wire pe14_n_25;
  wire pe14_n_26;
  wire pe14_n_27;
  wire pe14_n_28;
  wire pe14_n_29;
  wire pe14_n_3;
  wire pe14_n_30;
  wire pe14_n_31;
  wire pe14_n_32;
  wire pe14_n_33;
  wire pe14_n_34;
  wire pe14_n_35;
  wire pe14_n_36;
  wire pe14_n_37;
  wire pe14_n_38;
  wire pe14_n_39;
  wire pe14_n_4;
  wire pe14_n_40;
  wire pe14_n_41;
  wire pe14_n_42;
  wire pe14_n_43;
  wire pe14_n_44;
  wire pe14_n_45;
  wire pe14_n_5;
  wire pe14_n_6;
  wire pe14_n_7;
  wire pe14_n_8;
  wire pe14_n_9;
  wire pe15_n_0;
  wire pe15_n_10;
  wire pe15_n_11;
  wire pe15_n_12;
  wire pe15_n_13;
  wire pe15_n_14;
  wire pe15_n_15;
  wire pe15_n_16;
  wire pe15_n_17;
  wire pe15_n_2;
  wire pe15_n_3;
  wire pe15_n_4;
  wire pe15_n_5;
  wire pe15_n_6;
  wire pe15_n_7;
  wire pe15_n_8;
  wire pe15_n_9;
  wire pe20_n_0;
  wire pe20_n_1;
  wire pe20_n_10;
  wire pe20_n_11;
  wire pe20_n_12;
  wire pe20_n_13;
  wire pe20_n_14;
  wire pe20_n_15;
  wire pe20_n_16;
  wire pe20_n_17;
  wire pe20_n_18;
  wire pe20_n_19;
  wire pe20_n_2;
  wire pe20_n_20;
  wire pe20_n_21;
  wire pe20_n_22;
  wire pe20_n_23;
  wire pe20_n_24;
  wire pe20_n_25;
  wire pe20_n_26;
  wire pe20_n_27;
  wire pe20_n_28;
  wire pe20_n_29;
  wire pe20_n_3;
  wire pe20_n_30;
  wire pe20_n_31;
  wire pe20_n_32;
  wire pe20_n_33;
  wire pe20_n_34;
  wire pe20_n_35;
  wire pe20_n_36;
  wire pe20_n_37;
  wire pe20_n_38;
  wire pe20_n_39;
  wire pe20_n_4;
  wire pe20_n_40;
  wire pe20_n_41;
  wire pe20_n_42;
  wire pe20_n_43;
  wire pe20_n_44;
  wire pe20_n_45;
  wire pe20_n_5;
  wire pe20_n_6;
  wire pe20_n_7;
  wire pe20_n_8;
  wire pe20_n_9;
  wire pe21_n_0;
  wire pe21_n_1;
  wire pe21_n_10;
  wire pe21_n_11;
  wire pe21_n_12;
  wire pe21_n_13;
  wire pe21_n_14;
  wire pe21_n_15;
  wire pe21_n_16;
  wire pe21_n_17;
  wire pe21_n_18;
  wire pe21_n_19;
  wire pe21_n_2;
  wire pe21_n_20;
  wire pe21_n_21;
  wire pe21_n_22;
  wire pe21_n_23;
  wire pe21_n_24;
  wire pe21_n_25;
  wire pe21_n_26;
  wire pe21_n_27;
  wire pe21_n_28;
  wire pe21_n_29;
  wire pe21_n_3;
  wire pe21_n_30;
  wire pe21_n_31;
  wire pe21_n_32;
  wire pe21_n_33;
  wire pe21_n_34;
  wire pe21_n_35;
  wire pe21_n_36;
  wire pe21_n_37;
  wire pe21_n_38;
  wire pe21_n_39;
  wire pe21_n_4;
  wire pe21_n_40;
  wire pe21_n_41;
  wire pe21_n_42;
  wire pe21_n_43;
  wire pe21_n_44;
  wire pe21_n_45;
  wire pe21_n_5;
  wire pe21_n_6;
  wire pe21_n_7;
  wire pe21_n_8;
  wire pe21_n_9;
  wire pe22_n_0;
  wire pe22_n_1;
  wire pe22_n_10;
  wire pe22_n_11;
  wire pe22_n_12;
  wire pe22_n_13;
  wire pe22_n_14;
  wire pe22_n_15;
  wire pe22_n_16;
  wire pe22_n_17;
  wire pe22_n_18;
  wire pe22_n_19;
  wire pe22_n_2;
  wire pe22_n_20;
  wire pe22_n_21;
  wire pe22_n_22;
  wire pe22_n_23;
  wire pe22_n_24;
  wire pe22_n_25;
  wire pe22_n_26;
  wire pe22_n_27;
  wire pe22_n_28;
  wire pe22_n_29;
  wire pe22_n_3;
  wire pe22_n_30;
  wire pe22_n_31;
  wire pe22_n_32;
  wire pe22_n_33;
  wire pe22_n_34;
  wire pe22_n_35;
  wire pe22_n_36;
  wire pe22_n_37;
  wire pe22_n_38;
  wire pe22_n_39;
  wire pe22_n_4;
  wire pe22_n_40;
  wire pe22_n_41;
  wire pe22_n_42;
  wire pe22_n_43;
  wire pe22_n_44;
  wire pe22_n_45;
  wire pe22_n_5;
  wire pe22_n_6;
  wire pe22_n_7;
  wire pe22_n_8;
  wire pe22_n_9;
  wire pe23_n_0;
  wire pe23_n_1;
  wire pe23_n_10;
  wire pe23_n_11;
  wire pe23_n_12;
  wire pe23_n_13;
  wire pe23_n_14;
  wire pe23_n_15;
  wire pe23_n_16;
  wire pe23_n_17;
  wire pe23_n_18;
  wire pe23_n_19;
  wire pe23_n_2;
  wire pe23_n_20;
  wire pe23_n_21;
  wire pe23_n_22;
  wire pe23_n_23;
  wire pe23_n_24;
  wire pe23_n_25;
  wire pe23_n_26;
  wire pe23_n_27;
  wire pe23_n_28;
  wire pe23_n_29;
  wire pe23_n_3;
  wire pe23_n_30;
  wire pe23_n_31;
  wire pe23_n_32;
  wire pe23_n_33;
  wire pe23_n_34;
  wire pe23_n_35;
  wire pe23_n_36;
  wire pe23_n_37;
  wire pe23_n_38;
  wire pe23_n_39;
  wire pe23_n_4;
  wire pe23_n_40;
  wire pe23_n_41;
  wire pe23_n_42;
  wire pe23_n_43;
  wire pe23_n_44;
  wire pe23_n_45;
  wire pe23_n_5;
  wire pe23_n_6;
  wire pe23_n_7;
  wire pe23_n_8;
  wire pe23_n_9;
  wire pe24_n_0;
  wire pe24_n_1;
  wire pe24_n_10;
  wire pe24_n_11;
  wire pe24_n_12;
  wire pe24_n_13;
  wire pe24_n_14;
  wire pe24_n_15;
  wire pe24_n_16;
  wire pe24_n_17;
  wire pe24_n_18;
  wire pe24_n_19;
  wire pe24_n_2;
  wire pe24_n_20;
  wire pe24_n_21;
  wire pe24_n_22;
  wire pe24_n_23;
  wire pe24_n_24;
  wire pe24_n_25;
  wire pe24_n_26;
  wire pe24_n_27;
  wire pe24_n_28;
  wire pe24_n_29;
  wire pe24_n_3;
  wire pe24_n_30;
  wire pe24_n_31;
  wire pe24_n_32;
  wire pe24_n_33;
  wire pe24_n_34;
  wire pe24_n_35;
  wire pe24_n_36;
  wire pe24_n_37;
  wire pe24_n_38;
  wire pe24_n_39;
  wire pe24_n_4;
  wire pe24_n_40;
  wire pe24_n_41;
  wire pe24_n_42;
  wire pe24_n_43;
  wire pe24_n_44;
  wire pe24_n_45;
  wire pe24_n_5;
  wire pe24_n_6;
  wire pe24_n_7;
  wire pe24_n_8;
  wire pe24_n_9;
  wire pe25_n_0;
  wire pe25_n_10;
  wire pe25_n_11;
  wire pe25_n_12;
  wire pe25_n_13;
  wire pe25_n_14;
  wire pe25_n_15;
  wire pe25_n_16;
  wire pe25_n_17;
  wire pe25_n_2;
  wire pe25_n_3;
  wire pe25_n_4;
  wire pe25_n_5;
  wire pe25_n_6;
  wire pe25_n_7;
  wire pe25_n_8;
  wire pe25_n_9;
  wire pe30_n_0;
  wire pe30_n_1;
  wire pe30_n_10;
  wire pe30_n_11;
  wire pe30_n_12;
  wire pe30_n_13;
  wire pe30_n_14;
  wire pe30_n_15;
  wire pe30_n_16;
  wire pe30_n_17;
  wire pe30_n_18;
  wire pe30_n_19;
  wire pe30_n_2;
  wire pe30_n_20;
  wire pe30_n_21;
  wire pe30_n_22;
  wire pe30_n_23;
  wire pe30_n_24;
  wire pe30_n_25;
  wire pe30_n_26;
  wire pe30_n_27;
  wire pe30_n_28;
  wire pe30_n_29;
  wire pe30_n_3;
  wire pe30_n_30;
  wire pe30_n_31;
  wire pe30_n_32;
  wire pe30_n_33;
  wire pe30_n_34;
  wire pe30_n_35;
  wire pe30_n_36;
  wire pe30_n_37;
  wire pe30_n_38;
  wire pe30_n_39;
  wire pe30_n_4;
  wire pe30_n_40;
  wire pe30_n_41;
  wire pe30_n_42;
  wire pe30_n_43;
  wire pe30_n_44;
  wire pe30_n_45;
  wire pe30_n_5;
  wire pe30_n_6;
  wire pe30_n_7;
  wire pe30_n_8;
  wire pe30_n_9;
  wire pe31_n_0;
  wire pe31_n_1;
  wire pe31_n_10;
  wire pe31_n_11;
  wire pe31_n_12;
  wire pe31_n_13;
  wire pe31_n_14;
  wire pe31_n_15;
  wire pe31_n_16;
  wire pe31_n_17;
  wire pe31_n_18;
  wire pe31_n_19;
  wire pe31_n_2;
  wire pe31_n_20;
  wire pe31_n_21;
  wire pe31_n_22;
  wire pe31_n_23;
  wire pe31_n_24;
  wire pe31_n_25;
  wire pe31_n_26;
  wire pe31_n_27;
  wire pe31_n_28;
  wire pe31_n_29;
  wire pe31_n_3;
  wire pe31_n_30;
  wire pe31_n_31;
  wire pe31_n_32;
  wire pe31_n_33;
  wire pe31_n_34;
  wire pe31_n_35;
  wire pe31_n_36;
  wire pe31_n_37;
  wire pe31_n_38;
  wire pe31_n_39;
  wire pe31_n_4;
  wire pe31_n_40;
  wire pe31_n_41;
  wire pe31_n_42;
  wire pe31_n_43;
  wire pe31_n_44;
  wire pe31_n_45;
  wire pe31_n_5;
  wire pe31_n_6;
  wire pe31_n_7;
  wire pe31_n_8;
  wire pe31_n_9;
  wire pe32_n_0;
  wire pe32_n_1;
  wire pe32_n_10;
  wire pe32_n_11;
  wire pe32_n_12;
  wire pe32_n_13;
  wire pe32_n_14;
  wire pe32_n_15;
  wire pe32_n_16;
  wire pe32_n_17;
  wire pe32_n_18;
  wire pe32_n_19;
  wire pe32_n_2;
  wire pe32_n_20;
  wire pe32_n_21;
  wire pe32_n_22;
  wire pe32_n_23;
  wire pe32_n_24;
  wire pe32_n_25;
  wire pe32_n_26;
  wire pe32_n_27;
  wire pe32_n_28;
  wire pe32_n_29;
  wire pe32_n_3;
  wire pe32_n_30;
  wire pe32_n_31;
  wire pe32_n_32;
  wire pe32_n_33;
  wire pe32_n_34;
  wire pe32_n_35;
  wire pe32_n_36;
  wire pe32_n_37;
  wire pe32_n_38;
  wire pe32_n_39;
  wire pe32_n_4;
  wire pe32_n_40;
  wire pe32_n_41;
  wire pe32_n_42;
  wire pe32_n_43;
  wire pe32_n_44;
  wire pe32_n_45;
  wire pe32_n_5;
  wire pe32_n_6;
  wire pe32_n_7;
  wire pe32_n_8;
  wire pe32_n_9;
  wire pe33_n_0;
  wire pe33_n_1;
  wire pe33_n_10;
  wire pe33_n_11;
  wire pe33_n_12;
  wire pe33_n_13;
  wire pe33_n_14;
  wire pe33_n_15;
  wire pe33_n_16;
  wire pe33_n_17;
  wire pe33_n_18;
  wire pe33_n_19;
  wire pe33_n_2;
  wire pe33_n_20;
  wire pe33_n_21;
  wire pe33_n_22;
  wire pe33_n_23;
  wire pe33_n_24;
  wire pe33_n_25;
  wire pe33_n_26;
  wire pe33_n_27;
  wire pe33_n_28;
  wire pe33_n_29;
  wire pe33_n_3;
  wire pe33_n_30;
  wire pe33_n_31;
  wire pe33_n_32;
  wire pe33_n_33;
  wire pe33_n_34;
  wire pe33_n_35;
  wire pe33_n_36;
  wire pe33_n_37;
  wire pe33_n_38;
  wire pe33_n_39;
  wire pe33_n_4;
  wire pe33_n_40;
  wire pe33_n_41;
  wire pe33_n_42;
  wire pe33_n_43;
  wire pe33_n_44;
  wire pe33_n_45;
  wire pe33_n_5;
  wire pe33_n_6;
  wire pe33_n_7;
  wire pe33_n_8;
  wire pe33_n_9;
  wire pe34_n_0;
  wire pe34_n_1;
  wire pe34_n_10;
  wire pe34_n_11;
  wire pe34_n_12;
  wire pe34_n_13;
  wire pe34_n_14;
  wire pe34_n_15;
  wire pe34_n_16;
  wire pe34_n_17;
  wire pe34_n_18;
  wire pe34_n_19;
  wire pe34_n_2;
  wire pe34_n_20;
  wire pe34_n_21;
  wire pe34_n_22;
  wire pe34_n_23;
  wire pe34_n_24;
  wire pe34_n_25;
  wire pe34_n_26;
  wire pe34_n_27;
  wire pe34_n_28;
  wire pe34_n_29;
  wire pe34_n_3;
  wire pe34_n_30;
  wire pe34_n_31;
  wire pe34_n_32;
  wire pe34_n_33;
  wire pe34_n_34;
  wire pe34_n_35;
  wire pe34_n_36;
  wire pe34_n_37;
  wire pe34_n_38;
  wire pe34_n_39;
  wire pe34_n_4;
  wire pe34_n_40;
  wire pe34_n_41;
  wire pe34_n_42;
  wire pe34_n_43;
  wire pe34_n_44;
  wire pe34_n_45;
  wire pe34_n_5;
  wire pe34_n_6;
  wire pe34_n_7;
  wire pe34_n_8;
  wire pe34_n_9;
  wire pe35_n_0;
  wire pe35_n_10;
  wire pe35_n_11;
  wire pe35_n_12;
  wire pe35_n_13;
  wire pe35_n_14;
  wire pe35_n_15;
  wire pe35_n_16;
  wire pe35_n_17;
  wire pe35_n_2;
  wire pe35_n_3;
  wire pe35_n_4;
  wire pe35_n_5;
  wire pe35_n_6;
  wire pe35_n_7;
  wire pe35_n_8;
  wire pe35_n_9;
  wire pe40_n_0;
  wire pe40_n_1;
  wire pe40_n_10;
  wire pe40_n_11;
  wire pe40_n_12;
  wire pe40_n_13;
  wire pe40_n_14;
  wire pe40_n_15;
  wire pe40_n_16;
  wire pe40_n_17;
  wire pe40_n_18;
  wire pe40_n_19;
  wire pe40_n_2;
  wire pe40_n_20;
  wire pe40_n_21;
  wire pe40_n_22;
  wire pe40_n_23;
  wire pe40_n_24;
  wire pe40_n_25;
  wire pe40_n_26;
  wire pe40_n_27;
  wire pe40_n_28;
  wire pe40_n_29;
  wire pe40_n_3;
  wire pe40_n_30;
  wire pe40_n_31;
  wire pe40_n_32;
  wire pe40_n_33;
  wire pe40_n_34;
  wire pe40_n_35;
  wire pe40_n_36;
  wire pe40_n_37;
  wire pe40_n_38;
  wire pe40_n_39;
  wire pe40_n_4;
  wire pe40_n_40;
  wire pe40_n_41;
  wire pe40_n_42;
  wire pe40_n_43;
  wire pe40_n_44;
  wire pe40_n_45;
  wire pe40_n_5;
  wire pe40_n_6;
  wire pe40_n_7;
  wire pe40_n_8;
  wire pe40_n_9;
  wire pe41_n_0;
  wire pe41_n_1;
  wire pe41_n_10;
  wire pe41_n_11;
  wire pe41_n_12;
  wire pe41_n_13;
  wire pe41_n_14;
  wire pe41_n_15;
  wire pe41_n_16;
  wire pe41_n_17;
  wire pe41_n_18;
  wire pe41_n_19;
  wire pe41_n_2;
  wire pe41_n_20;
  wire pe41_n_21;
  wire pe41_n_22;
  wire pe41_n_23;
  wire pe41_n_24;
  wire pe41_n_25;
  wire pe41_n_26;
  wire pe41_n_27;
  wire pe41_n_28;
  wire pe41_n_29;
  wire pe41_n_3;
  wire pe41_n_30;
  wire pe41_n_31;
  wire pe41_n_32;
  wire pe41_n_33;
  wire pe41_n_34;
  wire pe41_n_35;
  wire pe41_n_36;
  wire pe41_n_37;
  wire pe41_n_38;
  wire pe41_n_39;
  wire pe41_n_4;
  wire pe41_n_40;
  wire pe41_n_41;
  wire pe41_n_42;
  wire pe41_n_43;
  wire pe41_n_44;
  wire pe41_n_45;
  wire pe41_n_5;
  wire pe41_n_6;
  wire pe41_n_7;
  wire pe41_n_8;
  wire pe41_n_9;
  wire pe42_n_0;
  wire pe42_n_1;
  wire pe42_n_10;
  wire pe42_n_11;
  wire pe42_n_12;
  wire pe42_n_13;
  wire pe42_n_14;
  wire pe42_n_15;
  wire pe42_n_16;
  wire pe42_n_17;
  wire pe42_n_18;
  wire pe42_n_19;
  wire pe42_n_2;
  wire pe42_n_20;
  wire pe42_n_21;
  wire pe42_n_22;
  wire pe42_n_23;
  wire pe42_n_24;
  wire pe42_n_25;
  wire pe42_n_26;
  wire pe42_n_27;
  wire pe42_n_28;
  wire pe42_n_29;
  wire pe42_n_3;
  wire pe42_n_30;
  wire pe42_n_31;
  wire pe42_n_32;
  wire pe42_n_33;
  wire pe42_n_34;
  wire pe42_n_35;
  wire pe42_n_36;
  wire pe42_n_37;
  wire pe42_n_38;
  wire pe42_n_39;
  wire pe42_n_4;
  wire pe42_n_40;
  wire pe42_n_41;
  wire pe42_n_42;
  wire pe42_n_43;
  wire pe42_n_44;
  wire pe42_n_45;
  wire pe42_n_5;
  wire pe42_n_6;
  wire pe42_n_7;
  wire pe42_n_8;
  wire pe42_n_9;
  wire pe43_n_0;
  wire pe43_n_1;
  wire pe43_n_10;
  wire pe43_n_11;
  wire pe43_n_12;
  wire pe43_n_13;
  wire pe43_n_14;
  wire pe43_n_15;
  wire pe43_n_16;
  wire pe43_n_17;
  wire pe43_n_18;
  wire pe43_n_19;
  wire pe43_n_2;
  wire pe43_n_20;
  wire pe43_n_21;
  wire pe43_n_22;
  wire pe43_n_23;
  wire pe43_n_24;
  wire pe43_n_25;
  wire pe43_n_26;
  wire pe43_n_27;
  wire pe43_n_28;
  wire pe43_n_29;
  wire pe43_n_3;
  wire pe43_n_30;
  wire pe43_n_31;
  wire pe43_n_32;
  wire pe43_n_33;
  wire pe43_n_34;
  wire pe43_n_35;
  wire pe43_n_36;
  wire pe43_n_37;
  wire pe43_n_38;
  wire pe43_n_39;
  wire pe43_n_4;
  wire pe43_n_40;
  wire pe43_n_41;
  wire pe43_n_42;
  wire pe43_n_43;
  wire pe43_n_44;
  wire pe43_n_45;
  wire pe43_n_5;
  wire pe43_n_6;
  wire pe43_n_7;
  wire pe43_n_8;
  wire pe43_n_9;
  wire pe44_n_0;
  wire pe44_n_1;
  wire pe44_n_10;
  wire pe44_n_11;
  wire pe44_n_12;
  wire pe44_n_13;
  wire pe44_n_14;
  wire pe44_n_15;
  wire pe44_n_16;
  wire pe44_n_17;
  wire pe44_n_18;
  wire pe44_n_19;
  wire pe44_n_2;
  wire pe44_n_20;
  wire pe44_n_21;
  wire pe44_n_22;
  wire pe44_n_23;
  wire pe44_n_24;
  wire pe44_n_25;
  wire pe44_n_26;
  wire pe44_n_27;
  wire pe44_n_28;
  wire pe44_n_29;
  wire pe44_n_3;
  wire pe44_n_30;
  wire pe44_n_31;
  wire pe44_n_32;
  wire pe44_n_33;
  wire pe44_n_34;
  wire pe44_n_35;
  wire pe44_n_36;
  wire pe44_n_37;
  wire pe44_n_38;
  wire pe44_n_39;
  wire pe44_n_4;
  wire pe44_n_40;
  wire pe44_n_41;
  wire pe44_n_42;
  wire pe44_n_43;
  wire pe44_n_44;
  wire pe44_n_45;
  wire pe44_n_5;
  wire pe44_n_6;
  wire pe44_n_7;
  wire pe44_n_8;
  wire pe44_n_9;
  wire pe45_n_10;
  wire pe45_n_11;
  wire pe45_n_12;
  wire pe45_n_13;
  wire pe45_n_14;
  wire pe45_n_15;
  wire pe45_n_16;
  wire pe45_n_17;
  wire pe45_n_2;
  wire pe45_n_3;
  wire pe45_n_4;
  wire pe45_n_5;
  wire pe45_n_6;
  wire pe45_n_7;
  wire pe45_n_8;
  wire pe45_n_9;
  wire pe50_n_0;
  wire pe50_n_1;
  wire pe50_n_10;
  wire pe50_n_11;
  wire pe50_n_12;
  wire pe50_n_13;
  wire pe50_n_14;
  wire pe50_n_15;
  wire pe50_n_16;
  wire pe50_n_17;
  wire pe50_n_18;
  wire pe50_n_19;
  wire pe50_n_2;
  wire pe50_n_20;
  wire pe50_n_21;
  wire pe50_n_22;
  wire pe50_n_23;
  wire pe50_n_24;
  wire pe50_n_25;
  wire pe50_n_26;
  wire pe50_n_27;
  wire pe50_n_28;
  wire pe50_n_29;
  wire pe50_n_3;
  wire pe50_n_30;
  wire pe50_n_31;
  wire pe50_n_32;
  wire pe50_n_33;
  wire pe50_n_34;
  wire pe50_n_35;
  wire pe50_n_36;
  wire pe50_n_37;
  wire pe50_n_38;
  wire pe50_n_39;
  wire pe50_n_4;
  wire pe50_n_5;
  wire pe50_n_6;
  wire pe50_n_7;
  wire pe50_n_8;
  wire pe50_n_9;
  wire pe51_n_0;
  wire pe51_n_1;
  wire pe51_n_10;
  wire pe51_n_11;
  wire pe51_n_12;
  wire pe51_n_13;
  wire pe51_n_14;
  wire pe51_n_15;
  wire pe51_n_16;
  wire pe51_n_17;
  wire pe51_n_18;
  wire pe51_n_19;
  wire pe51_n_2;
  wire pe51_n_20;
  wire pe51_n_21;
  wire pe51_n_22;
  wire pe51_n_23;
  wire pe51_n_24;
  wire pe51_n_25;
  wire pe51_n_26;
  wire pe51_n_27;
  wire pe51_n_28;
  wire pe51_n_29;
  wire pe51_n_3;
  wire pe51_n_30;
  wire pe51_n_31;
  wire pe51_n_32;
  wire pe51_n_33;
  wire pe51_n_34;
  wire pe51_n_35;
  wire pe51_n_36;
  wire pe51_n_37;
  wire pe51_n_38;
  wire pe51_n_39;
  wire pe51_n_4;
  wire pe51_n_5;
  wire pe51_n_6;
  wire pe51_n_7;
  wire pe51_n_8;
  wire pe51_n_9;
  wire pe52_n_0;
  wire pe52_n_1;
  wire pe52_n_10;
  wire pe52_n_11;
  wire pe52_n_12;
  wire pe52_n_13;
  wire pe52_n_14;
  wire pe52_n_15;
  wire pe52_n_16;
  wire pe52_n_17;
  wire pe52_n_18;
  wire pe52_n_19;
  wire pe52_n_2;
  wire pe52_n_20;
  wire pe52_n_21;
  wire pe52_n_22;
  wire pe52_n_23;
  wire pe52_n_24;
  wire pe52_n_25;
  wire pe52_n_26;
  wire pe52_n_27;
  wire pe52_n_28;
  wire pe52_n_29;
  wire pe52_n_3;
  wire pe52_n_30;
  wire pe52_n_31;
  wire pe52_n_32;
  wire pe52_n_33;
  wire pe52_n_34;
  wire pe52_n_35;
  wire pe52_n_36;
  wire pe52_n_37;
  wire pe52_n_38;
  wire pe52_n_39;
  wire pe52_n_4;
  wire pe52_n_5;
  wire pe52_n_6;
  wire pe52_n_7;
  wire pe52_n_8;
  wire pe52_n_9;
  wire pe53_n_0;
  wire pe53_n_1;
  wire pe53_n_10;
  wire pe53_n_11;
  wire pe53_n_12;
  wire pe53_n_13;
  wire pe53_n_14;
  wire pe53_n_15;
  wire pe53_n_16;
  wire pe53_n_17;
  wire pe53_n_18;
  wire pe53_n_19;
  wire pe53_n_2;
  wire pe53_n_20;
  wire pe53_n_21;
  wire pe53_n_22;
  wire pe53_n_23;
  wire pe53_n_24;
  wire pe53_n_25;
  wire pe53_n_26;
  wire pe53_n_27;
  wire pe53_n_28;
  wire pe53_n_29;
  wire pe53_n_3;
  wire pe53_n_30;
  wire pe53_n_31;
  wire pe53_n_32;
  wire pe53_n_33;
  wire pe53_n_34;
  wire pe53_n_35;
  wire pe53_n_36;
  wire pe53_n_37;
  wire pe53_n_38;
  wire pe53_n_39;
  wire pe53_n_4;
  wire pe53_n_5;
  wire pe53_n_6;
  wire pe53_n_7;
  wire pe53_n_8;
  wire pe53_n_9;
  wire pe54_n_0;
  wire pe54_n_1;
  wire pe54_n_10;
  wire pe54_n_11;
  wire pe54_n_12;
  wire pe54_n_13;
  wire pe54_n_14;
  wire pe54_n_15;
  wire pe54_n_16;
  wire pe54_n_17;
  wire pe54_n_18;
  wire pe54_n_19;
  wire pe54_n_2;
  wire pe54_n_20;
  wire pe54_n_21;
  wire pe54_n_22;
  wire pe54_n_23;
  wire pe54_n_24;
  wire pe54_n_25;
  wire pe54_n_26;
  wire pe54_n_27;
  wire pe54_n_28;
  wire pe54_n_29;
  wire pe54_n_3;
  wire pe54_n_30;
  wire pe54_n_31;
  wire pe54_n_32;
  wire pe54_n_33;
  wire pe54_n_34;
  wire pe54_n_35;
  wire pe54_n_36;
  wire pe54_n_37;
  wire pe54_n_38;
  wire pe54_n_39;
  wire pe54_n_4;
  wire pe54_n_5;
  wire pe54_n_6;
  wire pe54_n_7;
  wire pe54_n_8;
  wire pe54_n_9;
  wire pe55_n_1;
  wire pe55_n_10;
  wire pe55_n_2;
  wire pe55_n_3;
  wire pe55_n_4;
  wire pe55_n_5;
  wire pe55_n_6;
  wire pe55_n_7;
  wire pe55_n_8;
  wire pe55_n_9;
  wire [15:0]q;
  wire [7:0]\q_reg[15] ;
  wire [7:0]\q_reg[15]_0 ;
  wire [7:0]\q_reg[15]_1 ;
  wire [7:0]\q_reg[15]_10 ;
  wire [7:0]\q_reg[15]_2 ;
  wire \q_reg[15]_3 ;
  wire \q_reg[15]_4 ;
  wire \q_reg[15]_5 ;
  wire \q_reg[15]_6 ;
  wire \q_reg[15]_7 ;
  wire [7:0]\q_reg[15]_8 ;
  wire \q_reg[15]_9 ;
  wire [95:0]\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r ;
  wire \q_reg[8] ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[8]_10 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[8]_3 ;
  wire \q_reg[8]_4 ;
  wire \q_reg[8]_5 ;
  wire \q_reg[8]_6 ;
  wire \q_reg[8]_7 ;
  wire \q_reg[8]_8 ;
  wire \q_reg[8]_9 ;
  wire q_reg_r;
  wire reg_a00_n_0;
  wire reg_a00_n_1;
  wire reg_a00_n_10;
  wire reg_a00_n_11;
  wire reg_a00_n_12;
  wire reg_a00_n_13;
  wire reg_a00_n_14;
  wire reg_a00_n_15;
  wire reg_a00_n_2;
  wire reg_a00_n_3;
  wire reg_a00_n_4;
  wire reg_a00_n_5;
  wire reg_a00_n_6;
  wire reg_a00_n_7;
  wire reg_a00_n_8;
  wire reg_a00_n_9;
  wire reg_a1_0_n_0;
  wire reg_a1_0_n_1;
  wire reg_a1_0_n_10;
  wire reg_a1_0_n_11;
  wire reg_a1_0_n_12;
  wire reg_a1_0_n_13;
  wire reg_a1_0_n_14;
  wire reg_a1_0_n_15;
  wire reg_a1_0_n_2;
  wire reg_a1_0_n_3;
  wire reg_a1_0_n_4;
  wire reg_a1_0_n_5;
  wire reg_a1_0_n_6;
  wire reg_a1_0_n_7;
  wire reg_a1_0_n_8;
  wire reg_a1_0_n_9;
  wire reg_a1_1_n_0;
  wire reg_a1_1_n_1;
  wire reg_a1_1_n_10;
  wire reg_a1_1_n_11;
  wire reg_a1_1_n_12;
  wire reg_a1_1_n_13;
  wire reg_a1_1_n_14;
  wire reg_a1_1_n_15;
  wire reg_a1_1_n_2;
  wire reg_a1_1_n_3;
  wire reg_a1_1_n_4;
  wire reg_a1_1_n_5;
  wire reg_a1_1_n_6;
  wire reg_a1_1_n_7;
  wire reg_a1_1_n_8;
  wire reg_a1_1_n_9;
  wire reg_a2_0_n_0;
  wire reg_a2_0_n_1;
  wire reg_a2_0_n_10;
  wire reg_a2_0_n_11;
  wire reg_a2_0_n_12;
  wire reg_a2_0_n_13;
  wire reg_a2_0_n_14;
  wire reg_a2_0_n_15;
  wire reg_a2_0_n_2;
  wire reg_a2_0_n_3;
  wire reg_a2_0_n_4;
  wire reg_a2_0_n_5;
  wire reg_a2_0_n_6;
  wire reg_a2_0_n_7;
  wire reg_a2_0_n_8;
  wire reg_a2_0_n_9;
  wire reg_a2_1_n_0;
  wire reg_a2_1_n_1;
  wire reg_a2_1_n_10;
  wire reg_a2_1_n_11;
  wire reg_a2_1_n_12;
  wire reg_a2_1_n_13;
  wire reg_a2_1_n_14;
  wire reg_a2_1_n_15;
  wire reg_a2_1_n_2;
  wire reg_a2_1_n_3;
  wire reg_a2_1_n_4;
  wire reg_a2_1_n_5;
  wire reg_a2_1_n_6;
  wire reg_a2_1_n_7;
  wire reg_a2_1_n_8;
  wire reg_a2_1_n_9;
  wire reg_a3_0_n_0;
  wire reg_a3_0_n_1;
  wire reg_a3_0_n_10;
  wire reg_a3_0_n_11;
  wire reg_a3_0_n_12;
  wire reg_a3_0_n_13;
  wire reg_a3_0_n_14;
  wire reg_a3_0_n_15;
  wire reg_a3_0_n_2;
  wire reg_a3_0_n_3;
  wire reg_a3_0_n_4;
  wire reg_a3_0_n_5;
  wire reg_a3_0_n_6;
  wire reg_a3_0_n_7;
  wire reg_a3_0_n_8;
  wire reg_a3_0_n_9;
  wire reg_a3_1_n_0;
  wire reg_a3_1_n_1;
  wire reg_a3_1_n_10;
  wire reg_a3_1_n_11;
  wire reg_a3_1_n_12;
  wire reg_a3_1_n_13;
  wire reg_a3_1_n_14;
  wire reg_a3_1_n_15;
  wire reg_a3_1_n_2;
  wire reg_a3_1_n_3;
  wire reg_a3_1_n_4;
  wire reg_a3_1_n_5;
  wire reg_a3_1_n_6;
  wire reg_a3_1_n_7;
  wire reg_a3_1_n_8;
  wire reg_a3_1_n_9;
  wire reg_a3_2_n_0;
  wire reg_a3_2_n_1;
  wire reg_a3_2_n_10;
  wire reg_a3_2_n_11;
  wire reg_a3_2_n_12;
  wire reg_a3_2_n_13;
  wire reg_a3_2_n_14;
  wire reg_a3_2_n_15;
  wire reg_a3_2_n_2;
  wire reg_a3_2_n_3;
  wire reg_a3_2_n_4;
  wire reg_a3_2_n_5;
  wire reg_a3_2_n_6;
  wire reg_a3_2_n_7;
  wire reg_a3_2_n_8;
  wire reg_a3_2_n_9;
  wire reg_a4_1_n_0;
  wire reg_a4_1_n_1;
  wire reg_a4_1_n_10;
  wire reg_a4_1_n_11;
  wire reg_a4_1_n_12;
  wire reg_a4_1_n_13;
  wire reg_a4_1_n_14;
  wire reg_a4_1_n_15;
  wire reg_a4_1_n_2;
  wire reg_a4_1_n_3;
  wire reg_a4_1_n_4;
  wire reg_a4_1_n_5;
  wire reg_a4_1_n_6;
  wire reg_a4_1_n_7;
  wire reg_a4_1_n_8;
  wire reg_a4_1_n_9;
  wire reg_a4_2_n_0;
  wire reg_a4_2_n_1;
  wire reg_a4_2_n_10;
  wire reg_a4_2_n_11;
  wire reg_a4_2_n_12;
  wire reg_a4_2_n_13;
  wire reg_a4_2_n_14;
  wire reg_a4_2_n_15;
  wire reg_a4_2_n_2;
  wire reg_a4_2_n_3;
  wire reg_a4_2_n_4;
  wire reg_a4_2_n_5;
  wire reg_a4_2_n_6;
  wire reg_a4_2_n_7;
  wire reg_a4_2_n_8;
  wire reg_a4_2_n_9;
  wire reg_a4_3_n_0;
  wire reg_a4_3_n_1;
  wire reg_a4_3_n_10;
  wire reg_a4_3_n_11;
  wire reg_a4_3_n_12;
  wire reg_a4_3_n_13;
  wire reg_a4_3_n_14;
  wire reg_a4_3_n_15;
  wire reg_a4_3_n_2;
  wire reg_a4_3_n_3;
  wire reg_a4_3_n_4;
  wire reg_a4_3_n_5;
  wire reg_a4_3_n_6;
  wire reg_a4_3_n_7;
  wire reg_a4_3_n_8;
  wire reg_a4_3_n_9;
  wire reg_a5_2_n_0;
  wire reg_a5_2_n_1;
  wire reg_a5_2_n_10;
  wire reg_a5_2_n_11;
  wire reg_a5_2_n_12;
  wire reg_a5_2_n_13;
  wire reg_a5_2_n_14;
  wire reg_a5_2_n_15;
  wire reg_a5_2_n_2;
  wire reg_a5_2_n_3;
  wire reg_a5_2_n_4;
  wire reg_a5_2_n_5;
  wire reg_a5_2_n_6;
  wire reg_a5_2_n_7;
  wire reg_a5_2_n_8;
  wire reg_a5_2_n_9;
  wire reg_a5_3_n_0;
  wire reg_a5_3_n_1;
  wire reg_a5_3_n_10;
  wire reg_a5_3_n_11;
  wire reg_a5_3_n_12;
  wire reg_a5_3_n_13;
  wire reg_a5_3_n_14;
  wire reg_a5_3_n_15;
  wire reg_a5_3_n_2;
  wire reg_a5_3_n_3;
  wire reg_a5_3_n_4;
  wire reg_a5_3_n_5;
  wire reg_a5_3_n_6;
  wire reg_a5_3_n_7;
  wire reg_a5_3_n_8;
  wire reg_a5_3_n_9;
  wire reg_a5_4_n_0;
  wire reg_a5_4_n_1;
  wire reg_a5_4_n_10;
  wire reg_a5_4_n_11;
  wire reg_a5_4_n_12;
  wire reg_a5_4_n_13;
  wire reg_a5_4_n_14;
  wire reg_a5_4_n_15;
  wire reg_a5_4_n_2;
  wire reg_a5_4_n_3;
  wire reg_a5_4_n_4;
  wire reg_a5_4_n_5;
  wire reg_a5_4_n_6;
  wire reg_a5_4_n_7;
  wire reg_a5_4_n_8;
  wire reg_a5_4_n_9;
  wire reg_y0_0_n_0;
  wire reg_y0_2_n_0;
  wire reg_y0_3_n_0;
  wire reg_y0_3_n_1;
  wire reg_y0_3_n_10;
  wire reg_y0_3_n_2;
  wire reg_y0_3_n_3;
  wire reg_y0_3_n_4;
  wire reg_y0_3_n_5;
  wire reg_y0_3_n_6;
  wire reg_y0_3_n_7;
  wire reg_y0_3_n_8;
  wire reg_y0_3_n_9;
  wire reg_y0_4_n_0;
  wire reg_y0_4_n_1;
  wire reg_y0_4_n_2;
  wire reg_y0_4_n_3;
  wire reg_y0_4_n_4;
  wire reg_y0_4_n_5;
  wire reg_y0_4_n_6;
  wire reg_y0_4_n_7;
  wire reg_y0_4_n_8;
  wire reg_y0_4_n_9;
  wire reg_y10_n_0;
  wire reg_y10_n_1;
  wire reg_y10_n_10;
  wire reg_y10_n_11;
  wire reg_y10_n_12;
  wire reg_y10_n_13;
  wire reg_y10_n_14;
  wire reg_y10_n_15;
  wire reg_y10_n_2;
  wire reg_y10_n_3;
  wire reg_y10_n_4;
  wire reg_y10_n_5;
  wire reg_y10_n_6;
  wire reg_y10_n_7;
  wire reg_y10_n_8;
  wire reg_y10_n_9;
  wire reg_y11_n_0;
  wire reg_y11_n_1;
  wire reg_y11_n_10;
  wire reg_y11_n_11;
  wire reg_y11_n_12;
  wire reg_y11_n_13;
  wire reg_y11_n_14;
  wire reg_y11_n_15;
  wire reg_y11_n_2;
  wire reg_y11_n_3;
  wire reg_y11_n_4;
  wire reg_y11_n_5;
  wire reg_y11_n_6;
  wire reg_y11_n_7;
  wire reg_y11_n_8;
  wire reg_y11_n_9;
  wire reg_y12_n_0;
  wire reg_y12_n_1;
  wire reg_y12_n_10;
  wire reg_y12_n_11;
  wire reg_y12_n_12;
  wire reg_y12_n_13;
  wire reg_y12_n_14;
  wire reg_y12_n_15;
  wire reg_y12_n_2;
  wire reg_y12_n_3;
  wire reg_y12_n_4;
  wire reg_y12_n_5;
  wire reg_y12_n_6;
  wire reg_y12_n_7;
  wire reg_y12_n_8;
  wire reg_y12_n_9;
  wire reg_y13_n_0;
  wire reg_y13_n_1;
  wire reg_y13_n_10;
  wire reg_y13_n_11;
  wire reg_y13_n_12;
  wire reg_y13_n_13;
  wire reg_y13_n_14;
  wire reg_y13_n_15;
  wire reg_y13_n_2;
  wire reg_y13_n_3;
  wire reg_y13_n_4;
  wire reg_y13_n_5;
  wire reg_y13_n_6;
  wire reg_y13_n_7;
  wire reg_y13_n_8;
  wire reg_y13_n_9;
  wire reg_y14_n_0;
  wire reg_y14_n_1;
  wire reg_y14_n_10;
  wire reg_y14_n_11;
  wire reg_y14_n_12;
  wire reg_y14_n_13;
  wire reg_y14_n_14;
  wire reg_y14_n_15;
  wire reg_y14_n_2;
  wire reg_y14_n_3;
  wire reg_y14_n_4;
  wire reg_y14_n_5;
  wire reg_y14_n_6;
  wire reg_y14_n_7;
  wire reg_y14_n_8;
  wire reg_y14_n_9;
  wire reg_y15_n_0;
  wire reg_y15_n_1;
  wire reg_y15_n_10;
  wire reg_y15_n_11;
  wire reg_y15_n_12;
  wire reg_y15_n_13;
  wire reg_y15_n_14;
  wire reg_y15_n_15;
  wire reg_y15_n_2;
  wire reg_y15_n_3;
  wire reg_y15_n_4;
  wire reg_y15_n_5;
  wire reg_y15_n_6;
  wire reg_y15_n_7;
  wire reg_y15_n_8;
  wire reg_y15_n_9;
  wire reg_y1_2_n_0;
  wire reg_y1_2_n_1;
  wire reg_y1_2_n_2;
  wire reg_y1_2_n_3;
  wire reg_y1_2_n_4;
  wire reg_y1_2_n_5;
  wire reg_y1_2_n_6;
  wire reg_y1_2_n_7;
  wire reg_y1_2_n_8;
  wire reg_y1_2_n_9;
  wire reg_y1_3_n_0;
  wire reg_y1_3_n_1;
  wire reg_y1_3_n_2;
  wire reg_y1_3_n_3;
  wire reg_y1_3_n_4;
  wire reg_y1_3_n_5;
  wire reg_y1_3_n_6;
  wire reg_y1_3_n_7;
  wire reg_y1_3_n_8;
  wire reg_y1_3_n_9;
  wire reg_y20_n_0;
  wire reg_y20_n_1;
  wire reg_y20_n_10;
  wire reg_y20_n_11;
  wire reg_y20_n_12;
  wire reg_y20_n_13;
  wire reg_y20_n_14;
  wire reg_y20_n_15;
  wire reg_y20_n_2;
  wire reg_y20_n_3;
  wire reg_y20_n_4;
  wire reg_y20_n_5;
  wire reg_y20_n_6;
  wire reg_y20_n_7;
  wire reg_y20_n_8;
  wire reg_y20_n_9;
  wire reg_y21_n_0;
  wire reg_y21_n_1;
  wire reg_y21_n_10;
  wire reg_y21_n_11;
  wire reg_y21_n_12;
  wire reg_y21_n_13;
  wire reg_y21_n_14;
  wire reg_y21_n_15;
  wire reg_y21_n_2;
  wire reg_y21_n_3;
  wire reg_y21_n_4;
  wire reg_y21_n_5;
  wire reg_y21_n_6;
  wire reg_y21_n_7;
  wire reg_y21_n_8;
  wire reg_y21_n_9;
  wire reg_y22_n_0;
  wire reg_y22_n_1;
  wire reg_y22_n_10;
  wire reg_y22_n_11;
  wire reg_y22_n_12;
  wire reg_y22_n_13;
  wire reg_y22_n_14;
  wire reg_y22_n_15;
  wire reg_y22_n_2;
  wire reg_y22_n_3;
  wire reg_y22_n_4;
  wire reg_y22_n_5;
  wire reg_y22_n_6;
  wire reg_y22_n_7;
  wire reg_y22_n_8;
  wire reg_y22_n_9;
  wire reg_y23_n_0;
  wire reg_y23_n_1;
  wire reg_y23_n_10;
  wire reg_y23_n_11;
  wire reg_y23_n_12;
  wire reg_y23_n_13;
  wire reg_y23_n_14;
  wire reg_y23_n_15;
  wire reg_y23_n_2;
  wire reg_y23_n_3;
  wire reg_y23_n_4;
  wire reg_y23_n_5;
  wire reg_y23_n_6;
  wire reg_y23_n_7;
  wire reg_y23_n_8;
  wire reg_y23_n_9;
  wire reg_y24_n_0;
  wire reg_y24_n_1;
  wire reg_y24_n_10;
  wire reg_y24_n_11;
  wire reg_y24_n_12;
  wire reg_y24_n_13;
  wire reg_y24_n_14;
  wire reg_y24_n_15;
  wire reg_y24_n_2;
  wire reg_y24_n_3;
  wire reg_y24_n_4;
  wire reg_y24_n_5;
  wire reg_y24_n_6;
  wire reg_y24_n_7;
  wire reg_y24_n_8;
  wire reg_y24_n_9;
  wire reg_y25_n_0;
  wire reg_y25_n_1;
  wire reg_y25_n_10;
  wire reg_y25_n_11;
  wire reg_y25_n_12;
  wire reg_y25_n_13;
  wire reg_y25_n_14;
  wire reg_y25_n_15;
  wire reg_y25_n_2;
  wire reg_y25_n_3;
  wire reg_y25_n_4;
  wire reg_y25_n_5;
  wire reg_y25_n_6;
  wire reg_y25_n_7;
  wire reg_y25_n_8;
  wire reg_y25_n_9;
  wire reg_y2_1_n_0;
  wire reg_y2_1_n_1;
  wire reg_y2_1_n_2;
  wire reg_y2_1_n_3;
  wire reg_y2_1_n_4;
  wire reg_y2_1_n_5;
  wire reg_y2_1_n_6;
  wire reg_y2_1_n_7;
  wire reg_y2_1_n_8;
  wire reg_y2_1_n_9;
  wire reg_y2_2_n_0;
  wire reg_y2_2_n_1;
  wire reg_y2_2_n_2;
  wire reg_y2_2_n_3;
  wire reg_y2_2_n_4;
  wire reg_y2_2_n_5;
  wire reg_y2_2_n_6;
  wire reg_y2_2_n_7;
  wire reg_y2_2_n_8;
  wire reg_y2_2_n_9;
  wire reg_y30_n_0;
  wire reg_y30_n_1;
  wire reg_y30_n_10;
  wire reg_y30_n_11;
  wire reg_y30_n_12;
  wire reg_y30_n_13;
  wire reg_y30_n_14;
  wire reg_y30_n_15;
  wire reg_y30_n_2;
  wire reg_y30_n_3;
  wire reg_y30_n_4;
  wire reg_y30_n_5;
  wire reg_y30_n_6;
  wire reg_y30_n_7;
  wire reg_y30_n_8;
  wire reg_y30_n_9;
  wire reg_y31_n_0;
  wire reg_y31_n_1;
  wire reg_y31_n_10;
  wire reg_y31_n_11;
  wire reg_y31_n_12;
  wire reg_y31_n_13;
  wire reg_y31_n_14;
  wire reg_y31_n_15;
  wire reg_y31_n_2;
  wire reg_y31_n_3;
  wire reg_y31_n_4;
  wire reg_y31_n_5;
  wire reg_y31_n_6;
  wire reg_y31_n_7;
  wire reg_y31_n_8;
  wire reg_y31_n_9;
  wire reg_y32_n_0;
  wire reg_y32_n_1;
  wire reg_y32_n_10;
  wire reg_y32_n_11;
  wire reg_y32_n_12;
  wire reg_y32_n_13;
  wire reg_y32_n_14;
  wire reg_y32_n_15;
  wire reg_y32_n_2;
  wire reg_y32_n_3;
  wire reg_y32_n_4;
  wire reg_y32_n_5;
  wire reg_y32_n_6;
  wire reg_y32_n_7;
  wire reg_y32_n_8;
  wire reg_y32_n_9;
  wire reg_y33_n_0;
  wire reg_y33_n_1;
  wire reg_y33_n_10;
  wire reg_y33_n_11;
  wire reg_y33_n_12;
  wire reg_y33_n_13;
  wire reg_y33_n_14;
  wire reg_y33_n_15;
  wire reg_y33_n_2;
  wire reg_y33_n_3;
  wire reg_y33_n_4;
  wire reg_y33_n_5;
  wire reg_y33_n_6;
  wire reg_y33_n_7;
  wire reg_y33_n_8;
  wire reg_y33_n_9;
  wire reg_y34_n_0;
  wire reg_y34_n_1;
  wire reg_y34_n_10;
  wire reg_y34_n_11;
  wire reg_y34_n_12;
  wire reg_y34_n_13;
  wire reg_y34_n_14;
  wire reg_y34_n_15;
  wire reg_y34_n_2;
  wire reg_y34_n_3;
  wire reg_y34_n_4;
  wire reg_y34_n_5;
  wire reg_y34_n_6;
  wire reg_y34_n_7;
  wire reg_y34_n_8;
  wire reg_y34_n_9;
  wire reg_y35_n_0;
  wire reg_y35_n_1;
  wire reg_y35_n_10;
  wire reg_y35_n_11;
  wire reg_y35_n_12;
  wire reg_y35_n_13;
  wire reg_y35_n_14;
  wire reg_y35_n_15;
  wire reg_y35_n_2;
  wire reg_y35_n_3;
  wire reg_y35_n_4;
  wire reg_y35_n_5;
  wire reg_y35_n_6;
  wire reg_y35_n_7;
  wire reg_y35_n_8;
  wire reg_y35_n_9;
  wire reg_y3_0_n_0;
  wire reg_y3_0_n_1;
  wire reg_y3_0_n_2;
  wire reg_y3_0_n_3;
  wire reg_y3_0_n_4;
  wire reg_y3_0_n_5;
  wire reg_y3_0_n_6;
  wire reg_y3_0_n_7;
  wire reg_y3_0_n_8;
  wire reg_y3_0_n_9;
  wire reg_y3_1_n_0;
  wire reg_y3_1_n_1;
  wire reg_y3_1_n_2;
  wire reg_y3_1_n_3;
  wire reg_y3_1_n_4;
  wire reg_y3_1_n_5;
  wire reg_y3_1_n_6;
  wire reg_y3_1_n_7;
  wire reg_y3_1_n_8;
  wire reg_y3_1_n_9;
  wire reg_y40_n_0;
  wire reg_y40_n_1;
  wire reg_y40_n_10;
  wire reg_y40_n_11;
  wire reg_y40_n_12;
  wire reg_y40_n_13;
  wire reg_y40_n_14;
  wire reg_y40_n_15;
  wire reg_y40_n_2;
  wire reg_y40_n_3;
  wire reg_y40_n_4;
  wire reg_y40_n_5;
  wire reg_y40_n_6;
  wire reg_y40_n_7;
  wire reg_y40_n_8;
  wire reg_y40_n_9;
  wire reg_y41_n_0;
  wire reg_y41_n_1;
  wire reg_y41_n_10;
  wire reg_y41_n_11;
  wire reg_y41_n_12;
  wire reg_y41_n_13;
  wire reg_y41_n_14;
  wire reg_y41_n_15;
  wire reg_y41_n_2;
  wire reg_y41_n_3;
  wire reg_y41_n_4;
  wire reg_y41_n_5;
  wire reg_y41_n_6;
  wire reg_y41_n_7;
  wire reg_y41_n_8;
  wire reg_y41_n_9;
  wire reg_y42_n_0;
  wire reg_y42_n_1;
  wire reg_y42_n_10;
  wire reg_y42_n_11;
  wire reg_y42_n_12;
  wire reg_y42_n_13;
  wire reg_y42_n_14;
  wire reg_y42_n_15;
  wire reg_y42_n_2;
  wire reg_y42_n_3;
  wire reg_y42_n_4;
  wire reg_y42_n_5;
  wire reg_y42_n_6;
  wire reg_y42_n_7;
  wire reg_y42_n_8;
  wire reg_y42_n_9;
  wire reg_y43_n_0;
  wire reg_y43_n_1;
  wire reg_y43_n_10;
  wire reg_y43_n_11;
  wire reg_y43_n_12;
  wire reg_y43_n_13;
  wire reg_y43_n_14;
  wire reg_y43_n_15;
  wire reg_y43_n_2;
  wire reg_y43_n_3;
  wire reg_y43_n_4;
  wire reg_y43_n_5;
  wire reg_y43_n_6;
  wire reg_y43_n_7;
  wire reg_y43_n_8;
  wire reg_y43_n_9;
  wire reg_y44_n_0;
  wire reg_y44_n_1;
  wire reg_y44_n_10;
  wire reg_y44_n_11;
  wire reg_y44_n_12;
  wire reg_y44_n_13;
  wire reg_y44_n_14;
  wire reg_y44_n_15;
  wire reg_y44_n_2;
  wire reg_y44_n_3;
  wire reg_y44_n_4;
  wire reg_y44_n_5;
  wire reg_y44_n_6;
  wire reg_y44_n_7;
  wire reg_y44_n_8;
  wire reg_y44_n_9;
  wire reg_y45_n_0;
  wire reg_y45_n_1;
  wire reg_y45_n_10;
  wire reg_y45_n_11;
  wire reg_y45_n_12;
  wire reg_y45_n_13;
  wire reg_y45_n_14;
  wire reg_y45_n_15;
  wire reg_y45_n_2;
  wire reg_y45_n_3;
  wire reg_y45_n_4;
  wire reg_y45_n_5;
  wire reg_y45_n_6;
  wire reg_y45_n_7;
  wire reg_y45_n_8;
  wire reg_y45_n_9;
  wire reg_y4_0_n_0;
  wire reg_y4_0_n_1;
  wire reg_y4_0_n_2;
  wire reg_y4_0_n_3;
  wire reg_y4_0_n_4;
  wire reg_y4_0_n_5;
  wire reg_y4_0_n_6;
  wire reg_y4_0_n_7;
  wire reg_y4_0_n_8;
  wire reg_y4_0_n_9;
  wire reg_y50_n_0;
  wire reg_y54_n_0;
  wire reg_y54_n_1;
  wire reg_y54_n_2;
  wire reg_y54_n_3;
  wire reg_y54_n_4;
  wire reg_y54_n_5;
  wire reg_y54_n_6;
  wire reg_y54_n_7;
  wire reg_y54_n_8;
  wire reg_y54_n_9;
  wire reg_y55_n_0;
  wire reg_y55_n_1;
  wire reg_y55_n_2;
  wire reg_y55_n_3;
  wire reg_y55_n_4;
  wire reg_y55_n_5;
  wire reg_y55_n_6;
  wire reg_y55_n_7;
  wire reg_y55_n_8;
  wire reg_y55_n_9;
  wire [6:0]sel;
  wire [6:0]sel_0;
  wire [6:0]sel_1;
  wire [6:0]sel_2;
  wire [6:0]sel_3;
  wire [6:0]sel_4;

  design_1_axis_ann_0_0_pe pe00
       (.A(a0),
        .CEB2(pe05_n_16),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_0 ),
        .P(p_0_in),
        .aclk(aclk),
        .b00(b00),
        .doutb(doutb[5:0]),
        .\q_reg[15] (aresetn_0));
  design_1_axis_ann_0_0_pe_35 pe01
       (.A(a0),
        .CEB2(pe05_n_16),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_0 ),
        .P({pe01_n_0,pe01_n_1,pe01_n_2,pe01_n_3,pe01_n_4,pe01_n_5,pe01_n_6,pe01_n_7,pe01_n_8,pe01_n_9,pe01_n_10,pe01_n_11,pe01_n_12,pe01_n_13,pe01_n_14,pe01_n_15}),
        .Q(Q),
        .a0_sel(a0_sel),
        .aclk(aclk),
        .b01(b01),
        .doutb(doutb[11:6]),
        .\q_reg[15] (aresetn_0),
        .\q_reg[15]_0 (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [15:0]));
  design_1_axis_ann_0_0_pe_36 pe02
       (.A({reg_a00_n_0,reg_a00_n_1,reg_a00_n_2,reg_a00_n_3,reg_a00_n_4,reg_a00_n_5,reg_a00_n_6,reg_a00_n_7,reg_a00_n_8,reg_a00_n_9,reg_a00_n_10,reg_a00_n_11,reg_a00_n_12,reg_a00_n_13,reg_a00_n_14,reg_a00_n_15}),
        .ACOUT({pe02_n_0,pe02_n_1,pe02_n_2,pe02_n_3,pe02_n_4,pe02_n_5,pe02_n_6,pe02_n_7,pe02_n_8,pe02_n_9,pe02_n_10,pe02_n_11,pe02_n_12,pe02_n_13,pe02_n_14,pe02_n_15,pe02_n_16,pe02_n_17,pe02_n_18,pe02_n_19,pe02_n_20,pe02_n_21,pe02_n_22,pe02_n_23,pe02_n_24,pe02_n_25,pe02_n_26,pe02_n_27,pe02_n_28,pe02_n_29}),
        .CEB2(pe05_n_16),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_0 ),
        .P({pe02_n_30,pe02_n_31,pe02_n_32,pe02_n_33,pe02_n_34,pe02_n_35,pe02_n_36,pe02_n_37,pe02_n_38,pe02_n_39,pe02_n_40,pe02_n_41,pe02_n_42,pe02_n_43,pe02_n_44,pe02_n_45}),
        .aclk(aclk),
        .b02(b02),
        .doutb(doutb[17:12]),
        .\q_reg[15] (aresetn_0));
  design_1_axis_ann_0_0_pe_37 pe03
       (.ACOUT({pe03_n_0,pe03_n_1,pe03_n_2,pe03_n_3,pe03_n_4,pe03_n_5,pe03_n_6,pe03_n_7,pe03_n_8,pe03_n_9,pe03_n_10,pe03_n_11,pe03_n_12,pe03_n_13,pe03_n_14,pe03_n_15,pe03_n_16,pe03_n_17,pe03_n_18,pe03_n_19,pe03_n_20,pe03_n_21,pe03_n_22,pe03_n_23,pe03_n_24,pe03_n_25,pe03_n_26,pe03_n_27,pe03_n_28,pe03_n_29}),
        .CEB2(pe05_n_16),
        .DSP_ALU_INST({pe02_n_0,pe02_n_1,pe02_n_2,pe02_n_3,pe02_n_4,pe02_n_5,pe02_n_6,pe02_n_7,pe02_n_8,pe02_n_9,pe02_n_10,pe02_n_11,pe02_n_12,pe02_n_13,pe02_n_14,pe02_n_15,pe02_n_16,pe02_n_17,pe02_n_18,pe02_n_19,pe02_n_20,pe02_n_21,pe02_n_22,pe02_n_23,pe02_n_24,pe02_n_25,pe02_n_26,pe02_n_27,pe02_n_28,pe02_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_0 ),
        .P({pe03_n_30,pe03_n_31,pe03_n_32,pe03_n_33,pe03_n_34,pe03_n_35,pe03_n_36,pe03_n_37,pe03_n_38,pe03_n_39,pe03_n_40,pe03_n_41,pe03_n_42,pe03_n_43,pe03_n_44,pe03_n_45}),
        .aclk(aclk),
        .b03(b03),
        .doutb(doutb[23:18]),
        .\q_reg[15] (aresetn_0));
  design_1_axis_ann_0_0_pe_38 pe04
       (.ACOUT({pe04_n_0,pe04_n_1,pe04_n_2,pe04_n_3,pe04_n_4,pe04_n_5,pe04_n_6,pe04_n_7,pe04_n_8,pe04_n_9,pe04_n_10,pe04_n_11,pe04_n_12,pe04_n_13,pe04_n_14,pe04_n_15,pe04_n_16,pe04_n_17,pe04_n_18,pe04_n_19,pe04_n_20,pe04_n_21,pe04_n_22,pe04_n_23,pe04_n_24,pe04_n_25,pe04_n_26,pe04_n_27,pe04_n_28,pe04_n_29}),
        .CEB2(pe05_n_16),
        .DSP_ALU_INST({pe03_n_0,pe03_n_1,pe03_n_2,pe03_n_3,pe03_n_4,pe03_n_5,pe03_n_6,pe03_n_7,pe03_n_8,pe03_n_9,pe03_n_10,pe03_n_11,pe03_n_12,pe03_n_13,pe03_n_14,pe03_n_15,pe03_n_16,pe03_n_17,pe03_n_18,pe03_n_19,pe03_n_20,pe03_n_21,pe03_n_22,pe03_n_23,pe03_n_24,pe03_n_25,pe03_n_26,pe03_n_27,pe03_n_28,pe03_n_29}),
        .P({pe04_n_30,pe04_n_31,pe04_n_32,pe04_n_33,pe04_n_34,pe04_n_35,pe04_n_36,pe04_n_37,pe04_n_38,pe04_n_39,pe04_n_40,pe04_n_41,pe04_n_42,pe04_n_43,pe04_n_44,pe04_n_45}),
        .Q(Q),
        .aclk(aclk),
        .b04(b04),
        .\cnt_main_reg_reg[5] (\cnt_main_reg_reg[5]_0 ),
        .doutb(doutb[29:24]),
        .\q_reg[15] (aresetn_0));
  design_1_axis_ann_0_0_pe_39 pe05
       (.ACOUT({pe04_n_0,pe04_n_1,pe04_n_2,pe04_n_3,pe04_n_4,pe04_n_5,pe04_n_6,pe04_n_7,pe04_n_8,pe04_n_9,pe04_n_10,pe04_n_11,pe04_n_12,pe04_n_13,pe04_n_14,pe04_n_15,pe04_n_16,pe04_n_17,pe04_n_18,pe04_n_19,pe04_n_20,pe04_n_21,pe04_n_22,pe04_n_23,pe04_n_24,pe04_n_25,pe04_n_26,pe04_n_27,pe04_n_28,pe04_n_29}),
        .CEB2(pe05_n_16),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_0 ),
        .P({pe05_n_0,pe05_n_1,pe05_n_2,pe05_n_3,pe05_n_4,pe05_n_5,pe05_n_6,pe05_n_7,pe05_n_8,pe05_n_9,pe05_n_10,pe05_n_11,pe05_n_12,pe05_n_13,pe05_n_14,pe05_n_15}),
        .Q(Q),
        .aclk(aclk),
        .b05(b05),
        .doutb(doutb[35:30]),
        .\q_reg[15] (aresetn_0));
  design_1_axis_ann_0_0_pe_40 pe10
       (.A(a1),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_1 ),
        .P(p_0_in),
        .a0_sel(a0_sel),
        .aclk(aclk),
        .b10(b10),
        .d({pe10_n_16,pe10_n_17,pe10_n_18,pe10_n_19,pe10_n_20,pe10_n_21,pe10_n_22,pe10_n_23,pe10_n_24,pe10_n_25,pe10_n_26,pe10_n_27,pe10_n_28,pe10_n_29,pe10_n_30,pe10_n_31}),
        .doutb(doutb[5:0]),
        .\q_reg[15] (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [31:16]));
  design_1_axis_ann_0_0_pe_41 pe11
       (.A({reg_a1_1_n_0,reg_a1_1_n_1,reg_a1_1_n_2,reg_a1_1_n_3,reg_a1_1_n_4,reg_a1_1_n_5,reg_a1_1_n_6,reg_a1_1_n_7,reg_a1_1_n_8,reg_a1_1_n_9,reg_a1_1_n_10,reg_a1_1_n_11,reg_a1_1_n_12,reg_a1_1_n_13,reg_a1_1_n_14,reg_a1_1_n_15}),
        .ACOUT({pe11_n_0,pe11_n_1,pe11_n_2,pe11_n_3,pe11_n_4,pe11_n_5,pe11_n_6,pe11_n_7,pe11_n_8,pe11_n_9,pe11_n_10,pe11_n_11,pe11_n_12,pe11_n_13,pe11_n_14,pe11_n_15,pe11_n_16,pe11_n_17,pe11_n_18,pe11_n_19,pe11_n_20,pe11_n_21,pe11_n_22,pe11_n_23,pe11_n_24,pe11_n_25,pe11_n_26,pe11_n_27,pe11_n_28,pe11_n_29}),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_1 ),
        .P({pe01_n_0,pe01_n_1,pe01_n_2,pe01_n_3,pe01_n_4,pe01_n_5,pe01_n_6,pe01_n_7,pe01_n_8,pe01_n_9,pe01_n_10,pe01_n_11,pe01_n_12,pe01_n_13,pe01_n_14,pe01_n_15}),
        .aclk(aclk),
        .b11(b11),
        .d({pe11_n_30,pe11_n_31,pe11_n_32,pe11_n_33,pe11_n_34,pe11_n_35,pe11_n_36,pe11_n_37,pe11_n_38,pe11_n_39,pe11_n_40,pe11_n_41,pe11_n_42,pe11_n_43,pe11_n_44,pe11_n_45}),
        .doutb(doutb[11:6]));
  design_1_axis_ann_0_0_pe_42 pe12
       (.ACOUT({pe12_n_0,pe12_n_1,pe12_n_2,pe12_n_3,pe12_n_4,pe12_n_5,pe12_n_6,pe12_n_7,pe12_n_8,pe12_n_9,pe12_n_10,pe12_n_11,pe12_n_12,pe12_n_13,pe12_n_14,pe12_n_15,pe12_n_16,pe12_n_17,pe12_n_18,pe12_n_19,pe12_n_20,pe12_n_21,pe12_n_22,pe12_n_23,pe12_n_24,pe12_n_25,pe12_n_26,pe12_n_27,pe12_n_28,pe12_n_29}),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe11_n_0,pe11_n_1,pe11_n_2,pe11_n_3,pe11_n_4,pe11_n_5,pe11_n_6,pe11_n_7,pe11_n_8,pe11_n_9,pe11_n_10,pe11_n_11,pe11_n_12,pe11_n_13,pe11_n_14,pe11_n_15,pe11_n_16,pe11_n_17,pe11_n_18,pe11_n_19,pe11_n_20,pe11_n_21,pe11_n_22,pe11_n_23,pe11_n_24,pe11_n_25,pe11_n_26,pe11_n_27,pe11_n_28,pe11_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_1 ),
        .P({pe02_n_30,pe02_n_31,pe02_n_32,pe02_n_33,pe02_n_34,pe02_n_35,pe02_n_36,pe02_n_37,pe02_n_38,pe02_n_39,pe02_n_40,pe02_n_41,pe02_n_42,pe02_n_43,pe02_n_44,pe02_n_45}),
        .aclk(aclk),
        .b12(b12),
        .d({pe12_n_30,pe12_n_31,pe12_n_32,pe12_n_33,pe12_n_34,pe12_n_35,pe12_n_36,pe12_n_37,pe12_n_38,pe12_n_39,pe12_n_40,pe12_n_41,pe12_n_42,pe12_n_43,pe12_n_44,pe12_n_45}),
        .doutb(doutb[17:12]));
  design_1_axis_ann_0_0_pe_43 pe13
       (.ACOUT({pe13_n_0,pe13_n_1,pe13_n_2,pe13_n_3,pe13_n_4,pe13_n_5,pe13_n_6,pe13_n_7,pe13_n_8,pe13_n_9,pe13_n_10,pe13_n_11,pe13_n_12,pe13_n_13,pe13_n_14,pe13_n_15,pe13_n_16,pe13_n_17,pe13_n_18,pe13_n_19,pe13_n_20,pe13_n_21,pe13_n_22,pe13_n_23,pe13_n_24,pe13_n_25,pe13_n_26,pe13_n_27,pe13_n_28,pe13_n_29}),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe12_n_0,pe12_n_1,pe12_n_2,pe12_n_3,pe12_n_4,pe12_n_5,pe12_n_6,pe12_n_7,pe12_n_8,pe12_n_9,pe12_n_10,pe12_n_11,pe12_n_12,pe12_n_13,pe12_n_14,pe12_n_15,pe12_n_16,pe12_n_17,pe12_n_18,pe12_n_19,pe12_n_20,pe12_n_21,pe12_n_22,pe12_n_23,pe12_n_24,pe12_n_25,pe12_n_26,pe12_n_27,pe12_n_28,pe12_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_1 ),
        .P({pe03_n_30,pe03_n_31,pe03_n_32,pe03_n_33,pe03_n_34,pe03_n_35,pe03_n_36,pe03_n_37,pe03_n_38,pe03_n_39,pe03_n_40,pe03_n_41,pe03_n_42,pe03_n_43,pe03_n_44,pe03_n_45}),
        .aclk(aclk),
        .b13(b13),
        .d({pe13_n_30,pe13_n_31,pe13_n_32,pe13_n_33,pe13_n_34,pe13_n_35,pe13_n_36,pe13_n_37,pe13_n_38,pe13_n_39,pe13_n_40,pe13_n_41,pe13_n_42,pe13_n_43,pe13_n_44,pe13_n_45}),
        .doutb(doutb[23:18]));
  design_1_axis_ann_0_0_pe_44 pe14
       (.ACOUT({pe14_n_0,pe14_n_1,pe14_n_2,pe14_n_3,pe14_n_4,pe14_n_5,pe14_n_6,pe14_n_7,pe14_n_8,pe14_n_9,pe14_n_10,pe14_n_11,pe14_n_12,pe14_n_13,pe14_n_14,pe14_n_15,pe14_n_16,pe14_n_17,pe14_n_18,pe14_n_19,pe14_n_20,pe14_n_21,pe14_n_22,pe14_n_23,pe14_n_24,pe14_n_25,pe14_n_26,pe14_n_27,pe14_n_28,pe14_n_29}),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe13_n_0,pe13_n_1,pe13_n_2,pe13_n_3,pe13_n_4,pe13_n_5,pe13_n_6,pe13_n_7,pe13_n_8,pe13_n_9,pe13_n_10,pe13_n_11,pe13_n_12,pe13_n_13,pe13_n_14,pe13_n_15,pe13_n_16,pe13_n_17,pe13_n_18,pe13_n_19,pe13_n_20,pe13_n_21,pe13_n_22,pe13_n_23,pe13_n_24,pe13_n_25,pe13_n_26,pe13_n_27,pe13_n_28,pe13_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_1 ),
        .P({pe04_n_30,pe04_n_31,pe04_n_32,pe04_n_33,pe04_n_34,pe04_n_35,pe04_n_36,pe04_n_37,pe04_n_38,pe04_n_39,pe04_n_40,pe04_n_41,pe04_n_42,pe04_n_43,pe04_n_44,pe04_n_45}),
        .aclk(aclk),
        .b14(b14),
        .d({pe14_n_30,pe14_n_31,pe14_n_32,pe14_n_33,pe14_n_34,pe14_n_35,pe14_n_36,pe14_n_37,pe14_n_38,pe14_n_39,pe14_n_40,pe14_n_41,pe14_n_42,pe14_n_43,pe14_n_44,pe14_n_45}),
        .doutb(doutb[29:24]));
  design_1_axis_ann_0_0_pe_45 pe15
       (.ACOUT({pe14_n_0,pe14_n_1,pe14_n_2,pe14_n_3,pe14_n_4,pe14_n_5,pe14_n_6,pe14_n_7,pe14_n_8,pe14_n_9,pe14_n_10,pe14_n_11,pe14_n_12,pe14_n_13,pe14_n_14,pe14_n_15,pe14_n_16,pe14_n_17,pe14_n_18,pe14_n_19,pe14_n_20,pe14_n_21,pe14_n_22,pe14_n_23,pe14_n_24,pe14_n_25,pe14_n_26,pe14_n_27,pe14_n_28,pe14_n_29}),
        .CEB2(pe15_n_0),
        .DSP_ALU_INST(aresetn_0),
        .P({pe05_n_0,pe05_n_1,pe05_n_2,pe05_n_3,pe05_n_4,pe05_n_5,pe05_n_6,pe05_n_7,pe05_n_8,pe05_n_9,pe05_n_10,pe05_n_11,pe05_n_12,pe05_n_13,pe05_n_14,pe05_n_15}),
        .Q(Q),
        .aclk(aclk),
        .b15(b15),
        .\cnt_main_reg_reg[5] (\cnt_main_reg_reg[5]_1 ),
        .d({pe15_n_2,pe15_n_3,pe15_n_4,pe15_n_5,pe15_n_6,pe15_n_7,pe15_n_8,pe15_n_9,pe15_n_10,pe15_n_11,pe15_n_12,pe15_n_13,pe15_n_14,pe15_n_15,pe15_n_16,pe15_n_17}),
        .doutb(doutb[35:30]));
  design_1_axis_ann_0_0_pe_46 pe20
       (.A({reg_a2_1_n_0,reg_a2_1_n_1,reg_a2_1_n_2,reg_a2_1_n_3,reg_a2_1_n_4,reg_a2_1_n_5,reg_a2_1_n_6,reg_a2_1_n_7,reg_a2_1_n_8,reg_a2_1_n_9,reg_a2_1_n_10,reg_a2_1_n_11,reg_a2_1_n_12,reg_a2_1_n_13,reg_a2_1_n_14,reg_a2_1_n_15}),
        .ACOUT({pe20_n_0,pe20_n_1,pe20_n_2,pe20_n_3,pe20_n_4,pe20_n_5,pe20_n_6,pe20_n_7,pe20_n_8,pe20_n_9,pe20_n_10,pe20_n_11,pe20_n_12,pe20_n_13,pe20_n_14,pe20_n_15,pe20_n_16,pe20_n_17,pe20_n_18,pe20_n_19,pe20_n_20,pe20_n_21,pe20_n_22,pe20_n_23,pe20_n_24,pe20_n_25,pe20_n_26,pe20_n_27,pe20_n_28,pe20_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5] ),
        .aclk(aclk),
        .b20(b20),
        .d({pe20_n_30,pe20_n_31,pe20_n_32,pe20_n_33,pe20_n_34,pe20_n_35,pe20_n_36,pe20_n_37,pe20_n_38,pe20_n_39,pe20_n_40,pe20_n_41,pe20_n_42,pe20_n_43,pe20_n_44,pe20_n_45}),
        .doutb(doutb[5:0]),
        .q({reg_y10_n_1,reg_y10_n_2,reg_y10_n_3,reg_y10_n_4,reg_y10_n_5,reg_y10_n_6,reg_y10_n_7,reg_y10_n_8,reg_y10_n_9,reg_y10_n_10,reg_y10_n_11,reg_y10_n_12,reg_y10_n_13,reg_y10_n_14,reg_y10_n_15}),
        .\q_reg[15] (reg_y10_n_0));
  design_1_axis_ann_0_0_pe_47 pe21
       (.ACOUT({pe21_n_0,pe21_n_1,pe21_n_2,pe21_n_3,pe21_n_4,pe21_n_5,pe21_n_6,pe21_n_7,pe21_n_8,pe21_n_9,pe21_n_10,pe21_n_11,pe21_n_12,pe21_n_13,pe21_n_14,pe21_n_15,pe21_n_16,pe21_n_17,pe21_n_18,pe21_n_19,pe21_n_20,pe21_n_21,pe21_n_22,pe21_n_23,pe21_n_24,pe21_n_25,pe21_n_26,pe21_n_27,pe21_n_28,pe21_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe20_n_0,pe20_n_1,pe20_n_2,pe20_n_3,pe20_n_4,pe20_n_5,pe20_n_6,pe20_n_7,pe20_n_8,pe20_n_9,pe20_n_10,pe20_n_11,pe20_n_12,pe20_n_13,pe20_n_14,pe20_n_15,pe20_n_16,pe20_n_17,pe20_n_18,pe20_n_19,pe20_n_20,pe20_n_21,pe20_n_22,pe20_n_23,pe20_n_24,pe20_n_25,pe20_n_26,pe20_n_27,pe20_n_28,pe20_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5] ),
        .aclk(aclk),
        .b21(b21),
        .d({pe21_n_30,pe21_n_31,pe21_n_32,pe21_n_33,pe21_n_34,pe21_n_35,pe21_n_36,pe21_n_37,pe21_n_38,pe21_n_39,pe21_n_40,pe21_n_41,pe21_n_42,pe21_n_43,pe21_n_44,pe21_n_45}),
        .doutb(doutb[11:6]),
        .q({reg_y11_n_1,reg_y11_n_2,reg_y11_n_3,reg_y11_n_4,reg_y11_n_5,reg_y11_n_6,reg_y11_n_7,reg_y11_n_8,reg_y11_n_9,reg_y11_n_10,reg_y11_n_11,reg_y11_n_12,reg_y11_n_13,reg_y11_n_14,reg_y11_n_15}),
        .\q_reg[15] (reg_y11_n_0));
  design_1_axis_ann_0_0_pe_48 pe22
       (.ACOUT({pe22_n_0,pe22_n_1,pe22_n_2,pe22_n_3,pe22_n_4,pe22_n_5,pe22_n_6,pe22_n_7,pe22_n_8,pe22_n_9,pe22_n_10,pe22_n_11,pe22_n_12,pe22_n_13,pe22_n_14,pe22_n_15,pe22_n_16,pe22_n_17,pe22_n_18,pe22_n_19,pe22_n_20,pe22_n_21,pe22_n_22,pe22_n_23,pe22_n_24,pe22_n_25,pe22_n_26,pe22_n_27,pe22_n_28,pe22_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe21_n_0,pe21_n_1,pe21_n_2,pe21_n_3,pe21_n_4,pe21_n_5,pe21_n_6,pe21_n_7,pe21_n_8,pe21_n_9,pe21_n_10,pe21_n_11,pe21_n_12,pe21_n_13,pe21_n_14,pe21_n_15,pe21_n_16,pe21_n_17,pe21_n_18,pe21_n_19,pe21_n_20,pe21_n_21,pe21_n_22,pe21_n_23,pe21_n_24,pe21_n_25,pe21_n_26,pe21_n_27,pe21_n_28,pe21_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5] ),
        .aclk(aclk),
        .b22(b22),
        .d({pe22_n_30,pe22_n_31,pe22_n_32,pe22_n_33,pe22_n_34,pe22_n_35,pe22_n_36,pe22_n_37,pe22_n_38,pe22_n_39,pe22_n_40,pe22_n_41,pe22_n_42,pe22_n_43,pe22_n_44,pe22_n_45}),
        .doutb(doutb[17:12]),
        .q({reg_y12_n_1,reg_y12_n_2,reg_y12_n_3,reg_y12_n_4,reg_y12_n_5,reg_y12_n_6,reg_y12_n_7,reg_y12_n_8,reg_y12_n_9,reg_y12_n_10,reg_y12_n_11,reg_y12_n_12,reg_y12_n_13,reg_y12_n_14,reg_y12_n_15}),
        .\q_reg[15] (reg_y12_n_0));
  design_1_axis_ann_0_0_pe_49 pe23
       (.ACOUT({pe23_n_0,pe23_n_1,pe23_n_2,pe23_n_3,pe23_n_4,pe23_n_5,pe23_n_6,pe23_n_7,pe23_n_8,pe23_n_9,pe23_n_10,pe23_n_11,pe23_n_12,pe23_n_13,pe23_n_14,pe23_n_15,pe23_n_16,pe23_n_17,pe23_n_18,pe23_n_19,pe23_n_20,pe23_n_21,pe23_n_22,pe23_n_23,pe23_n_24,pe23_n_25,pe23_n_26,pe23_n_27,pe23_n_28,pe23_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe22_n_0,pe22_n_1,pe22_n_2,pe22_n_3,pe22_n_4,pe22_n_5,pe22_n_6,pe22_n_7,pe22_n_8,pe22_n_9,pe22_n_10,pe22_n_11,pe22_n_12,pe22_n_13,pe22_n_14,pe22_n_15,pe22_n_16,pe22_n_17,pe22_n_18,pe22_n_19,pe22_n_20,pe22_n_21,pe22_n_22,pe22_n_23,pe22_n_24,pe22_n_25,pe22_n_26,pe22_n_27,pe22_n_28,pe22_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5] ),
        .aclk(aclk),
        .b23(b23),
        .d({pe23_n_30,pe23_n_31,pe23_n_32,pe23_n_33,pe23_n_34,pe23_n_35,pe23_n_36,pe23_n_37,pe23_n_38,pe23_n_39,pe23_n_40,pe23_n_41,pe23_n_42,pe23_n_43,pe23_n_44,pe23_n_45}),
        .doutb(doutb[23:18]),
        .q({reg_y13_n_1,reg_y13_n_2,reg_y13_n_3,reg_y13_n_4,reg_y13_n_5,reg_y13_n_6,reg_y13_n_7,reg_y13_n_8,reg_y13_n_9,reg_y13_n_10,reg_y13_n_11,reg_y13_n_12,reg_y13_n_13,reg_y13_n_14,reg_y13_n_15}),
        .\q_reg[15] (reg_y13_n_0));
  design_1_axis_ann_0_0_pe_50 pe24
       (.ACOUT({pe24_n_0,pe24_n_1,pe24_n_2,pe24_n_3,pe24_n_4,pe24_n_5,pe24_n_6,pe24_n_7,pe24_n_8,pe24_n_9,pe24_n_10,pe24_n_11,pe24_n_12,pe24_n_13,pe24_n_14,pe24_n_15,pe24_n_16,pe24_n_17,pe24_n_18,pe24_n_19,pe24_n_20,pe24_n_21,pe24_n_22,pe24_n_23,pe24_n_24,pe24_n_25,pe24_n_26,pe24_n_27,pe24_n_28,pe24_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe23_n_0,pe23_n_1,pe23_n_2,pe23_n_3,pe23_n_4,pe23_n_5,pe23_n_6,pe23_n_7,pe23_n_8,pe23_n_9,pe23_n_10,pe23_n_11,pe23_n_12,pe23_n_13,pe23_n_14,pe23_n_15,pe23_n_16,pe23_n_17,pe23_n_18,pe23_n_19,pe23_n_20,pe23_n_21,pe23_n_22,pe23_n_23,pe23_n_24,pe23_n_25,pe23_n_26,pe23_n_27,pe23_n_28,pe23_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5] ),
        .aclk(aclk),
        .b24(b24),
        .d({pe24_n_30,pe24_n_31,pe24_n_32,pe24_n_33,pe24_n_34,pe24_n_35,pe24_n_36,pe24_n_37,pe24_n_38,pe24_n_39,pe24_n_40,pe24_n_41,pe24_n_42,pe24_n_43,pe24_n_44,pe24_n_45}),
        .doutb(doutb[29:24]),
        .q({reg_y14_n_1,reg_y14_n_2,reg_y14_n_3,reg_y14_n_4,reg_y14_n_5,reg_y14_n_6,reg_y14_n_7,reg_y14_n_8,reg_y14_n_9,reg_y14_n_10,reg_y14_n_11,reg_y14_n_12,reg_y14_n_13,reg_y14_n_14,reg_y14_n_15}),
        .\q_reg[15] (reg_y14_n_0));
  design_1_axis_ann_0_0_pe_51 pe25
       (.ACOUT({pe24_n_0,pe24_n_1,pe24_n_2,pe24_n_3,pe24_n_4,pe24_n_5,pe24_n_6,pe24_n_7,pe24_n_8,pe24_n_9,pe24_n_10,pe24_n_11,pe24_n_12,pe24_n_13,pe24_n_14,pe24_n_15,pe24_n_16,pe24_n_17,pe24_n_18,pe24_n_19,pe24_n_20,pe24_n_21,pe24_n_22,pe24_n_23,pe24_n_24,pe24_n_25,pe24_n_26,pe24_n_27,pe24_n_28,pe24_n_29}),
        .CEB2(pe25_n_0),
        .DSP_ALU_INST(aresetn_0),
        .Q(Q),
        .aclk(aclk),
        .b25(b25),
        .\cnt_main_reg_reg[5] (\cnt_main_reg_reg[5] ),
        .d({pe25_n_2,pe25_n_3,pe25_n_4,pe25_n_5,pe25_n_6,pe25_n_7,pe25_n_8,pe25_n_9,pe25_n_10,pe25_n_11,pe25_n_12,pe25_n_13,pe25_n_14,pe25_n_15,pe25_n_16,pe25_n_17}),
        .doutb(doutb[35:30]),
        .q({reg_y15_n_1,reg_y15_n_2,reg_y15_n_3,reg_y15_n_4,reg_y15_n_5,reg_y15_n_6,reg_y15_n_7,reg_y15_n_8,reg_y15_n_9,reg_y15_n_10,reg_y15_n_11,reg_y15_n_12,reg_y15_n_13,reg_y15_n_14,reg_y15_n_15}),
        .\q_reg[15] (reg_y15_n_0));
  design_1_axis_ann_0_0_pe_52 pe30
       (.A({reg_a3_2_n_0,reg_a3_2_n_1,reg_a3_2_n_2,reg_a3_2_n_3,reg_a3_2_n_4,reg_a3_2_n_5,reg_a3_2_n_6,reg_a3_2_n_7,reg_a3_2_n_8,reg_a3_2_n_9,reg_a3_2_n_10,reg_a3_2_n_11,reg_a3_2_n_12,reg_a3_2_n_13,reg_a3_2_n_14,reg_a3_2_n_15}),
        .ACOUT({pe30_n_0,pe30_n_1,pe30_n_2,pe30_n_3,pe30_n_4,pe30_n_5,pe30_n_6,pe30_n_7,pe30_n_8,pe30_n_9,pe30_n_10,pe30_n_11,pe30_n_12,pe30_n_13,pe30_n_14,pe30_n_15,pe30_n_16,pe30_n_17,pe30_n_18,pe30_n_19,pe30_n_20,pe30_n_21,pe30_n_22,pe30_n_23,pe30_n_24,pe30_n_25,pe30_n_26,pe30_n_27,pe30_n_28,pe30_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_2 ),
        .aclk(aclk),
        .b30(b30),
        .d({pe30_n_30,pe30_n_31,pe30_n_32,pe30_n_33,pe30_n_34,pe30_n_35,pe30_n_36,pe30_n_37,pe30_n_38,pe30_n_39,pe30_n_40,pe30_n_41,pe30_n_42,pe30_n_43,pe30_n_44,pe30_n_45}),
        .doutb(doutb[5:0]),
        .q({reg_y20_n_1,reg_y20_n_2,reg_y20_n_3,reg_y20_n_4,reg_y20_n_5,reg_y20_n_6,reg_y20_n_7,reg_y20_n_8,reg_y20_n_9,reg_y20_n_10,reg_y20_n_11,reg_y20_n_12,reg_y20_n_13,reg_y20_n_14,reg_y20_n_15}),
        .\q_reg[15] (reg_y20_n_0));
  design_1_axis_ann_0_0_pe_53 pe31
       (.ACOUT({pe31_n_0,pe31_n_1,pe31_n_2,pe31_n_3,pe31_n_4,pe31_n_5,pe31_n_6,pe31_n_7,pe31_n_8,pe31_n_9,pe31_n_10,pe31_n_11,pe31_n_12,pe31_n_13,pe31_n_14,pe31_n_15,pe31_n_16,pe31_n_17,pe31_n_18,pe31_n_19,pe31_n_20,pe31_n_21,pe31_n_22,pe31_n_23,pe31_n_24,pe31_n_25,pe31_n_26,pe31_n_27,pe31_n_28,pe31_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe30_n_0,pe30_n_1,pe30_n_2,pe30_n_3,pe30_n_4,pe30_n_5,pe30_n_6,pe30_n_7,pe30_n_8,pe30_n_9,pe30_n_10,pe30_n_11,pe30_n_12,pe30_n_13,pe30_n_14,pe30_n_15,pe30_n_16,pe30_n_17,pe30_n_18,pe30_n_19,pe30_n_20,pe30_n_21,pe30_n_22,pe30_n_23,pe30_n_24,pe30_n_25,pe30_n_26,pe30_n_27,pe30_n_28,pe30_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_2 ),
        .aclk(aclk),
        .b31(b31),
        .d({pe31_n_30,pe31_n_31,pe31_n_32,pe31_n_33,pe31_n_34,pe31_n_35,pe31_n_36,pe31_n_37,pe31_n_38,pe31_n_39,pe31_n_40,pe31_n_41,pe31_n_42,pe31_n_43,pe31_n_44,pe31_n_45}),
        .doutb(doutb[11:6]),
        .q({reg_y21_n_1,reg_y21_n_2,reg_y21_n_3,reg_y21_n_4,reg_y21_n_5,reg_y21_n_6,reg_y21_n_7,reg_y21_n_8,reg_y21_n_9,reg_y21_n_10,reg_y21_n_11,reg_y21_n_12,reg_y21_n_13,reg_y21_n_14,reg_y21_n_15}),
        .\q_reg[15] (reg_y21_n_0));
  design_1_axis_ann_0_0_pe_54 pe32
       (.ACOUT({pe32_n_0,pe32_n_1,pe32_n_2,pe32_n_3,pe32_n_4,pe32_n_5,pe32_n_6,pe32_n_7,pe32_n_8,pe32_n_9,pe32_n_10,pe32_n_11,pe32_n_12,pe32_n_13,pe32_n_14,pe32_n_15,pe32_n_16,pe32_n_17,pe32_n_18,pe32_n_19,pe32_n_20,pe32_n_21,pe32_n_22,pe32_n_23,pe32_n_24,pe32_n_25,pe32_n_26,pe32_n_27,pe32_n_28,pe32_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe31_n_0,pe31_n_1,pe31_n_2,pe31_n_3,pe31_n_4,pe31_n_5,pe31_n_6,pe31_n_7,pe31_n_8,pe31_n_9,pe31_n_10,pe31_n_11,pe31_n_12,pe31_n_13,pe31_n_14,pe31_n_15,pe31_n_16,pe31_n_17,pe31_n_18,pe31_n_19,pe31_n_20,pe31_n_21,pe31_n_22,pe31_n_23,pe31_n_24,pe31_n_25,pe31_n_26,pe31_n_27,pe31_n_28,pe31_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_2 ),
        .aclk(aclk),
        .b32(b32),
        .d({pe32_n_30,pe32_n_31,pe32_n_32,pe32_n_33,pe32_n_34,pe32_n_35,pe32_n_36,pe32_n_37,pe32_n_38,pe32_n_39,pe32_n_40,pe32_n_41,pe32_n_42,pe32_n_43,pe32_n_44,pe32_n_45}),
        .doutb(doutb[17:12]),
        .q({reg_y22_n_1,reg_y22_n_2,reg_y22_n_3,reg_y22_n_4,reg_y22_n_5,reg_y22_n_6,reg_y22_n_7,reg_y22_n_8,reg_y22_n_9,reg_y22_n_10,reg_y22_n_11,reg_y22_n_12,reg_y22_n_13,reg_y22_n_14,reg_y22_n_15}),
        .\q_reg[15] (reg_y22_n_0));
  design_1_axis_ann_0_0_pe_55 pe33
       (.ACOUT({pe33_n_0,pe33_n_1,pe33_n_2,pe33_n_3,pe33_n_4,pe33_n_5,pe33_n_6,pe33_n_7,pe33_n_8,pe33_n_9,pe33_n_10,pe33_n_11,pe33_n_12,pe33_n_13,pe33_n_14,pe33_n_15,pe33_n_16,pe33_n_17,pe33_n_18,pe33_n_19,pe33_n_20,pe33_n_21,pe33_n_22,pe33_n_23,pe33_n_24,pe33_n_25,pe33_n_26,pe33_n_27,pe33_n_28,pe33_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe32_n_0,pe32_n_1,pe32_n_2,pe32_n_3,pe32_n_4,pe32_n_5,pe32_n_6,pe32_n_7,pe32_n_8,pe32_n_9,pe32_n_10,pe32_n_11,pe32_n_12,pe32_n_13,pe32_n_14,pe32_n_15,pe32_n_16,pe32_n_17,pe32_n_18,pe32_n_19,pe32_n_20,pe32_n_21,pe32_n_22,pe32_n_23,pe32_n_24,pe32_n_25,pe32_n_26,pe32_n_27,pe32_n_28,pe32_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_2 ),
        .aclk(aclk),
        .b33(b33),
        .d({pe33_n_30,pe33_n_31,pe33_n_32,pe33_n_33,pe33_n_34,pe33_n_35,pe33_n_36,pe33_n_37,pe33_n_38,pe33_n_39,pe33_n_40,pe33_n_41,pe33_n_42,pe33_n_43,pe33_n_44,pe33_n_45}),
        .doutb(doutb[23:18]),
        .q({reg_y23_n_1,reg_y23_n_2,reg_y23_n_3,reg_y23_n_4,reg_y23_n_5,reg_y23_n_6,reg_y23_n_7,reg_y23_n_8,reg_y23_n_9,reg_y23_n_10,reg_y23_n_11,reg_y23_n_12,reg_y23_n_13,reg_y23_n_14,reg_y23_n_15}),
        .\q_reg[15] (reg_y23_n_0));
  design_1_axis_ann_0_0_pe_56 pe34
       (.ACOUT({pe34_n_0,pe34_n_1,pe34_n_2,pe34_n_3,pe34_n_4,pe34_n_5,pe34_n_6,pe34_n_7,pe34_n_8,pe34_n_9,pe34_n_10,pe34_n_11,pe34_n_12,pe34_n_13,pe34_n_14,pe34_n_15,pe34_n_16,pe34_n_17,pe34_n_18,pe34_n_19,pe34_n_20,pe34_n_21,pe34_n_22,pe34_n_23,pe34_n_24,pe34_n_25,pe34_n_26,pe34_n_27,pe34_n_28,pe34_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe33_n_0,pe33_n_1,pe33_n_2,pe33_n_3,pe33_n_4,pe33_n_5,pe33_n_6,pe33_n_7,pe33_n_8,pe33_n_9,pe33_n_10,pe33_n_11,pe33_n_12,pe33_n_13,pe33_n_14,pe33_n_15,pe33_n_16,pe33_n_17,pe33_n_18,pe33_n_19,pe33_n_20,pe33_n_21,pe33_n_22,pe33_n_23,pe33_n_24,pe33_n_25,pe33_n_26,pe33_n_27,pe33_n_28,pe33_n_29}),
        .DSP_A_B_DATA_INST(\cnt_main_reg_reg[5]_2 ),
        .aclk(aclk),
        .b34(b34),
        .d({pe34_n_30,pe34_n_31,pe34_n_32,pe34_n_33,pe34_n_34,pe34_n_35,pe34_n_36,pe34_n_37,pe34_n_38,pe34_n_39,pe34_n_40,pe34_n_41,pe34_n_42,pe34_n_43,pe34_n_44,pe34_n_45}),
        .doutb(doutb[29:24]),
        .q({reg_y24_n_1,reg_y24_n_2,reg_y24_n_3,reg_y24_n_4,reg_y24_n_5,reg_y24_n_6,reg_y24_n_7,reg_y24_n_8,reg_y24_n_9,reg_y24_n_10,reg_y24_n_11,reg_y24_n_12,reg_y24_n_13,reg_y24_n_14,reg_y24_n_15}),
        .\q_reg[15] (reg_y24_n_0));
  design_1_axis_ann_0_0_pe_57 pe35
       (.ACOUT({pe34_n_0,pe34_n_1,pe34_n_2,pe34_n_3,pe34_n_4,pe34_n_5,pe34_n_6,pe34_n_7,pe34_n_8,pe34_n_9,pe34_n_10,pe34_n_11,pe34_n_12,pe34_n_13,pe34_n_14,pe34_n_15,pe34_n_16,pe34_n_17,pe34_n_18,pe34_n_19,pe34_n_20,pe34_n_21,pe34_n_22,pe34_n_23,pe34_n_24,pe34_n_25,pe34_n_26,pe34_n_27,pe34_n_28,pe34_n_29}),
        .CEB2(pe35_n_0),
        .DSP_ALU_INST(aresetn_0),
        .Q(Q),
        .aclk(aclk),
        .b35(b35),
        .\cnt_main_reg_reg[5] (\cnt_main_reg_reg[5]_2 ),
        .d({pe35_n_2,pe35_n_3,pe35_n_4,pe35_n_5,pe35_n_6,pe35_n_7,pe35_n_8,pe35_n_9,pe35_n_10,pe35_n_11,pe35_n_12,pe35_n_13,pe35_n_14,pe35_n_15,pe35_n_16,pe35_n_17}),
        .doutb(doutb[35:30]),
        .q({reg_y25_n_1,reg_y25_n_2,reg_y25_n_3,reg_y25_n_4,reg_y25_n_5,reg_y25_n_6,reg_y25_n_7,reg_y25_n_8,reg_y25_n_9,reg_y25_n_10,reg_y25_n_11,reg_y25_n_12,reg_y25_n_13,reg_y25_n_14,reg_y25_n_15}),
        .\q_reg[15] (reg_y25_n_0));
  design_1_axis_ann_0_0_pe_58 pe40
       (.A({reg_a4_3_n_0,reg_a4_3_n_1,reg_a4_3_n_2,reg_a4_3_n_3,reg_a4_3_n_4,reg_a4_3_n_5,reg_a4_3_n_6,reg_a4_3_n_7,reg_a4_3_n_8,reg_a4_3_n_9,reg_a4_3_n_10,reg_a4_3_n_11,reg_a4_3_n_12,reg_a4_3_n_13,reg_a4_3_n_14,reg_a4_3_n_15}),
        .ACOUT({pe40_n_0,pe40_n_1,pe40_n_2,pe40_n_3,pe40_n_4,pe40_n_5,pe40_n_6,pe40_n_7,pe40_n_8,pe40_n_9,pe40_n_10,pe40_n_11,pe40_n_12,pe40_n_13,pe40_n_14,pe40_n_15,pe40_n_16,pe40_n_17,pe40_n_18,pe40_n_19,pe40_n_20,pe40_n_21,pe40_n_22,pe40_n_23,pe40_n_24,pe40_n_25,pe40_n_26,pe40_n_27,pe40_n_28,pe40_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .aclk(aclk),
        .b40(b40),
        .d({pe40_n_30,pe40_n_31,pe40_n_32,pe40_n_33,pe40_n_34,pe40_n_35,pe40_n_36,pe40_n_37,pe40_n_38,pe40_n_39,pe40_n_40,pe40_n_41,pe40_n_42,pe40_n_43,pe40_n_44,pe40_n_45}),
        .q({reg_y30_n_1,reg_y30_n_2,reg_y30_n_3,reg_y30_n_4,reg_y30_n_5,reg_y30_n_6,reg_y30_n_7,reg_y30_n_8,reg_y30_n_9,reg_y30_n_10,reg_y30_n_11,reg_y30_n_12,reg_y30_n_13,reg_y30_n_14,reg_y30_n_15}),
        .\q_reg[15] (reg_y30_n_0));
  design_1_axis_ann_0_0_pe_59 pe41
       (.ACOUT({pe41_n_0,pe41_n_1,pe41_n_2,pe41_n_3,pe41_n_4,pe41_n_5,pe41_n_6,pe41_n_7,pe41_n_8,pe41_n_9,pe41_n_10,pe41_n_11,pe41_n_12,pe41_n_13,pe41_n_14,pe41_n_15,pe41_n_16,pe41_n_17,pe41_n_18,pe41_n_19,pe41_n_20,pe41_n_21,pe41_n_22,pe41_n_23,pe41_n_24,pe41_n_25,pe41_n_26,pe41_n_27,pe41_n_28,pe41_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe40_n_0,pe40_n_1,pe40_n_2,pe40_n_3,pe40_n_4,pe40_n_5,pe40_n_6,pe40_n_7,pe40_n_8,pe40_n_9,pe40_n_10,pe40_n_11,pe40_n_12,pe40_n_13,pe40_n_14,pe40_n_15,pe40_n_16,pe40_n_17,pe40_n_18,pe40_n_19,pe40_n_20,pe40_n_21,pe40_n_22,pe40_n_23,pe40_n_24,pe40_n_25,pe40_n_26,pe40_n_27,pe40_n_28,pe40_n_29}),
        .aclk(aclk),
        .b41(b41),
        .d({pe41_n_30,pe41_n_31,pe41_n_32,pe41_n_33,pe41_n_34,pe41_n_35,pe41_n_36,pe41_n_37,pe41_n_38,pe41_n_39,pe41_n_40,pe41_n_41,pe41_n_42,pe41_n_43,pe41_n_44,pe41_n_45}),
        .q({reg_y31_n_1,reg_y31_n_2,reg_y31_n_3,reg_y31_n_4,reg_y31_n_5,reg_y31_n_6,reg_y31_n_7,reg_y31_n_8,reg_y31_n_9,reg_y31_n_10,reg_y31_n_11,reg_y31_n_12,reg_y31_n_13,reg_y31_n_14,reg_y31_n_15}),
        .\q_reg[15] (reg_y31_n_0));
  design_1_axis_ann_0_0_pe_60 pe42
       (.ACOUT({pe42_n_0,pe42_n_1,pe42_n_2,pe42_n_3,pe42_n_4,pe42_n_5,pe42_n_6,pe42_n_7,pe42_n_8,pe42_n_9,pe42_n_10,pe42_n_11,pe42_n_12,pe42_n_13,pe42_n_14,pe42_n_15,pe42_n_16,pe42_n_17,pe42_n_18,pe42_n_19,pe42_n_20,pe42_n_21,pe42_n_22,pe42_n_23,pe42_n_24,pe42_n_25,pe42_n_26,pe42_n_27,pe42_n_28,pe42_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe41_n_0,pe41_n_1,pe41_n_2,pe41_n_3,pe41_n_4,pe41_n_5,pe41_n_6,pe41_n_7,pe41_n_8,pe41_n_9,pe41_n_10,pe41_n_11,pe41_n_12,pe41_n_13,pe41_n_14,pe41_n_15,pe41_n_16,pe41_n_17,pe41_n_18,pe41_n_19,pe41_n_20,pe41_n_21,pe41_n_22,pe41_n_23,pe41_n_24,pe41_n_25,pe41_n_26,pe41_n_27,pe41_n_28,pe41_n_29}),
        .aclk(aclk),
        .b42(b42),
        .d({pe42_n_30,pe42_n_31,pe42_n_32,pe42_n_33,pe42_n_34,pe42_n_35,pe42_n_36,pe42_n_37,pe42_n_38,pe42_n_39,pe42_n_40,pe42_n_41,pe42_n_42,pe42_n_43,pe42_n_44,pe42_n_45}),
        .q({reg_y32_n_1,reg_y32_n_2,reg_y32_n_3,reg_y32_n_4,reg_y32_n_5,reg_y32_n_6,reg_y32_n_7,reg_y32_n_8,reg_y32_n_9,reg_y32_n_10,reg_y32_n_11,reg_y32_n_12,reg_y32_n_13,reg_y32_n_14,reg_y32_n_15}),
        .\q_reg[15] (reg_y32_n_0));
  design_1_axis_ann_0_0_pe_61 pe43
       (.ACOUT({pe43_n_0,pe43_n_1,pe43_n_2,pe43_n_3,pe43_n_4,pe43_n_5,pe43_n_6,pe43_n_7,pe43_n_8,pe43_n_9,pe43_n_10,pe43_n_11,pe43_n_12,pe43_n_13,pe43_n_14,pe43_n_15,pe43_n_16,pe43_n_17,pe43_n_18,pe43_n_19,pe43_n_20,pe43_n_21,pe43_n_22,pe43_n_23,pe43_n_24,pe43_n_25,pe43_n_26,pe43_n_27,pe43_n_28,pe43_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe42_n_0,pe42_n_1,pe42_n_2,pe42_n_3,pe42_n_4,pe42_n_5,pe42_n_6,pe42_n_7,pe42_n_8,pe42_n_9,pe42_n_10,pe42_n_11,pe42_n_12,pe42_n_13,pe42_n_14,pe42_n_15,pe42_n_16,pe42_n_17,pe42_n_18,pe42_n_19,pe42_n_20,pe42_n_21,pe42_n_22,pe42_n_23,pe42_n_24,pe42_n_25,pe42_n_26,pe42_n_27,pe42_n_28,pe42_n_29}),
        .aclk(aclk),
        .b43(b43),
        .d({pe43_n_30,pe43_n_31,pe43_n_32,pe43_n_33,pe43_n_34,pe43_n_35,pe43_n_36,pe43_n_37,pe43_n_38,pe43_n_39,pe43_n_40,pe43_n_41,pe43_n_42,pe43_n_43,pe43_n_44,pe43_n_45}),
        .q({reg_y33_n_1,reg_y33_n_2,reg_y33_n_3,reg_y33_n_4,reg_y33_n_5,reg_y33_n_6,reg_y33_n_7,reg_y33_n_8,reg_y33_n_9,reg_y33_n_10,reg_y33_n_11,reg_y33_n_12,reg_y33_n_13,reg_y33_n_14,reg_y33_n_15}),
        .\q_reg[15] (reg_y33_n_0));
  design_1_axis_ann_0_0_pe_62 pe44
       (.ACOUT({pe44_n_0,pe44_n_1,pe44_n_2,pe44_n_3,pe44_n_4,pe44_n_5,pe44_n_6,pe44_n_7,pe44_n_8,pe44_n_9,pe44_n_10,pe44_n_11,pe44_n_12,pe44_n_13,pe44_n_14,pe44_n_15,pe44_n_16,pe44_n_17,pe44_n_18,pe44_n_19,pe44_n_20,pe44_n_21,pe44_n_22,pe44_n_23,pe44_n_24,pe44_n_25,pe44_n_26,pe44_n_27,pe44_n_28,pe44_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe43_n_0,pe43_n_1,pe43_n_2,pe43_n_3,pe43_n_4,pe43_n_5,pe43_n_6,pe43_n_7,pe43_n_8,pe43_n_9,pe43_n_10,pe43_n_11,pe43_n_12,pe43_n_13,pe43_n_14,pe43_n_15,pe43_n_16,pe43_n_17,pe43_n_18,pe43_n_19,pe43_n_20,pe43_n_21,pe43_n_22,pe43_n_23,pe43_n_24,pe43_n_25,pe43_n_26,pe43_n_27,pe43_n_28,pe43_n_29}),
        .aclk(aclk),
        .b44(b44),
        .d({pe44_n_30,pe44_n_31,pe44_n_32,pe44_n_33,pe44_n_34,pe44_n_35,pe44_n_36,pe44_n_37,pe44_n_38,pe44_n_39,pe44_n_40,pe44_n_41,pe44_n_42,pe44_n_43,pe44_n_44,pe44_n_45}),
        .q({reg_y34_n_1,reg_y34_n_2,reg_y34_n_3,reg_y34_n_4,reg_y34_n_5,reg_y34_n_6,reg_y34_n_7,reg_y34_n_8,reg_y34_n_9,reg_y34_n_10,reg_y34_n_11,reg_y34_n_12,reg_y34_n_13,reg_y34_n_14,reg_y34_n_15}),
        .\q_reg[15] (reg_y34_n_0));
  design_1_axis_ann_0_0_pe_63 pe45
       (.ACOUT({pe44_n_0,pe44_n_1,pe44_n_2,pe44_n_3,pe44_n_4,pe44_n_5,pe44_n_6,pe44_n_7,pe44_n_8,pe44_n_9,pe44_n_10,pe44_n_11,pe44_n_12,pe44_n_13,pe44_n_14,pe44_n_15,pe44_n_16,pe44_n_17,pe44_n_18,pe44_n_19,pe44_n_20,pe44_n_21,pe44_n_22,pe44_n_23,pe44_n_24,pe44_n_25,pe44_n_26,pe44_n_27,pe44_n_28,pe44_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .Q(Q),
        .aclk(aclk),
        .b45(b45),
        .\cnt_main_reg_reg[0] (\cnt_main_reg_reg[0] ),
        .\cnt_main_reg_reg[0]_0 (\cnt_main_reg_reg[0]_0 ),
        .d({pe45_n_2,pe45_n_3,pe45_n_4,pe45_n_5,pe45_n_6,pe45_n_7,pe45_n_8,pe45_n_9,pe45_n_10,pe45_n_11,pe45_n_12,pe45_n_13,pe45_n_14,pe45_n_15,pe45_n_16,pe45_n_17}),
        .q({reg_y35_n_1,reg_y35_n_2,reg_y35_n_3,reg_y35_n_4,reg_y35_n_5,reg_y35_n_6,reg_y35_n_7,reg_y35_n_8,reg_y35_n_9,reg_y35_n_10,reg_y35_n_11,reg_y35_n_12,reg_y35_n_13,reg_y35_n_14,reg_y35_n_15}),
        .\q_reg[15] (reg_y35_n_0));
  design_1_axis_ann_0_0_pe_64 pe50
       (.A({reg_a5_4_n_0,reg_a5_4_n_1,reg_a5_4_n_2,reg_a5_4_n_3,reg_a5_4_n_4,reg_a5_4_n_5,reg_a5_4_n_6,reg_a5_4_n_7,reg_a5_4_n_8,reg_a5_4_n_9,reg_a5_4_n_10,reg_a5_4_n_11,reg_a5_4_n_12,reg_a5_4_n_13,reg_a5_4_n_14,reg_a5_4_n_15}),
        .ACOUT({pe50_n_0,pe50_n_1,pe50_n_2,pe50_n_3,pe50_n_4,pe50_n_5,pe50_n_6,pe50_n_7,pe50_n_8,pe50_n_9,pe50_n_10,pe50_n_11,pe50_n_12,pe50_n_13,pe50_n_14,pe50_n_15,pe50_n_16,pe50_n_17,pe50_n_18,pe50_n_19,pe50_n_20,pe50_n_21,pe50_n_22,pe50_n_23,pe50_n_24,pe50_n_25,pe50_n_26,pe50_n_27,pe50_n_28,pe50_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .aclk(aclk),
        .b50(b50),
        .d({pe50_n_30,pe50_n_31,pe50_n_32,pe50_n_33,pe50_n_34,pe50_n_35,pe50_n_36,pe50_n_37,pe50_n_38,pe50_n_39}),
        .q({reg_y40_n_1,reg_y40_n_2,reg_y40_n_3,reg_y40_n_4,reg_y40_n_5,reg_y40_n_6,reg_y40_n_7,reg_y40_n_8,reg_y40_n_9,reg_y40_n_10,reg_y40_n_11,reg_y40_n_12,reg_y40_n_13,reg_y40_n_14,reg_y40_n_15}),
        .\q_reg[15]_srl5___inst_ann_0_systolic_0_reg_y0_3_q_reg_r_i_1_0 (reg_y40_n_0));
  design_1_axis_ann_0_0_pe_65 pe51
       (.ACOUT({pe51_n_0,pe51_n_1,pe51_n_2,pe51_n_3,pe51_n_4,pe51_n_5,pe51_n_6,pe51_n_7,pe51_n_8,pe51_n_9,pe51_n_10,pe51_n_11,pe51_n_12,pe51_n_13,pe51_n_14,pe51_n_15,pe51_n_16,pe51_n_17,pe51_n_18,pe51_n_19,pe51_n_20,pe51_n_21,pe51_n_22,pe51_n_23,pe51_n_24,pe51_n_25,pe51_n_26,pe51_n_27,pe51_n_28,pe51_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe50_n_0,pe50_n_1,pe50_n_2,pe50_n_3,pe50_n_4,pe50_n_5,pe50_n_6,pe50_n_7,pe50_n_8,pe50_n_9,pe50_n_10,pe50_n_11,pe50_n_12,pe50_n_13,pe50_n_14,pe50_n_15,pe50_n_16,pe50_n_17,pe50_n_18,pe50_n_19,pe50_n_20,pe50_n_21,pe50_n_22,pe50_n_23,pe50_n_24,pe50_n_25,pe50_n_26,pe50_n_27,pe50_n_28,pe50_n_29}),
        .aclk(aclk),
        .b51(b51),
        .d({pe51_n_30,pe51_n_31,pe51_n_32,pe51_n_33,pe51_n_34,pe51_n_35,pe51_n_36,pe51_n_37,pe51_n_38,pe51_n_39}),
        .q({reg_y41_n_1,reg_y41_n_2,reg_y41_n_3,reg_y41_n_4,reg_y41_n_5,reg_y41_n_6,reg_y41_n_7,reg_y41_n_8,reg_y41_n_9,reg_y41_n_10,reg_y41_n_11,reg_y41_n_12,reg_y41_n_13,reg_y41_n_14,reg_y41_n_15}),
        .\q_reg[15]_srl4___inst_ann_0_systolic_0_reg_y0_2_q_reg_r_i_1_0 (reg_y41_n_0));
  design_1_axis_ann_0_0_pe_66 pe52
       (.ACOUT({pe52_n_0,pe52_n_1,pe52_n_2,pe52_n_3,pe52_n_4,pe52_n_5,pe52_n_6,pe52_n_7,pe52_n_8,pe52_n_9,pe52_n_10,pe52_n_11,pe52_n_12,pe52_n_13,pe52_n_14,pe52_n_15,pe52_n_16,pe52_n_17,pe52_n_18,pe52_n_19,pe52_n_20,pe52_n_21,pe52_n_22,pe52_n_23,pe52_n_24,pe52_n_25,pe52_n_26,pe52_n_27,pe52_n_28,pe52_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe51_n_0,pe51_n_1,pe51_n_2,pe51_n_3,pe51_n_4,pe51_n_5,pe51_n_6,pe51_n_7,pe51_n_8,pe51_n_9,pe51_n_10,pe51_n_11,pe51_n_12,pe51_n_13,pe51_n_14,pe51_n_15,pe51_n_16,pe51_n_17,pe51_n_18,pe51_n_19,pe51_n_20,pe51_n_21,pe51_n_22,pe51_n_23,pe51_n_24,pe51_n_25,pe51_n_26,pe51_n_27,pe51_n_28,pe51_n_29}),
        .aclk(aclk),
        .b52(b52),
        .d({pe52_n_30,pe52_n_31,pe52_n_32,pe52_n_33,pe52_n_34,pe52_n_35,pe52_n_36,pe52_n_37,pe52_n_38,pe52_n_39}),
        .q({reg_y42_n_1,reg_y42_n_2,reg_y42_n_3,reg_y42_n_4,reg_y42_n_5,reg_y42_n_6,reg_y42_n_7,reg_y42_n_8,reg_y42_n_9,reg_y42_n_10,reg_y42_n_11,reg_y42_n_12,reg_y42_n_13,reg_y42_n_14,reg_y42_n_15}),
        .\q_reg[15]_srl3___inst_ann_0_systolic_0_reg_y0_1_q_reg_r_i_1_0 (reg_y42_n_0));
  design_1_axis_ann_0_0_pe_67 pe53
       (.ACOUT({pe53_n_0,pe53_n_1,pe53_n_2,pe53_n_3,pe53_n_4,pe53_n_5,pe53_n_6,pe53_n_7,pe53_n_8,pe53_n_9,pe53_n_10,pe53_n_11,pe53_n_12,pe53_n_13,pe53_n_14,pe53_n_15,pe53_n_16,pe53_n_17,pe53_n_18,pe53_n_19,pe53_n_20,pe53_n_21,pe53_n_22,pe53_n_23,pe53_n_24,pe53_n_25,pe53_n_26,pe53_n_27,pe53_n_28,pe53_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe52_n_0,pe52_n_1,pe52_n_2,pe52_n_3,pe52_n_4,pe52_n_5,pe52_n_6,pe52_n_7,pe52_n_8,pe52_n_9,pe52_n_10,pe52_n_11,pe52_n_12,pe52_n_13,pe52_n_14,pe52_n_15,pe52_n_16,pe52_n_17,pe52_n_18,pe52_n_19,pe52_n_20,pe52_n_21,pe52_n_22,pe52_n_23,pe52_n_24,pe52_n_25,pe52_n_26,pe52_n_27,pe52_n_28,pe52_n_29}),
        .aclk(aclk),
        .b53(b53),
        .d({pe53_n_30,pe53_n_31,pe53_n_32,pe53_n_33,pe53_n_34,pe53_n_35,pe53_n_36,pe53_n_37,pe53_n_38,pe53_n_39}),
        .q({reg_y43_n_1,reg_y43_n_2,reg_y43_n_3,reg_y43_n_4,reg_y43_n_5,reg_y43_n_6,reg_y43_n_7,reg_y43_n_8,reg_y43_n_9,reg_y43_n_10,reg_y43_n_11,reg_y43_n_12,reg_y43_n_13,reg_y43_n_14,reg_y43_n_15}),
        .\q_reg[15]_srl2___inst_ann_0_systolic_0_reg_y0_0_q_reg_r_i_1_0 (reg_y43_n_0));
  design_1_axis_ann_0_0_pe_68 pe54
       (.ACOUT({pe54_n_0,pe54_n_1,pe54_n_2,pe54_n_3,pe54_n_4,pe54_n_5,pe54_n_6,pe54_n_7,pe54_n_8,pe54_n_9,pe54_n_10,pe54_n_11,pe54_n_12,pe54_n_13,pe54_n_14,pe54_n_15,pe54_n_16,pe54_n_17,pe54_n_18,pe54_n_19,pe54_n_20,pe54_n_21,pe54_n_22,pe54_n_23,pe54_n_24,pe54_n_25,pe54_n_26,pe54_n_27,pe54_n_28,pe54_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .DSP_ALU_INST_0({pe53_n_0,pe53_n_1,pe53_n_2,pe53_n_3,pe53_n_4,pe53_n_5,pe53_n_6,pe53_n_7,pe53_n_8,pe53_n_9,pe53_n_10,pe53_n_11,pe53_n_12,pe53_n_13,pe53_n_14,pe53_n_15,pe53_n_16,pe53_n_17,pe53_n_18,pe53_n_19,pe53_n_20,pe53_n_21,pe53_n_22,pe53_n_23,pe53_n_24,pe53_n_25,pe53_n_26,pe53_n_27,pe53_n_28,pe53_n_29}),
        .aclk(aclk),
        .b54(b54),
        .d({pe54_n_30,pe54_n_31,pe54_n_32,pe54_n_33,pe54_n_34,pe54_n_35,pe54_n_36,pe54_n_37,pe54_n_38,pe54_n_39}),
        .q({reg_y44_n_1,reg_y44_n_2,reg_y44_n_3,reg_y44_n_4,reg_y44_n_5,reg_y44_n_6,reg_y44_n_7,reg_y44_n_8,reg_y44_n_9,reg_y44_n_10,reg_y44_n_11,reg_y44_n_12,reg_y44_n_13,reg_y44_n_14,reg_y44_n_15}),
        .\q_reg[15] (reg_y44_n_0));
  design_1_axis_ann_0_0_pe_69 pe55
       (.ACOUT({pe54_n_0,pe54_n_1,pe54_n_2,pe54_n_3,pe54_n_4,pe54_n_5,pe54_n_6,pe54_n_7,pe54_n_8,pe54_n_9,pe54_n_10,pe54_n_11,pe54_n_12,pe54_n_13,pe54_n_14,pe54_n_15,pe54_n_16,pe54_n_17,pe54_n_18,pe54_n_19,pe54_n_20,pe54_n_21,pe54_n_22,pe54_n_23,pe54_n_24,pe54_n_25,pe54_n_26,pe54_n_27,pe54_n_28,pe54_n_29}),
        .DSP_ALU_INST(aresetn_0),
        .Q(Q),
        .aclk(aclk),
        .b50_sel(b50_sel),
        .b55(b55),
        .d({pe55_n_1,pe55_n_2,pe55_n_3,pe55_n_4,pe55_n_5,pe55_n_6,pe55_n_7,pe55_n_8,pe55_n_9,pe55_n_10}),
        .q({reg_y45_n_1,reg_y45_n_2,reg_y45_n_3,reg_y45_n_4,reg_y45_n_5,reg_y45_n_6,reg_y45_n_7,reg_y45_n_8,reg_y45_n_9,reg_y45_n_10,reg_y45_n_11,reg_y45_n_12,reg_y45_n_13,reg_y45_n_14,reg_y45_n_15}),
        .\q_reg[15] (reg_y45_n_0));
  design_1_axis_ann_0_0_register__parameterized0_70 reg_a00
       (.A({reg_a00_n_0,reg_a00_n_1,reg_a00_n_2,reg_a00_n_3,reg_a00_n_4,reg_a00_n_5,reg_a00_n_6,reg_a00_n_7,reg_a00_n_8,reg_a00_n_9,reg_a00_n_10,reg_a00_n_11,reg_a00_n_12,reg_a00_n_13,reg_a00_n_14,reg_a00_n_15}),
        .aclk(aclk),
        .q(q),
        .\q_reg[15]_0 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_71 reg_a0_0
       (.A(a0),
        .aclk(aclk),
        .q(q),
        .\q_reg[15]_0 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_72 reg_a1_0
       (.A(a1),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a1_0_n_15),
        .\q_reg[10]_0 (reg_a1_0_n_5),
        .\q_reg[11]_0 (reg_a1_0_n_4),
        .\q_reg[12]_0 (reg_a1_0_n_3),
        .\q_reg[13]_0 (reg_a1_0_n_2),
        .\q_reg[14]_0 (reg_a1_0_n_1),
        .\q_reg[15]_0 (reg_a1_0_n_0),
        .\q_reg[15]_1 (aresetn_0),
        .\q_reg[1]_0 (reg_a1_0_n_14),
        .\q_reg[2]_0 (reg_a1_0_n_13),
        .\q_reg[3]_0 (reg_a1_0_n_12),
        .\q_reg[4]_0 (reg_a1_0_n_11),
        .\q_reg[5]_0 (reg_a1_0_n_10),
        .\q_reg[6]_0 (reg_a1_0_n_9),
        .\q_reg[7]_0 (reg_a1_0_n_8),
        .\q_reg[8]_0 (reg_a1_0_n_7),
        .\q_reg[9]_0 (reg_a1_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_73 reg_a1_1
       (.A({reg_a1_1_n_0,reg_a1_1_n_1,reg_a1_1_n_2,reg_a1_1_n_3,reg_a1_1_n_4,reg_a1_1_n_5,reg_a1_1_n_6,reg_a1_1_n_7,reg_a1_1_n_8,reg_a1_1_n_9,reg_a1_1_n_10,reg_a1_1_n_11,reg_a1_1_n_12,reg_a1_1_n_13,reg_a1_1_n_14,reg_a1_1_n_15}),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a1_0_n_15),
        .\q_reg[10]_0 (reg_a1_0_n_5),
        .\q_reg[11]_0 (reg_a1_0_n_4),
        .\q_reg[12]_0 (reg_a1_0_n_3),
        .\q_reg[13]_0 (reg_a1_0_n_2),
        .\q_reg[14]_0 (reg_a1_0_n_1),
        .\q_reg[15]_0 (aresetn_0),
        .\q_reg[15]_1 (reg_a1_0_n_0),
        .\q_reg[1]_0 (reg_a1_0_n_14),
        .\q_reg[2]_0 (reg_a1_0_n_13),
        .\q_reg[3]_0 (reg_a1_0_n_12),
        .\q_reg[4]_0 (reg_a1_0_n_11),
        .\q_reg[5]_0 (reg_a1_0_n_10),
        .\q_reg[6]_0 (reg_a1_0_n_9),
        .\q_reg[7]_0 (reg_a1_0_n_8),
        .\q_reg[8]_0 (reg_a1_0_n_7),
        .\q_reg[9]_0 (reg_a1_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_74 reg_a2_0
       (.a0_sel(a0_sel),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a2_0_n_15),
        .\q_reg[10]_0 (reg_a2_0_n_5),
        .\q_reg[11]_0 (reg_a2_0_n_4),
        .\q_reg[12]_0 (reg_a2_0_n_3),
        .\q_reg[13]_0 (reg_a2_0_n_2),
        .\q_reg[14]_0 (reg_a2_0_n_1),
        .\q_reg[15]_0 (reg_a2_0_n_0),
        .\q_reg[15]_1 (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [47:32]),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[1]_0 (reg_a2_0_n_14),
        .\q_reg[2]_0 (reg_a2_0_n_13),
        .\q_reg[3]_0 (reg_a2_0_n_12),
        .\q_reg[4]_0 (reg_a2_0_n_11),
        .\q_reg[5]_0 (reg_a2_0_n_10),
        .\q_reg[6]_0 (reg_a2_0_n_9),
        .\q_reg[7]_0 (reg_a2_0_n_8),
        .\q_reg[8]_0 (reg_a2_0_n_7),
        .\q_reg[9]_0 (reg_a2_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_75 reg_a2_1
       (.A({reg_a2_1_n_0,reg_a2_1_n_1,reg_a2_1_n_2,reg_a2_1_n_3,reg_a2_1_n_4,reg_a2_1_n_5,reg_a2_1_n_6,reg_a2_1_n_7,reg_a2_1_n_8,reg_a2_1_n_9,reg_a2_1_n_10,reg_a2_1_n_11,reg_a2_1_n_12,reg_a2_1_n_13,reg_a2_1_n_14,reg_a2_1_n_15}),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a2_0_n_15),
        .\q_reg[10]_0 (reg_a2_0_n_5),
        .\q_reg[11]_0 (reg_a2_0_n_4),
        .\q_reg[12]_0 (reg_a2_0_n_3),
        .\q_reg[13]_0 (reg_a2_0_n_2),
        .\q_reg[14]_0 (reg_a2_0_n_1),
        .\q_reg[15]_0 (aresetn_0),
        .\q_reg[15]_1 (reg_a2_0_n_0),
        .\q_reg[1]_0 (reg_a2_0_n_14),
        .\q_reg[2]_0 (reg_a2_0_n_13),
        .\q_reg[3]_0 (reg_a2_0_n_12),
        .\q_reg[4]_0 (reg_a2_0_n_11),
        .\q_reg[5]_0 (reg_a2_0_n_10),
        .\q_reg[6]_0 (reg_a2_0_n_9),
        .\q_reg[7]_0 (reg_a2_0_n_8),
        .\q_reg[8]_0 (reg_a2_0_n_7),
        .\q_reg[9]_0 (reg_a2_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_76 reg_a3_0
       (.a0_sel(a0_sel),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a3_0_n_15),
        .\q_reg[10]_0 (reg_a3_0_n_5),
        .\q_reg[11]_0 (reg_a3_0_n_4),
        .\q_reg[12]_0 (reg_a3_0_n_3),
        .\q_reg[13]_0 (reg_a3_0_n_2),
        .\q_reg[14]_0 (reg_a3_0_n_1),
        .\q_reg[15]_0 (reg_a3_0_n_0),
        .\q_reg[15]_1 (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [63:48]),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[1]_0 (reg_a3_0_n_14),
        .\q_reg[2]_0 (reg_a3_0_n_13),
        .\q_reg[3]_0 (reg_a3_0_n_12),
        .\q_reg[4]_0 (reg_a3_0_n_11),
        .\q_reg[5]_0 (reg_a3_0_n_10),
        .\q_reg[6]_0 (reg_a3_0_n_9),
        .\q_reg[7]_0 (reg_a3_0_n_8),
        .\q_reg[8]_0 (reg_a3_0_n_7),
        .\q_reg[9]_0 (reg_a3_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_77 reg_a3_1
       (.aclk(aclk),
        .\q_reg[0]_0 (reg_a3_1_n_15),
        .\q_reg[0]_1 (reg_a3_0_n_15),
        .\q_reg[10]_0 (reg_a3_1_n_5),
        .\q_reg[10]_1 (reg_a3_0_n_5),
        .\q_reg[11]_0 (reg_a3_1_n_4),
        .\q_reg[11]_1 (reg_a3_0_n_4),
        .\q_reg[12]_0 (reg_a3_1_n_3),
        .\q_reg[12]_1 (reg_a3_0_n_3),
        .\q_reg[13]_0 (reg_a3_1_n_2),
        .\q_reg[13]_1 (reg_a3_0_n_2),
        .\q_reg[14]_0 (reg_a3_1_n_1),
        .\q_reg[14]_1 (reg_a3_0_n_1),
        .\q_reg[15]_0 (reg_a3_1_n_0),
        .\q_reg[15]_1 (aresetn_0),
        .\q_reg[15]_2 (reg_a3_0_n_0),
        .\q_reg[1]_0 (reg_a3_1_n_14),
        .\q_reg[1]_1 (reg_a3_0_n_14),
        .\q_reg[2]_0 (reg_a3_1_n_13),
        .\q_reg[2]_1 (reg_a3_0_n_13),
        .\q_reg[3]_0 (reg_a3_1_n_12),
        .\q_reg[3]_1 (reg_a3_0_n_12),
        .\q_reg[4]_0 (reg_a3_1_n_11),
        .\q_reg[4]_1 (reg_a3_0_n_11),
        .\q_reg[5]_0 (reg_a3_1_n_10),
        .\q_reg[5]_1 (reg_a3_0_n_10),
        .\q_reg[6]_0 (reg_a3_1_n_9),
        .\q_reg[6]_1 (reg_a3_0_n_9),
        .\q_reg[7]_0 (reg_a3_1_n_8),
        .\q_reg[7]_1 (reg_a3_0_n_8),
        .\q_reg[8]_0 (reg_a3_1_n_7),
        .\q_reg[8]_1 (reg_a3_0_n_7),
        .\q_reg[9]_0 (reg_a3_1_n_6),
        .\q_reg[9]_1 (reg_a3_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_78 reg_a3_2
       (.A({reg_a3_2_n_0,reg_a3_2_n_1,reg_a3_2_n_2,reg_a3_2_n_3,reg_a3_2_n_4,reg_a3_2_n_5,reg_a3_2_n_6,reg_a3_2_n_7,reg_a3_2_n_8,reg_a3_2_n_9,reg_a3_2_n_10,reg_a3_2_n_11,reg_a3_2_n_12,reg_a3_2_n_13,reg_a3_2_n_14,reg_a3_2_n_15}),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a3_1_n_15),
        .\q_reg[10]_0 (reg_a3_1_n_5),
        .\q_reg[11]_0 (reg_a3_1_n_4),
        .\q_reg[12]_0 (reg_a3_1_n_3),
        .\q_reg[13]_0 (reg_a3_1_n_2),
        .\q_reg[14]_0 (reg_a3_1_n_1),
        .\q_reg[15]_0 (aresetn_0),
        .\q_reg[15]_1 (reg_a3_1_n_0),
        .\q_reg[1]_0 (reg_a3_1_n_14),
        .\q_reg[2]_0 (reg_a3_1_n_13),
        .\q_reg[3]_0 (reg_a3_1_n_12),
        .\q_reg[4]_0 (reg_a3_1_n_11),
        .\q_reg[5]_0 (reg_a3_1_n_10),
        .\q_reg[6]_0 (reg_a3_1_n_9),
        .\q_reg[7]_0 (reg_a3_1_n_8),
        .\q_reg[8]_0 (reg_a3_1_n_7),
        .\q_reg[9]_0 (reg_a3_1_n_6));
  design_1_axis_ann_0_0_register__parameterized0_79 reg_a4_1
       (.a0_sel(a0_sel),
        .aclk(aclk),
        .aclk_0(reg_a4_1_n_0),
        .aclk_1(reg_a4_1_n_1),
        .aclk_10(reg_a4_1_n_10),
        .aclk_11(reg_a4_1_n_11),
        .aclk_12(reg_a4_1_n_12),
        .aclk_13(reg_a4_1_n_13),
        .aclk_14(reg_a4_1_n_14),
        .aclk_15(reg_a4_1_n_15),
        .aclk_2(reg_a4_1_n_2),
        .aclk_3(reg_a4_1_n_3),
        .aclk_4(reg_a4_1_n_4),
        .aclk_5(reg_a4_1_n_5),
        .aclk_6(reg_a4_1_n_6),
        .aclk_7(reg_a4_1_n_7),
        .aclk_8(reg_a4_1_n_8),
        .aclk_9(reg_a4_1_n_9),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [79:64]));
  design_1_axis_ann_0_0_register__parameterized0_80 reg_a4_2
       (.aclk(aclk),
        .\q_reg[0] (q_reg_r),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_15),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_15),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_5),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_4),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_3),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_2),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_1),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_0),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_14),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_14),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_13),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_13),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_12),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_12),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_11),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_11),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_10),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_10),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_9),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_8),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_7),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_a4_2_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_a4_1_n_6));
  design_1_axis_ann_0_0_register__parameterized0_81 reg_a4_3
       (.A({reg_a4_3_n_0,reg_a4_3_n_1,reg_a4_3_n_2,reg_a4_3_n_3,reg_a4_3_n_4,reg_a4_3_n_5,reg_a4_3_n_6,reg_a4_3_n_7,reg_a4_3_n_8,reg_a4_3_n_9,reg_a4_3_n_10,reg_a4_3_n_11,reg_a4_3_n_12,reg_a4_3_n_13,reg_a4_3_n_14,reg_a4_3_n_15}),
        .aclk(aclk),
        .aresetn(aresetn),
        .aresetn_0(aresetn_0),
        .\q_reg[0]_0 (reg_a4_2_n_15),
        .\q_reg[10]_0 (reg_a4_2_n_5),
        .\q_reg[11]_0 (reg_a4_2_n_4),
        .\q_reg[12]_0 (reg_a4_2_n_3),
        .\q_reg[13]_0 (reg_a4_2_n_2),
        .\q_reg[14]_0 (reg_a4_2_n_1),
        .\q_reg[15]_0 (reg_a4_2_n_0),
        .\q_reg[1]_0 (reg_a4_2_n_14),
        .\q_reg[2]_0 (reg_a4_2_n_13),
        .\q_reg[3]_0 (reg_a4_2_n_12),
        .\q_reg[4]_0 (reg_a4_2_n_11),
        .\q_reg[5]_0 (reg_a4_2_n_10),
        .\q_reg[6]_0 (reg_a4_2_n_9),
        .\q_reg[7]_0 (reg_a4_2_n_8),
        .\q_reg[8]_0 (reg_a4_2_n_7),
        .\q_reg[9]_0 (reg_a4_2_n_6));
  design_1_axis_ann_0_0_register__parameterized0_82 reg_a5_2
       (.a0_sel(a0_sel),
        .aclk(aclk),
        .aclk_0(reg_a5_2_n_0),
        .aclk_1(reg_a5_2_n_1),
        .aclk_10(reg_a5_2_n_10),
        .aclk_11(reg_a5_2_n_11),
        .aclk_12(reg_a5_2_n_12),
        .aclk_13(reg_a5_2_n_13),
        .aclk_14(reg_a5_2_n_14),
        .aclk_15(reg_a5_2_n_15),
        .aclk_2(reg_a5_2_n_2),
        .aclk_3(reg_a5_2_n_3),
        .aclk_4(reg_a5_2_n_4),
        .aclk_5(reg_a5_2_n_5),
        .aclk_6(reg_a5_2_n_6),
        .aclk_7(reg_a5_2_n_7),
        .aclk_8(reg_a5_2_n_8),
        .aclk_9(reg_a5_2_n_9),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r (\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r [95:80]));
  design_1_axis_ann_0_0_register__parameterized0_83 reg_a5_3
       (.aclk(aclk),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_15),
        .\q_reg[0]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_15),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_5),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_4),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_3),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_2),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_1),
        .\q_reg[15] (reg_y0_2_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_0),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_14),
        .\q_reg[1]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_14),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_13),
        .\q_reg[2]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_13),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_12),
        .\q_reg[3]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_12),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_11),
        .\q_reg[4]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_11),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_10),
        .\q_reg[5]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_10),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_9),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_8),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_7),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_a5_3_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_a5_2_n_6));
  design_1_axis_ann_0_0_register__parameterized0_84 reg_a5_4
       (.A({reg_a5_4_n_0,reg_a5_4_n_1,reg_a5_4_n_2,reg_a5_4_n_3,reg_a5_4_n_4,reg_a5_4_n_5,reg_a5_4_n_6,reg_a5_4_n_7,reg_a5_4_n_8,reg_a5_4_n_9,reg_a5_4_n_10,reg_a5_4_n_11,reg_a5_4_n_12,reg_a5_4_n_13,reg_a5_4_n_14,reg_a5_4_n_15}),
        .aclk(aclk),
        .\q_reg[0]_0 (reg_a5_3_n_15),
        .\q_reg[10]_0 (reg_a5_3_n_5),
        .\q_reg[11]_0 (reg_a5_3_n_4),
        .\q_reg[12]_0 (reg_a5_3_n_3),
        .\q_reg[13]_0 (reg_a5_3_n_2),
        .\q_reg[14]_0 (reg_a5_3_n_1),
        .\q_reg[15]_0 (aresetn_0),
        .\q_reg[15]_1 (reg_a5_3_n_0),
        .\q_reg[1]_0 (reg_a5_3_n_14),
        .\q_reg[2]_0 (reg_a5_3_n_13),
        .\q_reg[3]_0 (reg_a5_3_n_12),
        .\q_reg[4]_0 (reg_a5_3_n_11),
        .\q_reg[5]_0 (reg_a5_3_n_10),
        .\q_reg[6]_0 (reg_a5_3_n_9),
        .\q_reg[7]_0 (reg_a5_3_n_8),
        .\q_reg[8]_0 (reg_a5_3_n_7),
        .\q_reg[9]_0 (reg_a5_3_n_6));
  design_1_axis_ann_0_0_register__parameterized0_85 reg_y0_0
       (.aclk(aclk),
        .q_reg_r_0(reg_y0_0_n_0),
        .q_reg_r_1(aresetn_0),
        .q_reg_r_2(reg_y50_n_0));
  design_1_axis_ann_0_0_register__parameterized0_86 reg_y0_1
       (.aclk(aclk),
        .q_reg_r_0(q_reg_r),
        .q_reg_r_1(aresetn_0),
        .q_reg_r_2(reg_y0_0_n_0));
  design_1_axis_ann_0_0_register__parameterized0_87 reg_y0_2
       (.aclk(aclk),
        .q_reg_r_0(reg_y0_2_n_0),
        .q_reg_r_1(aresetn_0),
        .q_reg_r_2(q_reg_r));
  design_1_axis_ann_0_0_register__parameterized0_88 reg_y0_3
       (.aclk(aclk),
        .aclk_0(reg_y0_3_n_1),
        .aclk_1(reg_y0_3_n_2),
        .aclk_2(reg_y0_3_n_3),
        .aclk_3(reg_y0_3_n_4),
        .aclk_4(reg_y0_3_n_5),
        .aclk_5(reg_y0_3_n_6),
        .aclk_6(reg_y0_3_n_7),
        .aclk_7(reg_y0_3_n_8),
        .aclk_8(reg_y0_3_n_9),
        .aclk_9(reg_y0_3_n_10),
        .d({pe50_n_30,pe50_n_31,pe50_n_32,pe50_n_33,pe50_n_34,pe50_n_35,pe50_n_36,pe50_n_37,pe50_n_38,pe50_n_39}),
        .q_reg_r_0(reg_y0_3_n_0),
        .q_reg_r_1(aresetn_0),
        .q_reg_r_2(reg_y0_2_n_0));
  design_1_axis_ann_0_0_register__parameterized0_89 reg_y0_4
       (.aclk(aclk),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_6),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_5),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_4),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_3),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_2),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_1),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_10),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_9),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_8),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_0 (reg_y0_4_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_4_q_reg_r_1 (reg_y0_3_n_7),
        .q_reg_r_0(aresetn_0),
        .q_reg_r_1(reg_y0_3_n_0));
  design_1_axis_ann_0_0_register__parameterized0_90 reg_y0_5
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y0_4_n_5),
        .\q_reg[11]_0 (reg_y0_4_n_4),
        .\q_reg[12]_0 (\q_reg[15] [4:0]),
        .\q_reg[12]_1 (reg_y0_4_n_3),
        .\q_reg[13]_0 (\q_reg[15] [5]),
        .\q_reg[13]_1 (reg_y0_4_n_2),
        .\q_reg[14]_0 (\q_reg[15] [6]),
        .\q_reg[14]_1 (reg_y0_4_n_1),
        .\q_reg[15]_0 (\q_reg[15] [7]),
        .\q_reg[15]_1 (\q_reg[15]_3 ),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[15]_3 (reg_y0_4_n_0),
        .\q_reg[6]_0 (reg_y0_4_n_9),
        .\q_reg[7]_0 (reg_y0_4_n_8),
        .\q_reg[8]_0 (reg_y0_4_n_7),
        .\q_reg[8]_1 (\q_reg[8] ),
        .\q_reg[8]_2 (\q_reg[8]_0 ),
        .\q_reg[9]_0 (reg_y0_4_n_6),
        .sel(sel));
  design_1_axis_ann_0_0_register__parameterized0_91 reg_y10
       (.aclk(aclk),
        .d({pe10_n_16,pe10_n_17,pe10_n_18,pe10_n_19,pe10_n_20,pe10_n_21,pe10_n_22,pe10_n_23,pe10_n_24,pe10_n_25,pe10_n_26,pe10_n_27,pe10_n_28,pe10_n_29,pe10_n_30,pe10_n_31}),
        .q({reg_y10_n_1,reg_y10_n_2,reg_y10_n_3,reg_y10_n_4,reg_y10_n_5,reg_y10_n_6,reg_y10_n_7,reg_y10_n_8,reg_y10_n_9,reg_y10_n_10,reg_y10_n_11,reg_y10_n_12,reg_y10_n_13,reg_y10_n_14,reg_y10_n_15}),
        .\q_reg[15]_0 (reg_y10_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_92 reg_y11
       (.aclk(aclk),
        .d({pe11_n_30,pe11_n_31,pe11_n_32,pe11_n_33,pe11_n_34,pe11_n_35,pe11_n_36,pe11_n_37,pe11_n_38,pe11_n_39,pe11_n_40,pe11_n_41,pe11_n_42,pe11_n_43,pe11_n_44,pe11_n_45}),
        .q({reg_y11_n_1,reg_y11_n_2,reg_y11_n_3,reg_y11_n_4,reg_y11_n_5,reg_y11_n_6,reg_y11_n_7,reg_y11_n_8,reg_y11_n_9,reg_y11_n_10,reg_y11_n_11,reg_y11_n_12,reg_y11_n_13,reg_y11_n_14,reg_y11_n_15}),
        .\q_reg[15]_0 (reg_y11_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_93 reg_y12
       (.aclk(aclk),
        .d({pe12_n_30,pe12_n_31,pe12_n_32,pe12_n_33,pe12_n_34,pe12_n_35,pe12_n_36,pe12_n_37,pe12_n_38,pe12_n_39,pe12_n_40,pe12_n_41,pe12_n_42,pe12_n_43,pe12_n_44,pe12_n_45}),
        .q({reg_y12_n_1,reg_y12_n_2,reg_y12_n_3,reg_y12_n_4,reg_y12_n_5,reg_y12_n_6,reg_y12_n_7,reg_y12_n_8,reg_y12_n_9,reg_y12_n_10,reg_y12_n_11,reg_y12_n_12,reg_y12_n_13,reg_y12_n_14,reg_y12_n_15}),
        .\q_reg[15]_0 (reg_y12_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_94 reg_y13
       (.aclk(aclk),
        .d({pe13_n_30,pe13_n_31,pe13_n_32,pe13_n_33,pe13_n_34,pe13_n_35,pe13_n_36,pe13_n_37,pe13_n_38,pe13_n_39,pe13_n_40,pe13_n_41,pe13_n_42,pe13_n_43,pe13_n_44,pe13_n_45}),
        .q({reg_y13_n_1,reg_y13_n_2,reg_y13_n_3,reg_y13_n_4,reg_y13_n_5,reg_y13_n_6,reg_y13_n_7,reg_y13_n_8,reg_y13_n_9,reg_y13_n_10,reg_y13_n_11,reg_y13_n_12,reg_y13_n_13,reg_y13_n_14,reg_y13_n_15}),
        .\q_reg[15]_0 (reg_y13_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_95 reg_y14
       (.aclk(aclk),
        .d({pe14_n_30,pe14_n_31,pe14_n_32,pe14_n_33,pe14_n_34,pe14_n_35,pe14_n_36,pe14_n_37,pe14_n_38,pe14_n_39,pe14_n_40,pe14_n_41,pe14_n_42,pe14_n_43,pe14_n_44,pe14_n_45}),
        .q({reg_y14_n_1,reg_y14_n_2,reg_y14_n_3,reg_y14_n_4,reg_y14_n_5,reg_y14_n_6,reg_y14_n_7,reg_y14_n_8,reg_y14_n_9,reg_y14_n_10,reg_y14_n_11,reg_y14_n_12,reg_y14_n_13,reg_y14_n_14,reg_y14_n_15}),
        .\q_reg[15]_0 (reg_y14_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_96 reg_y15
       (.aclk(aclk),
        .d({pe15_n_2,pe15_n_3,pe15_n_4,pe15_n_5,pe15_n_6,pe15_n_7,pe15_n_8,pe15_n_9,pe15_n_10,pe15_n_11,pe15_n_12,pe15_n_13,pe15_n_14,pe15_n_15,pe15_n_16,pe15_n_17}),
        .q({reg_y15_n_1,reg_y15_n_2,reg_y15_n_3,reg_y15_n_4,reg_y15_n_5,reg_y15_n_6,reg_y15_n_7,reg_y15_n_8,reg_y15_n_9,reg_y15_n_10,reg_y15_n_11,reg_y15_n_12,reg_y15_n_13,reg_y15_n_14,reg_y15_n_15}),
        .\q_reg[15]_0 (reg_y15_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_97 reg_y1_2
       (.aclk(aclk),
        .aclk_0(reg_y1_2_n_0),
        .aclk_1(reg_y1_2_n_1),
        .aclk_2(reg_y1_2_n_2),
        .aclk_3(reg_y1_2_n_3),
        .aclk_4(reg_y1_2_n_4),
        .aclk_5(reg_y1_2_n_5),
        .aclk_6(reg_y1_2_n_6),
        .aclk_7(reg_y1_2_n_7),
        .aclk_8(reg_y1_2_n_8),
        .aclk_9(reg_y1_2_n_9),
        .d({pe51_n_30,pe51_n_31,pe51_n_32,pe51_n_33,pe51_n_34,pe51_n_35,pe51_n_36,pe51_n_37,pe51_n_38,pe51_n_39}));
  design_1_axis_ann_0_0_register__parameterized0_98 reg_y1_3
       (.aclk(aclk),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_5),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_4),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_3),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_2),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_1),
        .\q_reg[15] (reg_y0_3_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_0),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_9),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_8),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_7),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_0 (reg_y1_3_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_3_q_reg_r_1 (reg_y1_2_n_6));
  design_1_axis_ann_0_0_register__parameterized0_99 reg_y1_4
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y1_3_n_5),
        .\q_reg[11]_0 (reg_y1_3_n_4),
        .\q_reg[12]_0 (\q_reg[15]_0 [4:0]),
        .\q_reg[12]_1 (reg_y1_3_n_3),
        .\q_reg[13]_0 (\q_reg[15]_0 [5]),
        .\q_reg[13]_1 (reg_y1_3_n_2),
        .\q_reg[14]_0 (\q_reg[15]_0 [6]),
        .\q_reg[14]_1 (reg_y1_3_n_1),
        .\q_reg[15]_0 (\q_reg[15]_0 [7]),
        .\q_reg[15]_1 (\q_reg[15]_4 ),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[15]_3 (reg_y1_3_n_0),
        .\q_reg[6]_0 (reg_y1_3_n_9),
        .\q_reg[7]_0 (reg_y1_3_n_8),
        .\q_reg[8]_0 (reg_y1_3_n_7),
        .\q_reg[8]_1 (\q_reg[8]_1 ),
        .\q_reg[8]_2 (\q_reg[8]_2 ),
        .\q_reg[9]_0 (reg_y1_3_n_6),
        .sel_0(sel_0));
  design_1_axis_ann_0_0_register__parameterized0_100 reg_y20
       (.aclk(aclk),
        .d({pe20_n_30,pe20_n_31,pe20_n_32,pe20_n_33,pe20_n_34,pe20_n_35,pe20_n_36,pe20_n_37,pe20_n_38,pe20_n_39,pe20_n_40,pe20_n_41,pe20_n_42,pe20_n_43,pe20_n_44,pe20_n_45}),
        .q({reg_y20_n_1,reg_y20_n_2,reg_y20_n_3,reg_y20_n_4,reg_y20_n_5,reg_y20_n_6,reg_y20_n_7,reg_y20_n_8,reg_y20_n_9,reg_y20_n_10,reg_y20_n_11,reg_y20_n_12,reg_y20_n_13,reg_y20_n_14,reg_y20_n_15}),
        .\q_reg[15]_0 (reg_y20_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_101 reg_y21
       (.aclk(aclk),
        .d({pe21_n_30,pe21_n_31,pe21_n_32,pe21_n_33,pe21_n_34,pe21_n_35,pe21_n_36,pe21_n_37,pe21_n_38,pe21_n_39,pe21_n_40,pe21_n_41,pe21_n_42,pe21_n_43,pe21_n_44,pe21_n_45}),
        .q({reg_y21_n_1,reg_y21_n_2,reg_y21_n_3,reg_y21_n_4,reg_y21_n_5,reg_y21_n_6,reg_y21_n_7,reg_y21_n_8,reg_y21_n_9,reg_y21_n_10,reg_y21_n_11,reg_y21_n_12,reg_y21_n_13,reg_y21_n_14,reg_y21_n_15}),
        .\q_reg[15]_0 (reg_y21_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_102 reg_y22
       (.aclk(aclk),
        .d({pe22_n_30,pe22_n_31,pe22_n_32,pe22_n_33,pe22_n_34,pe22_n_35,pe22_n_36,pe22_n_37,pe22_n_38,pe22_n_39,pe22_n_40,pe22_n_41,pe22_n_42,pe22_n_43,pe22_n_44,pe22_n_45}),
        .q({reg_y22_n_1,reg_y22_n_2,reg_y22_n_3,reg_y22_n_4,reg_y22_n_5,reg_y22_n_6,reg_y22_n_7,reg_y22_n_8,reg_y22_n_9,reg_y22_n_10,reg_y22_n_11,reg_y22_n_12,reg_y22_n_13,reg_y22_n_14,reg_y22_n_15}),
        .\q_reg[15]_0 (reg_y22_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_103 reg_y23
       (.aclk(aclk),
        .d({pe23_n_30,pe23_n_31,pe23_n_32,pe23_n_33,pe23_n_34,pe23_n_35,pe23_n_36,pe23_n_37,pe23_n_38,pe23_n_39,pe23_n_40,pe23_n_41,pe23_n_42,pe23_n_43,pe23_n_44,pe23_n_45}),
        .q({reg_y23_n_1,reg_y23_n_2,reg_y23_n_3,reg_y23_n_4,reg_y23_n_5,reg_y23_n_6,reg_y23_n_7,reg_y23_n_8,reg_y23_n_9,reg_y23_n_10,reg_y23_n_11,reg_y23_n_12,reg_y23_n_13,reg_y23_n_14,reg_y23_n_15}),
        .\q_reg[15]_0 (reg_y23_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_104 reg_y24
       (.aclk(aclk),
        .d({pe24_n_30,pe24_n_31,pe24_n_32,pe24_n_33,pe24_n_34,pe24_n_35,pe24_n_36,pe24_n_37,pe24_n_38,pe24_n_39,pe24_n_40,pe24_n_41,pe24_n_42,pe24_n_43,pe24_n_44,pe24_n_45}),
        .q({reg_y24_n_1,reg_y24_n_2,reg_y24_n_3,reg_y24_n_4,reg_y24_n_5,reg_y24_n_6,reg_y24_n_7,reg_y24_n_8,reg_y24_n_9,reg_y24_n_10,reg_y24_n_11,reg_y24_n_12,reg_y24_n_13,reg_y24_n_14,reg_y24_n_15}),
        .\q_reg[15]_0 (reg_y24_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_105 reg_y25
       (.aclk(aclk),
        .d({pe25_n_2,pe25_n_3,pe25_n_4,pe25_n_5,pe25_n_6,pe25_n_7,pe25_n_8,pe25_n_9,pe25_n_10,pe25_n_11,pe25_n_12,pe25_n_13,pe25_n_14,pe25_n_15,pe25_n_16,pe25_n_17}),
        .q({reg_y25_n_1,reg_y25_n_2,reg_y25_n_3,reg_y25_n_4,reg_y25_n_5,reg_y25_n_6,reg_y25_n_7,reg_y25_n_8,reg_y25_n_9,reg_y25_n_10,reg_y25_n_11,reg_y25_n_12,reg_y25_n_13,reg_y25_n_14,reg_y25_n_15}),
        .\q_reg[15]_0 (reg_y25_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_106 reg_y2_1
       (.aclk(aclk),
        .aclk_0(reg_y2_1_n_0),
        .aclk_1(reg_y2_1_n_1),
        .aclk_2(reg_y2_1_n_2),
        .aclk_3(reg_y2_1_n_3),
        .aclk_4(reg_y2_1_n_4),
        .aclk_5(reg_y2_1_n_5),
        .aclk_6(reg_y2_1_n_6),
        .aclk_7(reg_y2_1_n_7),
        .aclk_8(reg_y2_1_n_8),
        .aclk_9(reg_y2_1_n_9),
        .d({pe52_n_30,pe52_n_31,pe52_n_32,pe52_n_33,pe52_n_34,pe52_n_35,pe52_n_36,pe52_n_37,pe52_n_38,pe52_n_39}));
  design_1_axis_ann_0_0_register__parameterized0_107 reg_y2_2
       (.aclk(aclk),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_5),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_4),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_3),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_2),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_1),
        .\q_reg[15] (reg_y0_2_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_0),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_9),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_8),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_7),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_0 (reg_y2_2_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_2_q_reg_r_1 (reg_y2_1_n_6));
  design_1_axis_ann_0_0_register__parameterized0_108 reg_y2_3
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y2_2_n_5),
        .\q_reg[11]_0 (reg_y2_2_n_4),
        .\q_reg[12]_0 (\q_reg[15]_1 [4:0]),
        .\q_reg[12]_1 (reg_y2_2_n_3),
        .\q_reg[13]_0 (\q_reg[15]_1 [5]),
        .\q_reg[13]_1 (reg_y2_2_n_2),
        .\q_reg[14]_0 (\q_reg[15]_1 [6]),
        .\q_reg[14]_1 (reg_y2_2_n_1),
        .\q_reg[15]_0 (\q_reg[15]_1 [7]),
        .\q_reg[15]_1 (\q_reg[15]_5 ),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[15]_3 (reg_y2_2_n_0),
        .\q_reg[6]_0 (reg_y2_2_n_9),
        .\q_reg[7]_0 (reg_y2_2_n_8),
        .\q_reg[8]_0 (reg_y2_2_n_7),
        .\q_reg[8]_1 (\q_reg[8]_3 ),
        .\q_reg[8]_2 (\q_reg[8]_4 ),
        .\q_reg[9]_0 (reg_y2_2_n_6),
        .sel_1(sel_1));
  design_1_axis_ann_0_0_register__parameterized0_109 reg_y30
       (.aclk(aclk),
        .d({pe30_n_30,pe30_n_31,pe30_n_32,pe30_n_33,pe30_n_34,pe30_n_35,pe30_n_36,pe30_n_37,pe30_n_38,pe30_n_39,pe30_n_40,pe30_n_41,pe30_n_42,pe30_n_43,pe30_n_44,pe30_n_45}),
        .q({reg_y30_n_1,reg_y30_n_2,reg_y30_n_3,reg_y30_n_4,reg_y30_n_5,reg_y30_n_6,reg_y30_n_7,reg_y30_n_8,reg_y30_n_9,reg_y30_n_10,reg_y30_n_11,reg_y30_n_12,reg_y30_n_13,reg_y30_n_14,reg_y30_n_15}),
        .\q_reg[15]_0 (reg_y30_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_110 reg_y31
       (.aclk(aclk),
        .d({pe31_n_30,pe31_n_31,pe31_n_32,pe31_n_33,pe31_n_34,pe31_n_35,pe31_n_36,pe31_n_37,pe31_n_38,pe31_n_39,pe31_n_40,pe31_n_41,pe31_n_42,pe31_n_43,pe31_n_44,pe31_n_45}),
        .q({reg_y31_n_1,reg_y31_n_2,reg_y31_n_3,reg_y31_n_4,reg_y31_n_5,reg_y31_n_6,reg_y31_n_7,reg_y31_n_8,reg_y31_n_9,reg_y31_n_10,reg_y31_n_11,reg_y31_n_12,reg_y31_n_13,reg_y31_n_14,reg_y31_n_15}),
        .\q_reg[15]_0 (reg_y31_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_111 reg_y32
       (.aclk(aclk),
        .d({pe32_n_30,pe32_n_31,pe32_n_32,pe32_n_33,pe32_n_34,pe32_n_35,pe32_n_36,pe32_n_37,pe32_n_38,pe32_n_39,pe32_n_40,pe32_n_41,pe32_n_42,pe32_n_43,pe32_n_44,pe32_n_45}),
        .q({reg_y32_n_1,reg_y32_n_2,reg_y32_n_3,reg_y32_n_4,reg_y32_n_5,reg_y32_n_6,reg_y32_n_7,reg_y32_n_8,reg_y32_n_9,reg_y32_n_10,reg_y32_n_11,reg_y32_n_12,reg_y32_n_13,reg_y32_n_14,reg_y32_n_15}),
        .\q_reg[15]_0 (reg_y32_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_112 reg_y33
       (.aclk(aclk),
        .d({pe33_n_30,pe33_n_31,pe33_n_32,pe33_n_33,pe33_n_34,pe33_n_35,pe33_n_36,pe33_n_37,pe33_n_38,pe33_n_39,pe33_n_40,pe33_n_41,pe33_n_42,pe33_n_43,pe33_n_44,pe33_n_45}),
        .q({reg_y33_n_1,reg_y33_n_2,reg_y33_n_3,reg_y33_n_4,reg_y33_n_5,reg_y33_n_6,reg_y33_n_7,reg_y33_n_8,reg_y33_n_9,reg_y33_n_10,reg_y33_n_11,reg_y33_n_12,reg_y33_n_13,reg_y33_n_14,reg_y33_n_15}),
        .\q_reg[15]_0 (reg_y33_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_113 reg_y34
       (.aclk(aclk),
        .d({pe34_n_30,pe34_n_31,pe34_n_32,pe34_n_33,pe34_n_34,pe34_n_35,pe34_n_36,pe34_n_37,pe34_n_38,pe34_n_39,pe34_n_40,pe34_n_41,pe34_n_42,pe34_n_43,pe34_n_44,pe34_n_45}),
        .q({reg_y34_n_1,reg_y34_n_2,reg_y34_n_3,reg_y34_n_4,reg_y34_n_5,reg_y34_n_6,reg_y34_n_7,reg_y34_n_8,reg_y34_n_9,reg_y34_n_10,reg_y34_n_11,reg_y34_n_12,reg_y34_n_13,reg_y34_n_14,reg_y34_n_15}),
        .\q_reg[15]_0 (reg_y34_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_114 reg_y35
       (.aclk(aclk),
        .d({pe35_n_2,pe35_n_3,pe35_n_4,pe35_n_5,pe35_n_6,pe35_n_7,pe35_n_8,pe35_n_9,pe35_n_10,pe35_n_11,pe35_n_12,pe35_n_13,pe35_n_14,pe35_n_15,pe35_n_16,pe35_n_17}),
        .q({reg_y35_n_1,reg_y35_n_2,reg_y35_n_3,reg_y35_n_4,reg_y35_n_5,reg_y35_n_6,reg_y35_n_7,reg_y35_n_8,reg_y35_n_9,reg_y35_n_10,reg_y35_n_11,reg_y35_n_12,reg_y35_n_13,reg_y35_n_14,reg_y35_n_15}),
        .\q_reg[15]_0 (reg_y35_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_115 reg_y3_0
       (.aclk(aclk),
        .aclk_0(reg_y3_0_n_0),
        .aclk_1(reg_y3_0_n_1),
        .aclk_2(reg_y3_0_n_2),
        .aclk_3(reg_y3_0_n_3),
        .aclk_4(reg_y3_0_n_4),
        .aclk_5(reg_y3_0_n_5),
        .aclk_6(reg_y3_0_n_6),
        .aclk_7(reg_y3_0_n_7),
        .aclk_8(reg_y3_0_n_8),
        .aclk_9(reg_y3_0_n_9),
        .d({pe53_n_30,pe53_n_31,pe53_n_32,pe53_n_33,pe53_n_34,pe53_n_35,pe53_n_36,pe53_n_37,pe53_n_38,pe53_n_39}));
  design_1_axis_ann_0_0_register__parameterized0_116 reg_y3_1
       (.aclk(aclk),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_5),
        .\q_reg[10]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_5),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_4),
        .\q_reg[11]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_4),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_3),
        .\q_reg[12]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_3),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_2),
        .\q_reg[13]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_2),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_1),
        .\q_reg[14]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_1),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_0),
        .\q_reg[15]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_0),
        .\q_reg[6] (q_reg_r),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_9),
        .\q_reg[6]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_9),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_8),
        .\q_reg[7]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_8),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_7),
        .\q_reg[8]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_7),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_0 (reg_y3_1_n_6),
        .\q_reg[9]_inst_ann_0_systolic_0_reg_y0_1_q_reg_r_1 (reg_y3_0_n_6));
  design_1_axis_ann_0_0_register__parameterized0_117 reg_y3_2
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y3_1_n_5),
        .\q_reg[11]_0 (reg_y3_1_n_4),
        .\q_reg[12]_0 (\q_reg[15]_2 [4:0]),
        .\q_reg[12]_1 (reg_y3_1_n_3),
        .\q_reg[13]_0 (\q_reg[15]_2 [5]),
        .\q_reg[13]_1 (reg_y3_1_n_2),
        .\q_reg[14]_0 (\q_reg[15]_2 [6]),
        .\q_reg[14]_1 (reg_y3_1_n_1),
        .\q_reg[15]_0 (\q_reg[15]_2 [7]),
        .\q_reg[15]_1 (\q_reg[15]_6 ),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[15]_3 (reg_y3_1_n_0),
        .\q_reg[6]_0 (reg_y3_1_n_9),
        .\q_reg[7]_0 (reg_y3_1_n_8),
        .\q_reg[8]_0 (reg_y3_1_n_7),
        .\q_reg[8]_1 (\q_reg[8]_5 ),
        .\q_reg[8]_2 (\q_reg[8]_6 ),
        .\q_reg[9]_0 (reg_y3_1_n_6),
        .sel_2(sel_2));
  design_1_axis_ann_0_0_register__parameterized0_118 reg_y40
       (.aclk(aclk),
        .d({pe40_n_30,pe40_n_31,pe40_n_32,pe40_n_33,pe40_n_34,pe40_n_35,pe40_n_36,pe40_n_37,pe40_n_38,pe40_n_39,pe40_n_40,pe40_n_41,pe40_n_42,pe40_n_43,pe40_n_44,pe40_n_45}),
        .q({reg_y40_n_1,reg_y40_n_2,reg_y40_n_3,reg_y40_n_4,reg_y40_n_5,reg_y40_n_6,reg_y40_n_7,reg_y40_n_8,reg_y40_n_9,reg_y40_n_10,reg_y40_n_11,reg_y40_n_12,reg_y40_n_13,reg_y40_n_14,reg_y40_n_15}),
        .\q_reg[15]_0 (reg_y40_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_119 reg_y41
       (.aclk(aclk),
        .d({pe41_n_30,pe41_n_31,pe41_n_32,pe41_n_33,pe41_n_34,pe41_n_35,pe41_n_36,pe41_n_37,pe41_n_38,pe41_n_39,pe41_n_40,pe41_n_41,pe41_n_42,pe41_n_43,pe41_n_44,pe41_n_45}),
        .q({reg_y41_n_1,reg_y41_n_2,reg_y41_n_3,reg_y41_n_4,reg_y41_n_5,reg_y41_n_6,reg_y41_n_7,reg_y41_n_8,reg_y41_n_9,reg_y41_n_10,reg_y41_n_11,reg_y41_n_12,reg_y41_n_13,reg_y41_n_14,reg_y41_n_15}),
        .\q_reg[15]_0 (reg_y41_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_120 reg_y42
       (.aclk(aclk),
        .d({pe42_n_30,pe42_n_31,pe42_n_32,pe42_n_33,pe42_n_34,pe42_n_35,pe42_n_36,pe42_n_37,pe42_n_38,pe42_n_39,pe42_n_40,pe42_n_41,pe42_n_42,pe42_n_43,pe42_n_44,pe42_n_45}),
        .q({reg_y42_n_1,reg_y42_n_2,reg_y42_n_3,reg_y42_n_4,reg_y42_n_5,reg_y42_n_6,reg_y42_n_7,reg_y42_n_8,reg_y42_n_9,reg_y42_n_10,reg_y42_n_11,reg_y42_n_12,reg_y42_n_13,reg_y42_n_14,reg_y42_n_15}),
        .\q_reg[15]_0 (reg_y42_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_121 reg_y43
       (.aclk(aclk),
        .d({pe43_n_30,pe43_n_31,pe43_n_32,pe43_n_33,pe43_n_34,pe43_n_35,pe43_n_36,pe43_n_37,pe43_n_38,pe43_n_39,pe43_n_40,pe43_n_41,pe43_n_42,pe43_n_43,pe43_n_44,pe43_n_45}),
        .q({reg_y43_n_1,reg_y43_n_2,reg_y43_n_3,reg_y43_n_4,reg_y43_n_5,reg_y43_n_6,reg_y43_n_7,reg_y43_n_8,reg_y43_n_9,reg_y43_n_10,reg_y43_n_11,reg_y43_n_12,reg_y43_n_13,reg_y43_n_14,reg_y43_n_15}),
        .\q_reg[15]_0 (reg_y43_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_122 reg_y44
       (.aclk(aclk),
        .d({pe44_n_30,pe44_n_31,pe44_n_32,pe44_n_33,pe44_n_34,pe44_n_35,pe44_n_36,pe44_n_37,pe44_n_38,pe44_n_39,pe44_n_40,pe44_n_41,pe44_n_42,pe44_n_43,pe44_n_44,pe44_n_45}),
        .q({reg_y44_n_1,reg_y44_n_2,reg_y44_n_3,reg_y44_n_4,reg_y44_n_5,reg_y44_n_6,reg_y44_n_7,reg_y44_n_8,reg_y44_n_9,reg_y44_n_10,reg_y44_n_11,reg_y44_n_12,reg_y44_n_13,reg_y44_n_14,reg_y44_n_15}),
        .\q_reg[15]_0 (reg_y44_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_123 reg_y45
       (.aclk(aclk),
        .d({pe45_n_2,pe45_n_3,pe45_n_4,pe45_n_5,pe45_n_6,pe45_n_7,pe45_n_8,pe45_n_9,pe45_n_10,pe45_n_11,pe45_n_12,pe45_n_13,pe45_n_14,pe45_n_15,pe45_n_16,pe45_n_17}),
        .q({reg_y45_n_1,reg_y45_n_2,reg_y45_n_3,reg_y45_n_4,reg_y45_n_5,reg_y45_n_6,reg_y45_n_7,reg_y45_n_8,reg_y45_n_9,reg_y45_n_10,reg_y45_n_11,reg_y45_n_12,reg_y45_n_13,reg_y45_n_14,reg_y45_n_15}),
        .\q_reg[15]_0 (reg_y45_n_0),
        .\q_reg[15]_1 (aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_124 reg_y4_0
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y4_0_n_5),
        .\q_reg[10]_1 (reg_y54_n_5),
        .\q_reg[11]_0 (reg_y4_0_n_4),
        .\q_reg[11]_1 (reg_y54_n_4),
        .\q_reg[12]_0 (reg_y4_0_n_3),
        .\q_reg[12]_1 (reg_y54_n_3),
        .\q_reg[13]_0 (reg_y4_0_n_2),
        .\q_reg[13]_1 (reg_y54_n_2),
        .\q_reg[14]_0 (reg_y4_0_n_1),
        .\q_reg[14]_1 (reg_y54_n_1),
        .\q_reg[15]_0 (reg_y4_0_n_0),
        .\q_reg[15]_1 (aresetn_0),
        .\q_reg[15]_2 (reg_y54_n_0),
        .\q_reg[6]_0 (reg_y4_0_n_9),
        .\q_reg[6]_1 (reg_y54_n_9),
        .\q_reg[7]_0 (reg_y4_0_n_8),
        .\q_reg[7]_1 (reg_y54_n_8),
        .\q_reg[8]_0 (reg_y4_0_n_7),
        .\q_reg[8]_1 (reg_y54_n_7),
        .\q_reg[9]_0 (reg_y4_0_n_6),
        .\q_reg[9]_1 (reg_y54_n_6));
  design_1_axis_ann_0_0_register__parameterized0_125 reg_y4_1
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y4_0_n_5),
        .\q_reg[11]_0 (reg_y4_0_n_4),
        .\q_reg[12]_0 (\q_reg[15]_8 [4:0]),
        .\q_reg[12]_1 (reg_y4_0_n_3),
        .\q_reg[13]_0 (\q_reg[15]_8 [5]),
        .\q_reg[13]_1 (reg_y4_0_n_2),
        .\q_reg[14]_0 (\q_reg[15]_8 [6]),
        .\q_reg[14]_1 (reg_y4_0_n_1),
        .\q_reg[15]_0 (\q_reg[15]_7 ),
        .\q_reg[15]_1 (\q_reg[15]_8 [7]),
        .\q_reg[15]_2 (aresetn_0),
        .\q_reg[15]_3 (reg_y4_0_n_0),
        .\q_reg[6]_0 (reg_y4_0_n_9),
        .\q_reg[7]_0 (reg_y4_0_n_8),
        .\q_reg[8]_0 (\q_reg[8]_7 ),
        .\q_reg[8]_1 (\q_reg[8]_8 ),
        .\q_reg[8]_2 (reg_y4_0_n_7),
        .\q_reg[9]_0 (reg_y4_0_n_6),
        .sel_3(sel_3));
  design_1_axis_ann_0_0_register__parameterized0_126 reg_y50
       (.aclk(aclk),
        .q_reg_r_0(reg_y50_n_0),
        .q_reg_r_1(aresetn_0));
  design_1_axis_ann_0_0_register__parameterized0_127 reg_y54
       (.aclk(aclk),
        .d({pe54_n_30,pe54_n_31,pe54_n_32,pe54_n_33,pe54_n_34,pe54_n_35,pe54_n_36,pe54_n_37,pe54_n_38,pe54_n_39}),
        .\q_reg[10]_0 (reg_y54_n_5),
        .\q_reg[11]_0 (reg_y54_n_4),
        .\q_reg[12]_0 (reg_y54_n_3),
        .\q_reg[13]_0 (reg_y54_n_2),
        .\q_reg[14]_0 (reg_y54_n_1),
        .\q_reg[15]_0 (reg_y54_n_0),
        .\q_reg[15]_1 (aresetn_0),
        .\q_reg[6]_0 (reg_y54_n_9),
        .\q_reg[7]_0 (reg_y54_n_8),
        .\q_reg[8]_0 (reg_y54_n_7),
        .\q_reg[9]_0 (reg_y54_n_6));
  design_1_axis_ann_0_0_register__parameterized0_128 reg_y55
       (.aclk(aclk),
        .d({pe55_n_1,pe55_n_2,pe55_n_3,pe55_n_4,pe55_n_5,pe55_n_6,pe55_n_7,pe55_n_8,pe55_n_9,pe55_n_10}),
        .\q_reg[10]_0 (reg_y55_n_5),
        .\q_reg[11]_0 (reg_y55_n_4),
        .\q_reg[12]_0 (reg_y55_n_3),
        .\q_reg[13]_0 (reg_y55_n_2),
        .\q_reg[14]_0 (reg_y55_n_1),
        .\q_reg[15]_0 (reg_y55_n_0),
        .\q_reg[15]_1 (aresetn_0),
        .\q_reg[6]_0 (reg_y55_n_9),
        .\q_reg[7]_0 (reg_y55_n_8),
        .\q_reg[8]_0 (reg_y55_n_7),
        .\q_reg[9]_0 (reg_y55_n_6));
  design_1_axis_ann_0_0_register__parameterized0_129 reg_y5_0
       (.aclk(aclk),
        .\q_reg[10]_0 (reg_y55_n_5),
        .\q_reg[11]_0 (reg_y55_n_4),
        .\q_reg[12]_0 (\q_reg[15]_10 [4:0]),
        .\q_reg[12]_1 (reg_y55_n_3),
        .\q_reg[13]_0 (\q_reg[15]_10 [5]),
        .\q_reg[13]_1 (reg_y55_n_2),
        .\q_reg[14]_0 (\q_reg[15]_10 [6]),
        .\q_reg[14]_1 (reg_y55_n_1),
        .\q_reg[15]_0 (\q_reg[15]_9 ),
        .\q_reg[15]_1 (\q_reg[15]_10 [7]),
        .\q_reg[15]_2 (reg_y55_n_0),
        .\q_reg[6]_0 (aresetn_0),
        .\q_reg[6]_1 (reg_y55_n_9),
        .\q_reg[7]_0 (reg_y55_n_8),
        .\q_reg[8]_0 (\q_reg[8]_9 ),
        .\q_reg[8]_1 (\q_reg[8]_10 ),
        .\q_reg[8]_2 (reg_y55_n_7),
        .\q_reg[9]_0 (reg_y55_n_6),
        .sel_4(sel_4));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module design_1_axis_ann_0_0_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module design_1_axis_ann_0_0_xpm_cdc_sync_rst__2
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [1:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \gen_fwft.count_en ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI),
        .I1(\gwdc.wr_data_count_i_reg[7] [1]),
        .I2(Q),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn_138
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [1:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \gen_fwft.count_en ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [1:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_0 [0]),
        .I5(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(DI),
        .I1(\gwdc.wr_data_count_i_reg[7] [1]),
        .I2(Q),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_16 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized0
   (DI,
    Q,
    S,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[8] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    clr_full,
    ram_wr_en_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \count_value_i_reg[8]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]S;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [4:0]\count_value_i_reg[6]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [8:0]\gwdc.wr_data_count_i_reg[8] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input clr_full;
  input ram_wr_en_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]\count_value_i_reg[8]_0 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [7:0]Q;
  wire [0:0]S;
  wire clr_full;
  wire [8:8]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [4:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [8:0]\gwdc.wr_data_count_i_reg[8] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(count_value_i),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(count_value_i),
        .R(\count_value_i_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_i),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAFFFFBFBF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(ram_wr_en_i),
        .I2(going_full1),
        .I3(leaving_empty0),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\gwdc.wr_data_count_i_reg[8] [7]),
        .I1(Q[7]),
        .I2(\gwdc.wr_data_count_i_reg[8] [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[8] [3]),
        .I2(\gwdc.wr_data_count_i_reg[8] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[8] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[8] [0]),
        .I2(\gwdc.wr_data_count_i_reg[8] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[8] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[8] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[8] [6]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[8] [5]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[8] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[8] [4]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[8] [3]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[8] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gwdc.wr_data_count_i_reg[8] [7]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[7]),
        .I1(\gwdc.wr_data_count_i_reg[8] [7]),
        .I2(count_value_i),
        .I3(\gwdc.wr_data_count_i_reg[8] [8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_i,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[8] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [8:0]Q;
  output [8:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_i;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[8] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [5:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [8:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [5:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[8] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_i),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D[7:0]),
        .S({S[6:2],\gwdc.wr_data_count_i[7]_i_14_n_0 ,S[1:0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [7:1],D[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i_reg[8] }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139
   (DI,
    Q,
    S,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[8] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    clr_full,
    ram_wr_en_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ,
    \count_value_i_reg[8]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]S;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [4:0]\count_value_i_reg[6]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [8:0]\gwdc.wr_data_count_i_reg[8] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input clr_full;
  input ram_wr_en_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  input [0:0]\count_value_i_reg[8]_0 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [7:0]Q;
  wire [0:0]S;
  wire clr_full;
  wire [8:8]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [4:0]\count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[8]_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire [7:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [8:0]\gwdc.wr_data_count_i_reg[8] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(count_value_i),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(count_value_i),
        .R(\count_value_i_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_i),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAFFFFBFBF)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_1 
       (.I0(clr_full),
        .I1(ram_wr_en_i),
        .I2(going_full1),
        .I3(leaving_empty0),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_4 
       (.I0(\gwdc.wr_data_count_i_reg[8] [7]),
        .I1(Q[7]),
        .I2(\gwdc.wr_data_count_i_reg[8] [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[8] [3]),
        .I2(\gwdc.wr_data_count_i_reg[8] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[8] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[8] [0]),
        .I2(\gwdc.wr_data_count_i_reg[8] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[8] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[8] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[8] [6]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[8] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[8] [5]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[8] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[8] [4]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[8] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[8] [3]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[8] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[8] [6]),
        .I2(Q[7]),
        .I3(\gwdc.wr_data_count_i_reg[8] [7]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[8]_i_2 
       (.I0(Q[7]),
        .I1(\gwdc.wr_data_count_i_reg[8] [7]),
        .I2(count_value_i),
        .I3(\gwdc.wr_data_count_i_reg[8] [8]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_i,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[8] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [8:0]Q;
  output [8:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_i;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [0:0]\gwdc.wr_data_count_i_reg[8] ;
  input [0:0]\gwdc.wr_data_count_i_reg[7] ;
  input [5:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [8:0]D;
  wire [1:0]DI;
  wire [8:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[8]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [7:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[7]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [5:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[8] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:0]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[8]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[8]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_i),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I1(Q[7]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I3(Q[6]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[7] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D[7:0]),
        .S({S[6:2],\gwdc.wr_data_count_i[7]_i_14_n_0 ,S[1:0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[8]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO(\NLW_gwdc.wr_data_count_i_reg[8]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gwdc.wr_data_count_i_reg[8]_i_1_O_UNCONNECTED [7:1],D[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i_reg[8] }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    wr_clk);
  output [7:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[1]_1 ;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137
   (Q,
    ram_wr_en_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    wr_clk);
  output [7:0]Q;
  input ram_wr_en_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[1]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    wr_clk);
  output [7:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[1]_1 ;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143
   (Q,
    ram_wr_en_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    wr_clk);
  output [7:0]Q;
  input ram_wr_en_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input wr_clk;

  wire [7:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_i;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[1]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_i),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_i),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* AXIS_DATA_WIDTH = "164" *) (* AXIS_FINAL_DATA_WIDTH = "164" *) (* CASCADE_HEIGHT = "0" *) 
(* CDC_SYNC_STAGES = "2" *) (* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_AXIS = "16'b0000000000000100" *) (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000100" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
(* EN_ALMOST_FULL_INT = "1'b0" *) (* EN_DATA_VALID_INT = "1'b1" *) (* EN_SIM_ASSERT_ERR = "warning" *) 
(* FIFO_DEPTH = "256" *) (* FIFO_MEMORY_TYPE = "auto" *) (* LOG_DEPTH_AXIS = "8" *) 
(* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) (* PKT_SIZE_LT8 = "1'b0" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_PKT_MODE = "0" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* TDATA_OFFSET = "128" *) (* TDATA_WIDTH = "128" *) (* TDEST_OFFSET = "162" *) 
(* TDEST_WIDTH = "1" *) (* TID_OFFSET = "161" *) (* TID_WIDTH = "1" *) 
(* TKEEP_OFFSET = "160" *) (* TSTRB_OFFSET = "144" *) (* TUSER_MAX_WIDTH = "3933" *) 
(* TUSER_OFFSET = "163" *) (* TUSER_WIDTH = "1" *) (* USE_ADV_FEATURES = "0004" *) 
(* USE_ADV_FEATURES_INT = "825241652" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* dont_touch = "true" *) 
module design_1_axis_ann_0_0_xpm_fifo_axis
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [127:0]s_axis_tdata;
  input [15:0]s_axis_tstrb;
  input [15:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [127:0]m_axis_tdata;
  output [15:0]m_axis_tstrb;
  output [15:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [8:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [0:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [127:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [15:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [15:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [127:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [15:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [15:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [8:0]wr_data_count_axis;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_cdc_sync_rst \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000100" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "41984" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "164" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241652" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "164" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_DEPTH_LOG = "8" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axis_ann_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(wr_data_count_axis),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* AXIS_DATA_WIDTH = "164" *) (* AXIS_FINAL_DATA_WIDTH = "164" *) (* CASCADE_HEIGHT = "0" *) 
(* CDC_SYNC_STAGES = "2" *) (* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_AXIS = "16'b0000000000000100" *) (* EN_ADV_FEATURE_AXIS_INT = "16'b0001000000000100" *) (* EN_ALMOST_EMPTY_INT = "1'b0" *) 
(* EN_ALMOST_FULL_INT = "1'b0" *) (* EN_DATA_VALID_INT = "1'b1" *) (* EN_SIM_ASSERT_ERR = "warning" *) 
(* FIFO_DEPTH = "256" *) (* FIFO_MEMORY_TYPE = "auto" *) (* LOG_DEPTH_AXIS = "8" *) 
(* ORIG_REF_NAME = "xpm_fifo_axis" *) (* PACKET_FIFO = "false" *) (* PKT_SIZE_LT8 = "1'b0" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_PKT_MODE = "0" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* TDATA_OFFSET = "128" *) (* TDATA_WIDTH = "128" *) (* TDEST_OFFSET = "162" *) 
(* TDEST_WIDTH = "1" *) (* TID_OFFSET = "161" *) (* TID_WIDTH = "1" *) 
(* TKEEP_OFFSET = "160" *) (* TSTRB_OFFSET = "144" *) (* TUSER_MAX_WIDTH = "3933" *) 
(* TUSER_OFFSET = "163" *) (* TUSER_WIDTH = "1" *) (* USE_ADV_FEATURES = "0004" *) 
(* USE_ADV_FEATURES_INT = "825241652" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* dont_touch = "true" *) 
module design_1_axis_ann_0_0_xpm_fifo_axis__xdcDup__1
   (s_aresetn,
    s_aclk,
    m_aclk,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    prog_full_axis,
    wr_data_count_axis,
    almost_full_axis,
    prog_empty_axis,
    rd_data_count_axis,
    almost_empty_axis,
    injectsbiterr_axis,
    injectdbiterr_axis,
    sbiterr_axis,
    dbiterr_axis);
  input s_aresetn;
  input s_aclk;
  input m_aclk;
  input s_axis_tvalid;
  output s_axis_tready;
  input [127:0]s_axis_tdata;
  input [15:0]s_axis_tstrb;
  input [15:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [0:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [127:0]m_axis_tdata;
  output [15:0]m_axis_tstrb;
  output [15:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [0:0]m_axis_tuser;
  output prog_full_axis;
  output [8:0]wr_data_count_axis;
  output almost_full_axis;
  output prog_empty_axis;
  output [0:0]rd_data_count_axis;
  output almost_empty_axis;
  input injectsbiterr_axis;
  input injectdbiterr_axis;
  output sbiterr_axis;
  output dbiterr_axis;

  wire \<const0> ;
  wire \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ;
  wire [127:0]m_axis_tdata;
  wire [0:0]m_axis_tdest;
  wire [0:0]m_axis_tid;
  wire [15:0]m_axis_tkeep;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire [15:0]m_axis_tstrb;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire rst_axis;
  wire s_aclk;
  wire s_aresetn;
  wire [127:0]s_axis_tdata;
  wire [0:0]s_axis_tdest;
  wire [0:0]s_axis_tid;
  wire [15:0]s_axis_tkeep;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire [15:0]s_axis_tstrb;
  wire [0:0]s_axis_tuser;
  wire s_axis_tvalid;
  wire [8:0]wr_data_count_axis;
  wire xpm_fifo_base_inst_i_1_n_0;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty_axis = \<const0> ;
  assign almost_full_axis = \<const0> ;
  assign dbiterr_axis = \<const0> ;
  assign prog_empty_axis = \<const0> ;
  assign prog_full_axis = \<const0> ;
  assign rd_data_count_axis[0] = \<const0> ;
  assign sbiterr_axis = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axis_ann_0_0_xpm_cdc_sync_rst__2 \gaxis_rst_sync.xpm_cdc_sync_rst_inst 
       (.dest_clk(s_aclk),
        .dest_rst(rst_axis),
        .src_rst(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 
       (.I0(s_aresetn),
        .O(\gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001000000000100" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b0" *) 
  (* EN_SIM_ASSERT_ERR = "warning" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "256" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "41984" *) 
  (* FIFO_WRITE_DEPTH = "256" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "251" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "251" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "1" *) 
  (* RD_DC_WIDTH_EXT = "9" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "8" *) 
  (* READ_DATA_WIDTH = "164" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "825241652" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "164" *) 
  (* WR_DATA_COUNT_WIDTH = "9" *) 
  (* WR_DC_WIDTH_EXT = "9" *) 
  (* WR_DEPTH_LOG = "8" *) 
  (* WR_PNTR_WIDTH = "8" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axis_ann_0_0_xpm_fifo_base__2 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(m_axis_tvalid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din({s_axis_tlast,s_axis_tuser,s_axis_tdest,s_axis_tid,s_axis_tkeep,s_axis_tstrb,s_axis_tdata}),
        .dout({m_axis_tlast,m_axis_tuser,m_axis_tdest,m_axis_tid,m_axis_tkeep,m_axis_tstrb,m_axis_tdata}),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(s_axis_tready),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[0]),
        .rd_en(xpm_fifo_base_inst_i_1_n_0),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst_axis),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(s_aclk),
        .wr_data_count(wr_data_count_axis),
        .wr_en(s_axis_tvalid),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    xpm_fifo_base_inst_i_1
       (.I0(m_axis_tvalid),
        .I1(m_axis_tready),
        .O(xpm_fifo_base_inst_i_1_n_0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001000000000100" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b0" *) (* EN_SIM_ASSERT_ERR = "warning" *) 
(* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) 
(* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) 
(* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "41984" *) 
(* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) 
(* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "251" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "251" *) 
(* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* RD_DC_WIDTH_EXT = "9" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) (* READ_DATA_WIDTH = "164" *) 
(* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241652" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "164" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "9" *) 
(* WR_DEPTH_LOG = "8" *) (* WR_PNTR_WIDTH = "8" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "8" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module design_1_axis_ann_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [163:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [163:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [7:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [163:0]din;
  wire [163:0]dout;
  wire full_n;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [8:0]\gwdc.diff_wr_rd_pntr ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_9;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire [7:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [163:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axis_ann_0_0_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(\gen_fwft.rdpp1_inst_n_0 ),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[7] (rd_pntr_ext[1:0]),
        .\gwdc.wr_data_count_i_reg[7]_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_18),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_17),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "164" *) 
  (* BYTE_WRITE_WIDTH_B = "164" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "163" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "164" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "41984" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "164" *) 
  (* P_MIN_WIDTH_DATA_A = "164" *) 
  (* P_MIN_WIDTH_DATA_B = "164" *) 
  (* P_MIN_WIDTH_DATA_ECC = "164" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "164" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "164" *) 
  (* P_WIDTH_COL_WRITE_B = "164" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "164" *) 
  (* READ_DATA_WIDTH_B = "164" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "164" *) 
  (* WRITE_DATA_WIDTH_B = "164" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "164" *) 
  (* rstb_loop_iter = "164" *) 
  design_1_axis_ann_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [163:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_10),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized0 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_10),
        .Q(rd_pntr_ext),
        .S(rdp_inst_n_9),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16}),
        .\count_value_i_reg[8]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_17),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_18),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gwdc.wr_data_count_i_reg[7] (\gen_fwft.rdpp1_inst_n_0 ),
        .\gwdc.wr_data_count_i_reg[8] ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized1 rdpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (rdp_inst_n_10),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_136 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_10),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (count_value_i__0),
        .\gwdc.wr_data_count_i_reg[7] (\gen_fwft.rdpp1_inst_n_0 ),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[6:1]),
        .\gwdc.wr_data_count_i_reg[8] (rdp_inst_n_9),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_137 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axis_ann_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\count_value_i_reg[7] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001000000000100" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) 
(* EN_PF = "1'b0" *) (* EN_RDC = "1'b0" *) (* EN_SIM_ASSERT_ERR = "warning" *) 
(* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) (* EN_WDC = "1'b1" *) 
(* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) 
(* FIFO_READ_DEPTH = "256" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "41984" *) 
(* FIFO_WRITE_DEPTH = "256" *) (* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) 
(* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "251" *) 
(* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "251" *) 
(* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* RD_DATA_COUNT_WIDTH = "1" *) (* RD_DC_WIDTH_EXT = "9" *) (* RD_LATENCY = "2" *) 
(* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "8" *) (* READ_DATA_WIDTH = "164" *) 
(* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "825241652" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "164" *) (* WR_DATA_COUNT_WIDTH = "9" *) (* WR_DC_WIDTH_EXT = "9" *) 
(* WR_DEPTH_LOG = "8" *) (* WR_PNTR_WIDTH = "8" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "8" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) 
(* stage2_valid = "1" *) 
module design_1_axis_ann_0_0_xpm_fifo_base__2
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [163:0]din;
  output full;
  output full_n;
  output prog_full;
  output [8:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [163:0]dout;
  output empty;
  output prog_empty;
  output [0:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [7:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [163:0]din;
  wire [163:0]dout;
  wire full_n;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ;
  wire [8:0]\gwdc.diff_wr_rd_pntr ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_i;
  wire rd_en;
  wire [7:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_10;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_9;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [8:0]wr_data_count;
  wire wr_en;
  wire [7:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [163:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axis_ann_0_0_xpm_counter_updn_138 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(\gen_fwft.rdpp1_inst_n_0 ),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[7] (rd_pntr_ext[1:0]),
        .\gwdc.wr_data_count_i_reg[7]_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_18),
        .Q(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_17),
        .Q(full_n),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "8" *) 
  (* ADDR_WIDTH_B = "8" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "164" *) 
  (* BYTE_WRITE_WIDTH_B = "164" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "163" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "164" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "41984" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "256" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "164" *) 
  (* P_MIN_WIDTH_DATA_A = "164" *) 
  (* P_MIN_WIDTH_DATA_B = "164" *) 
  (* P_MIN_WIDTH_DATA_ECC = "164" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "164" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "8" *) 
  (* P_WIDTH_ADDR_READ_B = "8" *) 
  (* P_WIDTH_ADDR_WRITE_A = "8" *) 
  (* P_WIDTH_ADDR_WRITE_B = "8" *) 
  (* P_WIDTH_COL_WRITE_A = "164" *) 
  (* P_WIDTH_COL_WRITE_B = "164" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "164" *) 
  (* READ_DATA_WIDTH_B = "164" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "164" *) 
  (* WRITE_DATA_WIDTH_B = "164" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "164" *) 
  (* rstb_loop_iter = "164" *) 
  design_1_axis_ann_0_0_xpm_memory_base__2 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [163:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_10),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr [8]),
        .Q(wr_data_count[8]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_139 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_10),
        .Q(rd_pntr_ext),
        .S(rdp_inst_n_9),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16}),
        .\count_value_i_reg[8]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_17),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_18),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gwdc.wr_data_count_i_reg[7] (\gen_fwft.rdpp1_inst_n_0 ),
        .\gwdc.wr_data_count_i_reg[8] ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_140 rdpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (rdp_inst_n_10),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_fifo_reg_bit_141 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized0_142 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_10),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (count_value_i__0),
        .\gwdc.wr_data_count_i_reg[7] (\gen_fwft.rdpp1_inst_n_0 ),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[6:1]),
        .\gwdc.wr_data_count_i_reg[8] (rdp_inst_n_9),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axis_ann_0_0_xpm_counter_updn__parameterized1_143 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_wr_en_i(ram_wr_en_i),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axis_ann_0_0_xpm_fifo_rst_144 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\count_value_i_reg[7] (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_n_0 ),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_i(ram_wr_en_i),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axis_ann_0_0_xpm_fifo_reg_bit
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axis_ann_0_0_xpm_fifo_reg_bit_141
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_i_2 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axis_ann_0_0_xpm_fifo_rst
   (ram_wr_en_i,
    Q,
    SR,
    rst,
    wr_en,
    \count_value_i_reg[7] ,
    rst_d1,
    ram_empty_i,
    \count_value_i_reg[1] ,
    rd_en,
    wr_clk);
  output ram_wr_en_i;
  output [0:0]Q;
  output [0:0]SR;
  input rst;
  input wr_en;
  input \count_value_i_reg[7] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1] ;
  input rd_en;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \count_value_i_reg[7] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'hAAAAAEAE)) 
    \count_value_i[1]_i_1 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1] [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1] [0]),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[7] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_i));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axis_ann_0_0_xpm_fifo_rst_144
   (ram_wr_en_i,
    Q,
    SR,
    rst,
    wr_en,
    \count_value_i_reg[7] ,
    rst_d1,
    ram_empty_i,
    \count_value_i_reg[1] ,
    rd_en,
    wr_clk);
  output ram_wr_en_i;
  output [0:0]Q;
  output [0:0]SR;
  input rst;
  input wr_en;
  input \count_value_i_reg[7] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1] ;
  input rd_en;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \count_value_i_reg[7] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire ram_wr_en_i;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'hAAAAAEAE)) 
    \count_value_i[1]_i_1 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1] [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1] [0]),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[7] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_i));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "164" *) (* BYTE_WRITE_WIDTH_B = "164" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "41984" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "164" *) (* P_MIN_WIDTH_DATA_A = "164" *) (* P_MIN_WIDTH_DATA_B = "164" *) 
(* P_MIN_WIDTH_DATA_ECC = "164" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "164" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) 
(* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) 
(* P_WIDTH_COL_WRITE_A = "164" *) (* P_WIDTH_COL_WRITE_B = "164" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "164" *) (* READ_DATA_WIDTH_B = "164" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "164" *) 
(* WRITE_DATA_WIDTH_B = "164" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "164" *) (* rstb_loop_iter = "164" *) 
module design_1_axis_ann_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [163:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [163:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [163:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [163:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [163:0]dina;
  wire [163:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [15:4]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP(dina[71:68]),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(doutb[67:64]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN(dina[135:104]),
        .DINPADINP(dina[139:136]),
        .DINPBDINP(dina[143:140]),
        .DOUTADOUT(doutb[103:72]),
        .DOUTBDOUT(doutb[135:104]),
        .DOUTPADOUTP(doutb[139:136]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "163" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "163" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "163" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED [15:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED [15:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED [1:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED [1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN(dina[159:144]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[163:160]}),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(doutb[159:144]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED [15:4],doutb[163:160]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "8" *) (* ADDR_WIDTH_B = "8" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "164" *) (* BYTE_WRITE_WIDTH_B = "164" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "41984" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "256" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "164" *) (* P_MIN_WIDTH_DATA_A = "164" *) (* P_MIN_WIDTH_DATA_B = "164" *) 
(* P_MIN_WIDTH_DATA_ECC = "164" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "164" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "8" *) 
(* P_WIDTH_ADDR_READ_B = "8" *) (* P_WIDTH_ADDR_WRITE_A = "8" *) (* P_WIDTH_ADDR_WRITE_B = "8" *) 
(* P_WIDTH_COL_WRITE_A = "164" *) (* P_WIDTH_COL_WRITE_B = "164" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "164" *) (* READ_DATA_WIDTH_B = "164" *) (* READ_LATENCY_A = "2" *) 
(* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "164" *) 
(* WRITE_DATA_WIDTH_B = "164" *) (* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "164" *) (* rstb_loop_iter = "164" *) 
module design_1_axis_ann_0_0_xpm_memory_base__2
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [163:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [163:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [163:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [163:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [7:0]addra;
  wire [7:0]addrb;
  wire clka;
  wire [163:0]dina;
  wire [163:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_32 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_33 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_34 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_35 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2_n_63 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [15:4]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[163] = \<const0> ;
  assign douta[162] = \<const0> ;
  assign douta[161] = \<const0> ;
  assign douta[160] = \<const0> ;
  assign douta[159] = \<const0> ;
  assign douta[158] = \<const0> ;
  assign douta[157] = \<const0> ;
  assign douta[156] = \<const0> ;
  assign douta[155] = \<const0> ;
  assign douta[154] = \<const0> ;
  assign douta[153] = \<const0> ;
  assign douta[152] = \<const0> ;
  assign douta[151] = \<const0> ;
  assign douta[150] = \<const0> ;
  assign douta[149] = \<const0> ;
  assign douta[148] = \<const0> ;
  assign douta[147] = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][144] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_47 ),
        .Q(doutb[144]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][145] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_46 ),
        .Q(doutb[145]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][146] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_45 ),
        .Q(doutb[146]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][147] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_44 ),
        .Q(doutb[147]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][148] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_43 ),
        .Q(doutb[148]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][149] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_42 ),
        .Q(doutb[149]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][150] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_41 ),
        .Q(doutb[150]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][151] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_40 ),
        .Q(doutb[151]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][152] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_39 ),
        .Q(doutb[152]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][153] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_38 ),
        .Q(doutb[153]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][154] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_37 ),
        .Q(doutb[154]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][155] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_36 ),
        .Q(doutb[155]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][156] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_35 ),
        .Q(doutb[156]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][157] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_34 ),
        .Q(doutb[157]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][158] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_33 ),
        .Q(doutb[158]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][159] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_32 ),
        .Q(doutb[159]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][160] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_63 ),
        .Q(doutb[160]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][161] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_62 ),
        .Q(doutb[161]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][162] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_61 ),
        .Q(doutb[162]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][163] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_wr_a.gen_word_narrow.mem_reg_2_n_60 ),
        .Q(doutb[163]),
        .R(rstb));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP(dina[71:68]),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(doutb[67:64]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN(dina[135:104]),
        .DINPADINP(dina[139:136]),
        .DINPBDINP(dina[143:140]),
        .DOUTADOUT(doutb[103:72]),
        .DOUTBDOUT(doutb[135:104]),
        .DOUTPADOUTP(doutb[139:136]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "163" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d20" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "163" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "41984" *) 
  (* RTL_RAM_NAME = "inst/xpm_fifo_axis_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "163" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_2 
       (.ADDRARDADDR({1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED [15:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED [15:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED [1:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED [1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN(dina[159:144]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[163:160]}),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({\gen_wr_a.gen_word_narrow.mem_reg_2_n_32 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_33 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_34 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_35 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_47 }),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTBDOUT_UNCONNECTED [15:4],\gen_wr_a.gen_word_narrow.mem_reg_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_2_n_63 }),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "3" *) (* ADDR_WIDTH_B = "3" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "1024" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) 
(* P_MAX_DEPTH_DATA = "8" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "128" *) (* P_MIN_WIDTH_DATA_A = "128" *) (* P_MIN_WIDTH_DATA_B = "128" *) 
(* P_MIN_WIDTH_DATA_ECC = "128" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
(* P_NUM_COLS_WRITE_A = "16" *) (* P_NUM_COLS_WRITE_B = "16" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "3" *) 
(* P_WIDTH_ADDR_READ_B = "3" *) (* P_WIDTH_ADDR_WRITE_A = "3" *) (* P_WIDTH_ADDR_WRITE_B = "3" *) 
(* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "128" *) (* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "128" *) 
(* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "0" *) (* WRITE_MODE_B = "0" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "128" *) (* rstb_loop_iter = "128" *) 
module design_1_axis_ann_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [2:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [2:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [2:0]addra;
  wire [2:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [95:0]\^doutb ;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 ;
  wire rsta;
  wire sleep;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[127] = \<const0> ;
  assign doutb[126] = \<const0> ;
  assign doutb[125] = \<const0> ;
  assign doutb[124] = \<const0> ;
  assign doutb[123] = \<const0> ;
  assign doutb[122] = \<const0> ;
  assign doutb[121] = \<const0> ;
  assign doutb[120] = \<const0> ;
  assign doutb[119] = \<const0> ;
  assign doutb[118] = \<const0> ;
  assign doutb[117] = \<const0> ;
  assign doutb[116] = \<const0> ;
  assign doutb[115] = \<const0> ;
  assign doutb[114] = \<const0> ;
  assign doutb[113] = \<const0> ;
  assign doutb[112] = \<const0> ;
  assign doutb[111] = \<const0> ;
  assign doutb[110] = \<const0> ;
  assign doutb[109] = \<const0> ;
  assign doutb[108] = \<const0> ;
  assign doutb[107] = \<const0> ;
  assign doutb[106] = \<const0> ;
  assign doutb[105] = \<const0> ;
  assign doutb[104] = \<const0> ;
  assign doutb[103] = \<const0> ;
  assign doutb[102] = \<const0> ;
  assign doutb[101] = \<const0> ;
  assign doutb[100] = \<const0> ;
  assign doutb[99] = \<const0> ;
  assign doutb[98] = \<const0> ;
  assign doutb[97] = \<const0> ;
  assign doutb[96] = \<const0> ;
  assign doutb[95:0] = \^doutb [95:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "7" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 }),
        .DOUTBDOUT(\^doutb [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "7" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "63" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "32" *) 
  (* \MEM.PORTB.DATA_MSB  = "63" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "32" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[63:32]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 }),
        .DOUTBDOUT(\^doutb [63:32]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "7" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "64" *) 
  (* \MEM.PORTA.DATA_MSB  = "95" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "7" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "64" *) 
  (* \MEM.PORTB.DATA_MSB  = "95" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_wb/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "64" *) 
  (* ram_slice_end = "95" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[95:64]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 }),
        .DOUTBDOUT(\^doutb [95:64]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2 
       (.I0(rsta),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) 
(* P_MAX_DEPTH_DATA = "4" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "128" *) (* P_MIN_WIDTH_DATA_A = "128" *) (* P_MIN_WIDTH_DATA_B = "128" *) 
(* P_MIN_WIDTH_DATA_ECC = "128" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
(* P_NUM_COLS_WRITE_A = "16" *) (* P_NUM_COLS_WRITE_B = "16" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "2" *) 
(* P_WIDTH_ADDR_READ_B = "2" *) (* P_WIDTH_ADDR_WRITE_A = "2" *) (* P_WIDTH_ADDR_WRITE_B = "2" *) 
(* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "128" *) (* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "128" *) 
(* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "0" *) (* WRITE_MODE_B = "0" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "128" *) (* rstb_loop_iter = "128" *) 
module design_1_axis_ann_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [1:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [1:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [127:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_99 ;
  wire rsta;
  wire sleep;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra[0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[9:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 }),
        .DOUTBDOUT(doutb[31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1 
       (.I0(dina[25]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10 
       (.I0(dina[16]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2 
       (.I0(dina[24]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3 
       (.I0(dina[23]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4 
       (.I0(dina[22]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5 
       (.I0(dina[21]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6 
       (.I0(dina[20]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7 
       (.I0(dina[19]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8 
       (.I0(dina[18]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9 
       (.I0(dina[17]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "63" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "32" *) 
  (* \MEM.PORTB.DATA_MSB  = "63" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "32" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra[0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 }),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1 
       (.I0(dina[57]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10 
       (.I0(dina[48]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11 
       (.I0(dina[41]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12 
       (.I0(dina[40]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13 
       (.I0(dina[39]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14 
       (.I0(dina[38]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15 
       (.I0(dina[37]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16 
       (.I0(dina[36]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17 
       (.I0(dina[35]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18 
       (.I0(dina[34]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19 
       (.I0(dina[33]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2 
       (.I0(dina[56]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20 
       (.I0(dina[32]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3 
       (.I0(dina[55]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4 
       (.I0(dina[54]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5 
       (.I0(dina[53]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6 
       (.I0(dina[52]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7 
       (.I0(dina[51]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8 
       (.I0(dina[50]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9 
       (.I0(dina[49]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "64" *) 
  (* \MEM.PORTA.DATA_MSB  = "95" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "64" *) 
  (* \MEM.PORTB.DATA_MSB  = "95" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "64" *) 
  (* ram_slice_end = "95" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra[0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 }),
        .DOUTBDOUT(doutb[95:64]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1 
       (.I0(dina[89]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10 
       (.I0(dina[80]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11 
       (.I0(dina[73]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12 
       (.I0(dina[72]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13 
       (.I0(dina[71]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14 
       (.I0(dina[70]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15 
       (.I0(dina[69]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16 
       (.I0(dina[68]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17 
       (.I0(dina[67]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18 
       (.I0(dina[66]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19 
       (.I0(dina[65]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2 
       (.I0(dina[88]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20 
       (.I0(dina[64]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3 
       (.I0(dina[87]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4 
       (.I0(dina[86]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5 
       (.I0(dina[85]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6 
       (.I0(dina[84]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7 
       (.I0(dina[83]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8 
       (.I0(dina[82]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9 
       (.I0(dina[81]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "96" *) 
  (* \MEM.PORTA.DATA_MSB  = "127" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "96" *) 
  (* \MEM.PORTB.DATA_MSB  = "127" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_a/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "96" *) 
  (* ram_slice_end = "127" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra[0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DBITERR_UNCONNECTED ),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_n_99 }),
        .DOUTBDOUT(doutb[127:96]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2 
       (.I0(rsta),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_i_2_n_0 ));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "0" *) (* P_ENABLE_BYTE_WRITE_A = "1" *) (* P_ENABLE_BYTE_WRITE_B = "1" *) 
(* P_MAX_DEPTH_DATA = "4" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "128" *) (* P_MIN_WIDTH_DATA_A = "128" *) (* P_MIN_WIDTH_DATA_B = "128" *) 
(* P_MIN_WIDTH_DATA_ECC = "128" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
(* P_NUM_COLS_WRITE_A = "16" *) (* P_NUM_COLS_WRITE_B = "16" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "2" *) 
(* P_WIDTH_ADDR_READ_B = "2" *) (* P_WIDTH_ADDR_WRITE_A = "2" *) (* P_WIDTH_ADDR_WRITE_B = "2" *) 
(* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) (* RAM_DECOMP = "auto" *) 
(* READ_DATA_WIDTH_A = "128" *) (* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) 
(* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) 
(* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "128" *) 
(* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "0" *) (* WRITE_MODE_B = "0" *) 
(* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
(* rsta_loop_iter = "128" *) (* rstb_loop_iter = "128" *) 
module design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [1:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [1:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [95:0]\^doutb ;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ;
  wire \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 ;
  wire rsta;
  wire sleep;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[127] = \<const0> ;
  assign doutb[126] = \<const0> ;
  assign doutb[125] = \<const0> ;
  assign doutb[124] = \<const0> ;
  assign doutb[123] = \<const0> ;
  assign doutb[122] = \<const0> ;
  assign doutb[121] = \<const0> ;
  assign doutb[120] = \<const0> ;
  assign doutb[119] = \<const0> ;
  assign doutb[118] = \<const0> ;
  assign doutb[117] = \<const0> ;
  assign doutb[116] = \<const0> ;
  assign doutb[115] = \<const0> ;
  assign doutb[114] = \<const0> ;
  assign doutb[113] = \<const0> ;
  assign doutb[112] = \<const0> ;
  assign doutb[111] = \<const0> ;
  assign doutb[110] = \<const0> ;
  assign doutb[109] = \<const0> ;
  assign doutb[108] = \<const0> ;
  assign doutb[107] = \<const0> ;
  assign doutb[106] = \<const0> ;
  assign doutb[105] = \<const0> ;
  assign doutb[104] = \<const0> ;
  assign doutb[103] = \<const0> ;
  assign doutb[102] = \<const0> ;
  assign doutb[101] = \<const0> ;
  assign doutb[100] = \<const0> ;
  assign doutb[99] = \<const0> ;
  assign doutb[98] = \<const0> ;
  assign doutb[97] = \<const0> ;
  assign doutb[96] = \<const0> ;
  assign doutb[95:0] = \^doutb [95:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0 ,dina[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_n_99 }),
        .DOUTBDOUT(\^doutb [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1 
       (.I0(dina[31]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10 
       (.I0(dina[22]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11 
       (.I0(dina[21]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12 
       (.I0(dina[20]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13 
       (.I0(dina[19]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14 
       (.I0(dina[18]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15 
       (.I0(dina[17]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16 
       (.I0(dina[16]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2 
       (.I0(dina[30]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3 
       (.I0(dina[29]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4 
       (.I0(dina[28]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5 
       (.I0(dina[27]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6 
       (.I0(dina[26]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7 
       (.I0(dina[25]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8 
       (.I0(dina[24]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9 
       (.I0(dina[23]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "32" *) 
  (* \MEM.PORTA.DATA_MSB  = "63" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "32" *) 
  (* \MEM.PORTB.DATA_MSB  = "63" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "32" *) 
  (* ram_slice_end = "63" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_n_99 }),
        .DOUTBDOUT(\^doutb [63:32]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1 
       (.I0(dina[63]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10 
       (.I0(dina[54]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11 
       (.I0(dina[53]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12 
       (.I0(dina[52]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13 
       (.I0(dina[51]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14 
       (.I0(dina[50]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15 
       (.I0(dina[49]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16 
       (.I0(dina[48]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17 
       (.I0(dina[47]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18 
       (.I0(dina[46]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19 
       (.I0(dina[45]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2 
       (.I0(dina[62]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20 
       (.I0(dina[44]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21 
       (.I0(dina[43]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22 
       (.I0(dina[42]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23 
       (.I0(dina[41]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24 
       (.I0(dina[40]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25 
       (.I0(dina[39]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26 
       (.I0(dina[38]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27 
       (.I0(dina[37]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28 
       (.I0(dina[36]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29 
       (.I0(dina[35]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3 
       (.I0(dina[61]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30 
       (.I0(dina[34]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31 
       (.I0(dina[33]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32 
       (.I0(dina[32]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4 
       (.I0(dina[60]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5 
       (.I0(dina[59]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6 
       (.I0(dina[58]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7 
       (.I0(dina[57]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8 
       (.I0(dina[56]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9 
       (.I0(dina[55]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_1_i_9_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "3" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "64" *) 
  (* \MEM.PORTA.DATA_MSB  = "95" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "3" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "64" *) 
  (* \MEM.PORTB.DATA_MSB  = "95" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "inst/ann_0/xpm_memory_tdpram_k/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "64" *) 
  (* ram_slice_end = "95" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DBITERR_UNCONNECTED ),
        .DINADIN({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0 }),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT({\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_68 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_69 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_70 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_71 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_72 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_73 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_74 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_75 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_76 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_77 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_78 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_79 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_80 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_81 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_82 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_83 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_84 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_85 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_86 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_87 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_88 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_89 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_90 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_91 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_92 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_93 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_94 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_95 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_96 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_97 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_98 ,\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_n_99 }),
        .DOUTBDOUT(\^doutb [95:64]),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ),
        .ENBWREN(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(rsta),
        .RSTRAMB(rsta),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({ena,ena,ena,ena}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1 
       (.I0(rsta),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10 
       (.I0(dina[88]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11 
       (.I0(dina[87]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12 
       (.I0(dina[86]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13 
       (.I0(dina[85]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14 
       (.I0(dina[84]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15 
       (.I0(dina[83]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16 
       (.I0(dina[82]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17 
       (.I0(dina[81]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18 
       (.I0(dina[80]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19 
       (.I0(dina[79]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2 
       (.I0(rsta),
        .I1(enb),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20 
       (.I0(dina[78]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21 
       (.I0(dina[77]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22 
       (.I0(dina[76]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23 
       (.I0(dina[75]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24 
       (.I0(dina[74]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25 
       (.I0(dina[73]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26 
       (.I0(dina[72]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27 
       (.I0(dina[71]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28 
       (.I0(dina[70]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29 
       (.I0(dina[69]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3 
       (.I0(dina[95]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30 
       (.I0(dina[68]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31 
       (.I0(dina[67]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32 
       (.I0(dina[66]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33 
       (.I0(dina[65]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34 
       (.I0(dina[64]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4 
       (.I0(dina[94]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5 
       (.I0(dina[93]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6 
       (.I0(dina[92]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7 
       (.I0(dina[91]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8 
       (.I0(dina[90]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9 
       (.I0(dina[89]),
        .I1(ena),
        .O(\gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2_i_9_n_0 ));
endmodule

(* ADDR_WIDTH_A = "3" *) (* ADDR_WIDTH_B = "3" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "no_ecc" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "1024" *) (* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
(* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "0" *) 
(* P_WRITE_MODE_B = "0" *) (* RAM_DECOMP = "auto" *) (* READ_DATA_WIDTH_A = "128" *) 
(* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "128" *) (* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "write_first" *) 
(* WRITE_MODE_B = "write_first" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axis_ann_0_0_xpm_memory_tdpram
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [2:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [2:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [2:0]addra;
  wire [2:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [95:0]\^doutb ;
  wire ena;
  wire enb;
  wire rsta;
  wire sleep;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;
  wire [127:96]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[127] = \<const0> ;
  assign doutb[126] = \<const0> ;
  assign doutb[125] = \<const0> ;
  assign doutb[124] = \<const0> ;
  assign doutb[123] = \<const0> ;
  assign doutb[122] = \<const0> ;
  assign doutb[121] = \<const0> ;
  assign doutb[120] = \<const0> ;
  assign doutb[119] = \<const0> ;
  assign doutb[118] = \<const0> ;
  assign doutb[117] = \<const0> ;
  assign doutb[116] = \<const0> ;
  assign doutb[115] = \<const0> ;
  assign doutb[114] = \<const0> ;
  assign doutb[113] = \<const0> ;
  assign doutb[112] = \<const0> ;
  assign doutb[111] = \<const0> ;
  assign doutb[110] = \<const0> ;
  assign doutb[109] = \<const0> ;
  assign doutb[108] = \<const0> ;
  assign doutb[107] = \<const0> ;
  assign doutb[106] = \<const0> ;
  assign doutb[105] = \<const0> ;
  assign doutb[104] = \<const0> ;
  assign doutb[103] = \<const0> ;
  assign doutb[102] = \<const0> ;
  assign doutb[101] = \<const0> ;
  assign doutb[100] = \<const0> ;
  assign doutb[99] = \<const0> ;
  assign doutb[98] = \<const0> ;
  assign doutb[97] = \<const0> ;
  assign doutb[96] = \<const0> ;
  assign doutb[95:0] = \^doutb [95:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "3" *) 
  (* ADDR_WIDTH_B = "3" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "95" *) 
  (* \MEM.ADDRESS_SPACE_END  = "7" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "96" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "8" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "128" *) 
  (* P_MIN_WIDTH_DATA_A = "128" *) 
  (* P_MIN_WIDTH_DATA_B = "128" *) 
  (* P_MIN_WIDTH_DATA_ECC = "128" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
  (* P_NUM_COLS_WRITE_A = "16" *) 
  (* P_NUM_COLS_WRITE_B = "16" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "3" *) 
  (* P_WIDTH_ADDR_READ_B = "3" *) 
  (* P_WIDTH_ADDR_WRITE_A = "3" *) 
  (* P_WIDTH_ADDR_WRITE_B = "3" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "0" *) 
  (* WRITE_MODE_B = "0" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "128" *) 
  (* rstb_loop_iter = "128" *) 
  design_1_axis_ann_0_0_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[95:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[127:0]),
        .doutb({NLW_xpm_memory_base_inst_doutb_UNCONNECTED[127:96],\^doutb }),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "no_ecc" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "512" *) (* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
(* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "0" *) 
(* P_WRITE_MODE_B = "0" *) (* RAM_DECOMP = "auto" *) (* READ_DATA_WIDTH_A = "128" *) 
(* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "128" *) (* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "write_first" *) 
(* WRITE_MODE_B = "write_first" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [1:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [1:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [127:0]doutb;
  wire ena;
  wire enb;
  wire rsta;
  wire sleep;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "127" *) 
  (* \MEM.ADDRESS_SPACE_END  = "3" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "128" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "4" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "128" *) 
  (* P_MIN_WIDTH_DATA_A = "128" *) 
  (* P_MIN_WIDTH_DATA_B = "128" *) 
  (* P_MIN_WIDTH_DATA_ECC = "128" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
  (* P_NUM_COLS_WRITE_A = "16" *) 
  (* P_NUM_COLS_WRITE_B = "16" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "2" *) 
  (* P_WIDTH_ADDR_READ_B = "2" *) 
  (* P_WIDTH_ADDR_WRITE_A = "2" *) 
  (* P_WIDTH_ADDR_WRITE_B = "2" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "0" *) 
  (* WRITE_MODE_B = "0" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "128" *) 
  (* rstb_loop_iter = "128" *) 
  design_1_axis_ann_0_0_xpm_memory_base__parameterized1 xpm_memory_base_inst
       (.addra({1'b0,addra[0]}),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[89:80],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[73:64],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[57:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[41:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[25:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[9:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[127:0]),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_WIDTH_A = "2" *) (* ADDR_WIDTH_B = "2" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "no_ecc" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "0" *) 
(* MEMORY_SIZE = "512" *) (* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
(* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "0" *) 
(* P_WRITE_MODE_B = "0" *) (* RAM_DECOMP = "auto" *) (* READ_DATA_WIDTH_A = "128" *) 
(* READ_DATA_WIDTH_B = "128" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* USE_MEM_INIT_MMI = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "128" *) (* WRITE_DATA_WIDTH_B = "128" *) (* WRITE_MODE_A = "write_first" *) 
(* WRITE_MODE_B = "write_first" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axis_ann_0_0_xpm_memory_tdpram__parameterized0__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [15:0]wea;
  input [1:0]addra;
  input [127:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [127:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [15:0]web;
  input [1:0]addrb;
  input [127:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [127:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [1:0]addra;
  wire [1:0]addrb;
  wire clka;
  wire [127:0]dina;
  wire [95:0]\^doutb ;
  wire ena;
  wire enb;
  wire rsta;
  wire sleep;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;
  wire [127:0]NLW_xpm_memory_base_inst_douta_UNCONNECTED;
  wire [127:96]NLW_xpm_memory_base_inst_doutb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign doutb[127] = \<const0> ;
  assign doutb[126] = \<const0> ;
  assign doutb[125] = \<const0> ;
  assign doutb[124] = \<const0> ;
  assign doutb[123] = \<const0> ;
  assign doutb[122] = \<const0> ;
  assign doutb[121] = \<const0> ;
  assign doutb[120] = \<const0> ;
  assign doutb[119] = \<const0> ;
  assign doutb[118] = \<const0> ;
  assign doutb[117] = \<const0> ;
  assign doutb[116] = \<const0> ;
  assign doutb[115] = \<const0> ;
  assign doutb[114] = \<const0> ;
  assign doutb[113] = \<const0> ;
  assign doutb[112] = \<const0> ;
  assign doutb[111] = \<const0> ;
  assign doutb[110] = \<const0> ;
  assign doutb[109] = \<const0> ;
  assign doutb[108] = \<const0> ;
  assign doutb[107] = \<const0> ;
  assign doutb[106] = \<const0> ;
  assign doutb[105] = \<const0> ;
  assign doutb[104] = \<const0> ;
  assign doutb[103] = \<const0> ;
  assign doutb[102] = \<const0> ;
  assign doutb[101] = \<const0> ;
  assign doutb[100] = \<const0> ;
  assign doutb[99] = \<const0> ;
  assign doutb[98] = \<const0> ;
  assign doutb[97] = \<const0> ;
  assign doutb[96] = \<const0> ;
  assign doutb[95:0] = \^doutb [95:0];
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "2" *) 
  (* ADDR_WIDTH_B = "2" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "95" *) 
  (* \MEM.ADDRESS_SPACE_END  = "3" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "96" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "1" *) 
  (* P_ENABLE_BYTE_WRITE_B = "1" *) 
  (* P_MAX_DEPTH_DATA = "4" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "128" *) 
  (* P_MIN_WIDTH_DATA_A = "128" *) 
  (* P_MIN_WIDTH_DATA_B = "128" *) 
  (* P_MIN_WIDTH_DATA_ECC = "128" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "128" *) 
  (* P_NUM_COLS_WRITE_A = "16" *) 
  (* P_NUM_COLS_WRITE_B = "16" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "2" *) 
  (* P_WIDTH_ADDR_READ_B = "2" *) 
  (* P_WIDTH_ADDR_WRITE_A = "2" *) 
  (* P_WIDTH_ADDR_WRITE_B = "2" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* RAM_DECOMP = "auto" *) 
  (* READ_DATA_WIDTH_A = "128" *) 
  (* READ_DATA_WIDTH_B = "128" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "128" *) 
  (* WRITE_DATA_WIDTH_B = "128" *) 
  (* WRITE_MODE_A = "0" *) 
  (* WRITE_MODE_B = "0" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "128" *) 
  (* rstb_loop_iter = "128" *) 
  design_1_axis_ann_0_0_xpm_memory_base__parameterized1__1 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[95:0]}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_xpm_memory_base_inst_douta_UNCONNECTED[127:0]),
        .doutb({NLW_xpm_memory_base_inst_doutb_UNCONNECTED[127:96],\^doutb }),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(rsta),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .web({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
