
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

           Version A-2007.12-SP4 for linux -- May 31, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#########################################
# TCL script for Design Compiler        #
# 2012 Mingoo Seok                      #
#########################################
#########################################
# READ Design and Library               #
#########################################
set BEHAVIORROOT "./rtl/gate/WDDLdff"
./rtl/gate/WDDLdff
#set top_level
set top_level wddl_dflipflop
wddl_dflipflop
source -verbose "common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog {./rtl/gate/WDDLdff/wddl_dflipflop.v}
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools4/syn2007.12/libraries/syn/dw_foundation.sldb'
Loading db file '/tools4/syn2007.12/libraries/syn/gtech.db'
Loading db file '/tools4/syn2007.12/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/wddl_dflipflop.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/wddl_dflipflop.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/wddl_dflipflop.db:wddl_dflipflop'
Loaded 1 design.
Current design is 'wddl_dflipflop'.
wddl_dflipflop
read_verilog {./rtl/gate/WDDLdff/precharge_input.v}
Loading verilog file '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/precharge_input.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/precharge_input.v
Presto compilation completed successfully.
Current design is now '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/precharge_input.db:precharge_input'
Loaded 1 design.
Current design is 'precharge_input'.
precharge_input
read_verilog {./rtl/gate/WDDLdff/dflipflops.v}
Loading verilog file '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/dflipflops.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/dflipflops.v

Inferred memory devices in process
	in routine dflipflop line 7 in file
		'/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/dflipflops.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/dflipflop.db:dflipflop'
Loaded 1 design.
Current design is 'dflipflop'.
dflipflop
list_designs
dflipflop (*)   precharge_input wddl_dflipflop
1
#########################################
# Design Constranits                    #
#########################################
current_design $top_level
Current design is 'wddl_dflipflop'.
{wddl_dflipflop}
link

  Linking design 'wddl_dflipflop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/user6/spring13/wy2211/dc_shell_WDDL/rtl/gate/WDDLdff/wddl_dflipflop.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools4/syn2007.12/libraries/syn/dw_foundation.sldb

1
source -verbose "timing.tcl"
12
0
1.5
0
3
0.001
1
1
1
1
1
1
1
1
1
#set_driving_cell -lib_cell HS65_GS_IVX2 [all_inputs]
set_max_capacitance 0.001 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 2 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#set_dont_use ST65GP_250/HS65_GS_IVX2
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/AO*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/OA*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*AND3*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*AND4*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*NOR3*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*NOR4*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*OR3*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*OR4*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*NAND3*]
1
set_dont_use [get_lib_cells scx3_cmos8rf_lpvt_tt_1p2v_25c/*NAND4*]
1
#set_ideal_network {resetn}
#set_ideal_network {addr_in}
#set_ideal_network {temp} -no_propagate
#set_ideal_network {data_out} -no_propagate
#set_multicycle_path 2 -from {temp1} -to {out1}
#set_multicycle_path 2 -from {temp2} -to {out2}
#########################################
# Compile for combinational logic       #
#########################################
check_design
Information: Design 'wddl_dflipflop' has multiply instantiated designs. Use the '-multiple_designs' switch for more information. (LINT-78)
1
#uniquify
#compile_ultra
set_ultra_optimization -f
Warning: The 'set_ultra_optimization' command will be obsolete in the next release of Design Compiler (2008.09). Please change your scripts to use the 'compile_ultra' command for getting the most optimized results with DC Ultra. For further information: 'man compile_ultra'
Information: DC ultra optimization mode successfully set. (UIO-73)
1
compile -boundary_optimization -map_effort low
Warning: The compile -map_effort low is obsolete. Setting this variable now defaults to compile -map_effort medium. Please update your script accordingly. (OPT-1303)
Alib files are up-to-date.
Information: Datapath optimization is enabled. (DP-1)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | A-2007.12-DWBB_0803 |    *     |
| Licensed DW Building Blocks             | A-2007.12-DWBB_0803 |          |
============================================================================


Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dflipflop_0'
  Processing 'precharge_input'
  Processing 'wddl_dflipflop'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     115.2      0.00       0.0       0.0                          
    0:00:04     115.2      0.00       0.0       0.0                          
    0:00:04     115.2      0.00       0.0       0.0                          
    0:00:04     115.2      0.00       0.0       0.0                          
    0:00:04     115.2      0.00       0.0       0.0                          
    0:00:04      80.6      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      80.6      0.00       0.0       0.0                          
    0:00:04      85.0      0.00       0.0       0.0                          
    0:00:04      85.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04      85.0      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
    0:00:04      79.2      0.00       0.0       0.0                          
    0:00:04      79.2      0.00       0.0       0.0                          
    0:00:04      79.2      0.00       0.0       0.0                          
    0:00:04      79.2      0.00       0.0       0.0                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'

  Optimization Complete
  ---------------------
1
compile_ultra
Alib files are up-to-date.
Information: Datapath optimization is enabled. (DP-1)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library       |      Version       | Available |
============================================================================
| Basic DW Building Blocks                | A-2007.12-DWBB_0803 |    *     |
| Licensed DW Building Blocks             | A-2007.12-DWBB_0803 |    *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: Ungrouping hierarchy input_d before Pass 1 (OPT-776)
Information: Ungrouping hierarchy flop1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy flop2 before Pass 1 (OPT-776)
Information: Ungrouping 3 of 4 hierarchies before Pass 1 (OPT-775)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'wddl_dflipflop'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design wddl_dflipflop. Delay-based auto_ungroup will not be performed. (OPT-780)
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)


  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          
    0:00:02      61.9      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02      61.9      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
    0:00:02      79.2      0.00       0.0       0.0                          
    0:00:02      82.1      0.00       0.0       0.0                          
Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
    0:00:04      82.1      0.00       0.0       0.0                          
    0:00:04      82.1      0.00       0.0       0.0                          

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05      77.8      0.00       0.0       0.0                          
    0:00:05      77.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05      77.8      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
    0:00:05      74.9      0.00       0.0       0.0                          
    0:00:05      74.9      0.00       0.0       0.0                          
    0:00:05      74.9      0.00       0.0       0.0                          
    0:00:05      74.9      0.00       0.0       0.0                          
Loading db file '/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'

  Optimization Complete
  ---------------------
1
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt1"
wddl_dflipflop.dc.rpt1
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file} 
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
check_design
1
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#source -verbose "../script/timing.1us.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose 
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
# Rename modules, signals according to the naming rules, tool exchange
#source -verbose "../script/namingrules.tcl"
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "netlist/${top_level}.nl.v"
Writing verilog file '/home/user6/spring13/wy2211/dc_shell_WDDL/netlist/wddl_dflipflop.nl.v'.
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.temp.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user6/spring13/wy2211/dc_shell_WDDL/wddl_dflipflop.temp.sdf'. (WT-3)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
wddl_dflipflop.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
quit
Information: Defining new variable 'BEHAVIORROOT'. (CMD-041)
Information: Defining new variable 'rpt_file'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'top_level'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_port'. (CMD-041)
Information: Defining new variable 'maxpaths'. (CMD-041)

Thank you...
