Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 05:17:56 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {vga_driver/vga_clock/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          24.422 ns |         40.947 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          31.920 ns |         31.328 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 4.61538%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   58.911 ns |   15   |   24.422 ns |  40.947 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |    7.880 ns |   16   |   31.920 ns |  31.328 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i1/D                 |    7.881 ns 
vga_driver/v_count__i2/D                 |    7.881 ns 
vga_driver/v_count__i3/D                 |    7.881 ns 
vga_driver/v_count__i4/D                 |    7.881 ns 
vga_driver/v_count__i5/D                 |    7.881 ns 
vga_driver/v_count__i6/D                 |    7.881 ns 
vga_driver/v_count__i7/D                 |    7.881 ns 
vga_driver/v_count__i8/D                 |    7.881 ns 
vga_driver/vga_vsync/D                   |    7.881 ns 
vga_driver/v_count__i9/D                 |    7.881 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_399__i2/D             |    5.991 ns 
vga_driver/h_count_399__i3/D             |    5.991 ns 
vga_driver/h_count_399__i4/D             |    5.991 ns 
vga_driver/h_count_399__i5/D             |    5.991 ns 
vga_driver/h_count_399__i6/D             |    5.991 ns 
vga_driver/h_count_399__i7/D             |    5.991 ns 
vga_driver/h_count_399__i8/D             |    5.991 ns 
vga_driver/h_count_399__i9/D             |    5.991 ns 
vga_driver/h_count_399__i0/D             |    5.991 ns 
vga_driver/vga_vsync/D                   |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
enter                                   |                     input
player_two_down                         |                     input
player_two_up                           |                     input
player_one_up                           |                     input
player_one_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
timer_400__i5                           |                  No Clock
timer_400__i6                           |                  No Clock
timer_400__i3                           |                  No Clock
timer_400__i4                           |                  No Clock
timer_400__i1                           |                  No Clock
timer_400__i2                           |                  No Clock
timer_400__i0                           |                  No Clock
timer_400__i7                           |                  No Clock
pos_y_i0                                |                  No Clock
pos_y_i9                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       681
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.911 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       24.223
-------------------------------------   ------
End-of-path arrival time( ns )          26.298

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n18987                                                    NET DELAY            0.000        21.393  1       
timer_clock_398_add_4_13/CI1->timer_clock_398_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n9499                                                     NET DELAY            2.075        23.746  1       
timer_clock_398_add_4_15/D0->timer_clock_398_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.223  1       
n62_2                                                     NET DELAY            2.075        26.298  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.264 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.870
-------------------------------------   ------
End-of-path arrival time( ns )          23.945

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n18987                                                    NET DELAY            0.000        21.393  1       
timer_clock_398_add_4_13/D1->timer_clock_398_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.870  1       
n63                                                       NET DELAY            2.075        23.945  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.542 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.592
-------------------------------------   ------
End-of-path arrival time( ns )          23.667

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/D0->timer_clock_398_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.592  1       
n64                                                       NET DELAY            2.075        23.667  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.895 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       19.239
-------------------------------------   ------
End-of-path arrival time( ns )          21.314

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/D1->timer_clock_398_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.239  1       
n65                                                       NET DELAY            2.075        21.314  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.173 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       18.961
-------------------------------------   ------
End-of-path arrival time( ns )          21.036

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/D0->timer_clock_398_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.961  1       
n66                                                       NET DELAY            2.075        21.036  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.526 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.608
-------------------------------------   ------
End-of-path arrival time( ns )          18.683

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/D1->timer_clock_398_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.608  1       
n67_2                                                     NET DELAY            2.075        18.683  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.804 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.330
-------------------------------------   ------
End-of-path arrival time( ns )          18.405

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/D0->timer_clock_398_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.330  1       
n68                                                       NET DELAY            2.075        18.405  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.157 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.977
-------------------------------------   ------
End-of-path arrival time( ns )          16.052

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/D1->timer_clock_398_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.977  1       
n69                                                       NET DELAY            2.075        16.052  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 7
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.435 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.699
-------------------------------------   ------
End-of-path arrival time( ns )          15.774

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/D0->timer_clock_398_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.699  1       
n70                                                       NET DELAY            2.075        15.774  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i9/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.460 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.674
-------------------------------------   ------
End-of-path arrival time( ns )          15.749

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i9/CK   timer_clock_398__i10/CK}->timer_clock_398__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[9]                                            NET DELAY        2.075         5.541  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
n23                                                       NET DELAY        2.075         8.093  1       
i12_4_lut/A->i12_4_lut/Z                  SLICE           A0_TO_F0_DELAY   0.477         8.570  1       
n26                                                       NET DELAY        2.075        10.645  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE           B0_TO_F0_DELAY   0.477        11.122  9       
n4702                                                     NET DELAY        2.075        13.197  1       
i9_2_lut/A->i9_2_lut/Z                    SLICE           A0_TO_F0_DELAY   0.477        13.674  1       
n5738                                                     NET DELAY        2.075        15.749  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3259_2_lut/A->i3259_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4748                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3293_2_lut/A->i3293_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4782                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i23_4_lut_4_lut/C->vga_driver/i23_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n12                                            NET DELAY            2.075        30.917  1       
vga_driver/i6_4_lut_adj_103/D->vga_driver/i6_4_lut_adj_103/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        31.394  1       
n13392                                                    NET DELAY            2.075        33.469  1       
i3266_4_lut/D->i3266_4_lut/Z              SLICE           D0_TO_F0_DELAY       0.477        33.946  1       
n4755                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3296_2_lut/A->i3296_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4785                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3297_2_lut/A->i3297_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4786                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3298_2_lut/A->i3298_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4787                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3299_2_lut/A->i3299_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4788                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3300_2_lut/A->i3300_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4789                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3301_2_lut/A->i3301_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4790                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3302_2_lut/A->i3302_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4791                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n75                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i1/Q
Path End         : timer_clock_398__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_3/C0->timer_clock_398_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n74                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i2/Q
Path End         : timer_clock_398__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_3/C1->timer_clock_398_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n73                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i3/Q
Path End         : timer_clock_398__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_5/C0->timer_clock_398_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n72                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i4/Q
Path End         : timer_clock_398__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[4]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_5/C1->timer_clock_398_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n71                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE           CLK_TO_Q0_DELAY  1.391         3.466  6       
tick                                                      NET DELAY        2.075         5.541  1       
i9_2_lut/B->i9_2_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
n5738                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i5/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[5]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_7/C0->timer_clock_398_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n70                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[6]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_7/C1->timer_clock_398_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n69                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i7/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_9/C0->timer_clock_398_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n68                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i8/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[8]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_9/C1->timer_clock_398_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n67_2                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/h_count_399__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  12      
h_count[0]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_1/C1->vga_driver/h_count_399_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i1/Q
Path End         : vga_driver/h_count_399__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  12      
h_count[1]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_3/C0->vga_driver/h_count_399_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i2/Q
Path End         : vga_driver/h_count_399__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  13      
h_count[2]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_3/C1->vga_driver/h_count_399_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i3/Q
Path End         : vga_driver/h_count_399__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  14      
h_count[3]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_5/C0->vga_driver/h_count_399_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i4/Q
Path End         : vga_driver/h_count_399__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  6       
vga_driver/h_count[4]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_5/C1->vga_driver/h_count_399_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[4]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/vga_hsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  12      
h_count[0]                                                NET DELAY        2.075         7.766  1       
i3292_4_lut/C->i3292_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
n4781                                                     NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/h_count_399__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_7/C0->vga_driver/h_count_399_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[5]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i6/Q
Path End         : vga_driver/h_count_399__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[6]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_7/C1->vga_driver/h_count_399_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[6]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/h_count_399__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_9/C0->vga_driver/h_count_399_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[7]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i8/Q
Path End         : vga_driver/h_count_399__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[8]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_9/C1->vga_driver/h_count_399_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[8]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

