Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 10 16:03:46 2023
| Host         : acomputer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU4_timing_summary_routed.rpt -pb ALU4_timing_summary_routed.pb -rpx ALU4_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O[0]
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.135ns  (logic 5.224ns (34.516%)  route 9.911ns (65.484%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  O[0] (IN)
                         net (fo=0)                   0.000     0.000    O[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  O_IBUF[0]_inst/O
                         net (fo=11, routed)          4.232     5.687    O_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.124     5.811 r  V_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.159     5.969    V_OBUF_inst_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.124     6.093 r  V_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.520    11.613    V_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.135 r  V_OBUF_inst/O
                         net (fo=0)                   0.000    15.135    V
    L1                                                                r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.661ns  (logic 5.996ns (47.356%)  route 6.665ns (52.644%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[1]_inst/O
                         net (fo=42, routed)          2.012     3.478    mult/A_IBUF[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     3.602 r  mult/Z__1_carry__0_i_7/O
                         net (fo=1, routed)           0.689     4.291    mult/Z__1_carry__0_i_7_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.415 r  mult/Z__1_carry__0_i_2/O
                         net (fo=2, routed)           0.821     5.236    mult/Z__1_carry__0_i_2_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     5.360 r  mult/Z__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.360    mult/Z__1_carry__0_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.893 r  mult/Z__1_carry__0/CO[3]
                         net (fo=1, routed)           1.104     6.997    mult/Z[7]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.121 r  mult/Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.039     9.160    Y_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.661 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.661    Y[7]
    V14                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.479ns  (logic 6.223ns (49.872%)  route 6.255ns (50.128%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[1]_inst/O
                         net (fo=42, routed)          2.012     3.478    mult/A_IBUF[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     3.602 r  mult/Z__1_carry__0_i_7/O
                         net (fo=1, routed)           0.689     4.291    mult/Z__1_carry__0_i_7_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.415 r  mult/Z__1_carry__0_i_2/O
                         net (fo=2, routed)           0.821     5.236    mult/Z__1_carry__0_i_2_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     5.360 r  mult/Z__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.360    mult/Z__1_carry__0_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.938 r  mult/Z__1_carry__0/O[2]
                         net (fo=1, routed)           0.812     6.751    mult/Z[6]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.301     7.052 r  mult/Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.921     8.972    Y_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.479 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.479    Y[6]
    U14                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.278ns  (logic 5.889ns (47.960%)  route 6.390ns (52.040%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[1]_inst/O
                         net (fo=42, routed)          2.012     3.478    mult/A_IBUF[1]
    SLICE_X2Y12          LUT3 (Prop_lut3_I2_O)        0.124     3.602 r  mult/Z__1_carry__0_i_7/O
                         net (fo=1, routed)           0.689     4.291    mult/Z__1_carry__0_i_7_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.415 r  mult/Z__1_carry__0_i_2/O
                         net (fo=2, routed)           0.821     5.236    mult/Z__1_carry__0_i_2_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     5.360 r  mult/Z__1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.360    mult/Z__1_carry__0_i_5_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.590 r  mult/Z__1_carry__0/O[1]
                         net (fo=1, routed)           0.993     6.584    mult/Z[5]
    SLICE_X1Y11          LUT6 (Prop_lut6_I0_O)        0.306     6.890 r  mult/Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.764    Y_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.278 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.278    Y[5]
    U15                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.237ns  (logic 5.458ns (44.606%)  route 6.778ns (55.394%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  O[0] (IN)
                         net (fo=0)                   0.000     0.000    O[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  O_IBUF[0]_inst/O
                         net (fo=11, routed)          3.928     5.382    mult/O_IBUF[0]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.146     5.528 r  mult/Y_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.165     5.694    mult/Y_OBUF[1]_inst_i_3_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.022 r  mult/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.685     8.707    Y_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.237 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.237    Y[1]
    E19                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.844ns  (logic 5.886ns (49.698%)  route 5.958ns (50.302%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  A_IBUF[3]_inst/O
                         net (fo=34, routed)          2.230     3.688    mult/A_IBUF[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.812 r  mult/Z__1_carry__0_i_9/O
                         net (fo=1, routed)           0.263     4.075    mult/Z__1_carry__0_i_9_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  mult/Z__1_carry__0_i_3/O
                         net (fo=2, routed)           0.743     4.942    mult/Z__1_carry__0_i_3_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     5.066 r  mult/Z__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.066    mult/Z__1_carry__0_i_6_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.318 r  mult/Z__1_carry__0/O[0]
                         net (fo=1, routed)           0.833     6.152    mult/Z[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.295     6.447 r  mult/Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.889     8.336    Y_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.844 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.844    Y[4]
    W18                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O[1]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.408ns  (logic 5.077ns (44.503%)  route 6.331ns (55.497%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  O[1] (IN)
                         net (fo=0)                   0.000     0.000    O[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  O_IBUF[1]_inst/O
                         net (fo=9, routed)           4.426     5.878    mult/O_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I2_O)        0.124     6.002 r  mult/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.905     7.908    Y_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.408 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.408    Y[2]
    U19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.374ns  (logic 5.785ns (50.863%)  route 5.589ns (49.137%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[1]_inst/O
                         net (fo=42, routed)          1.820     3.286    mult/A_IBUF[1]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.410 r  mult/Z__1_carry_i_1/O
                         net (fo=2, routed)           0.893     4.303    mult/Z__1_carry_i_1_n_0
    SLICE_X2Y10          LUT2 (Prop_lut2_I0_O)        0.124     4.427 r  mult/Z__1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.427    mult/Z__1_carry_i_4_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.682 r  mult/Z__1_carry/O[3]
                         net (fo=1, routed)           0.975     5.657    mult/Z[3]
    SLICE_X2Y9           LUT6 (Prop_lut6_I1_O)        0.307     5.964 r  mult/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.901     7.865    Y_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.374 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.374    Y[3]
    V19                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O[1]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 5.081ns (44.931%)  route 6.227ns (55.069%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  O[1] (IN)
                         net (fo=0)                   0.000     0.000    O[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  O_IBUF[1]_inst/O
                         net (fo=9, routed)           4.353     5.806    mult/O_IBUF[1]
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     5.930 r  mult/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     7.804    Y_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.308 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.308    Y[0]
    U16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.472ns (62.091%)  route 0.899ns (37.909%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  B_IBUF[0]_inst/O
                         net (fo=40, routed)          0.478     0.699    mult/B_IBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.744 r  mult/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.421     1.165    Y_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.371 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.371    Y[0]
    U16                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.477ns (60.551%)  route 0.962ns (39.449%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[3]_inst/O
                         net (fo=20, routed)          0.550     0.767    mult/B_IBUF[3]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.812 r  mult/Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.224    Y_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.440 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.440    Y[5]
    U15                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.524ns (60.798%)  route 0.983ns (39.202%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  B_IBUF[2]_inst/O
                         net (fo=31, routed)          0.403     0.634    mult/B_IBUF[2]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.679 r  mult/Y_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.146     0.825    mult/Y_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.045     0.870 r  mult/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.304    Y_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.507 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.507    Y[2]
    U19                                                               r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.469ns (57.534%)  route 1.084ns (42.466%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[3]_inst/O
                         net (fo=20, routed)          0.632     0.848    mult/B_IBUF[3]
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.893 r  mult/Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.453     1.346    Y_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.553 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.553    Y[6]
    U14                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.621ns (62.180%)  route 0.986ns (37.820%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[3]_inst/O
                         net (fo=20, routed)          0.442     0.658    mult/B_IBUF[3]
    SLICE_X2Y8           MUXF8 (Prop_muxf8_S_O)       0.081     0.739 r  mult/Y_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.114     0.854    mult/Y_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.113     0.967 r  mult/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.430     1.396    Y_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.607 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.607    Y[3]
    V19                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.634ns (62.191%)  route 0.994ns (37.809%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  B_IBUF[2]_inst/O
                         net (fo=31, routed)          0.420     0.652    mult/B_IBUF[2]
    SLICE_X1Y12          MUXF7 (Prop_muxf7_S_O)       0.085     0.737 r  mult/Y_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.139     0.875    mult/Y_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.108     0.983 r  mult/Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.418    Y_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.628 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.628    Y[4]
    W18                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.526ns (57.113%)  route 1.146ns (42.887%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  A_IBUF[1]_inst/O
                         net (fo=42, routed)          0.611     0.845    mult/A_IBUF[1]
    SLICE_X3Y9           LUT6 (Prop_lut6_I3_O)        0.045     0.890 r  mult/Y_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.049     0.939    mult/Y_OBUF[7]_inst_i_2_n_0
    SLICE_X3Y9           LUT5 (Prop_lut5_I3_O)        0.045     0.984 r  mult/Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.486     1.470    Y_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.672 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.672    Y[7]
    V14                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.492ns (51.091%)  route 1.429ns (48.909%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  B_IBUF[3]_inst/O
                         net (fo=20, routed)          0.659     0.876    mult/B_IBUF[3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.921 r  mult/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.769     1.690    Y_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.921 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.921    Y[1]
    E19                                                               r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.367ns  (logic 1.533ns (35.112%)  route 2.834ns (64.888%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  B_IBUF[0]_inst/O
                         net (fo=40, routed)          0.564     0.785    B_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.830 r  V_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.058     0.887    V_OBUF_inst_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.932 r  V_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.212     3.145    V_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.367 r  V_OBUF_inst/O
                         net (fo=0)                   0.000     4.367    V
    L1                                                                r  V (OUT)
  -------------------------------------------------------------------    -------------------





