1db7a7ca5ac5 ("riscv: cleanup send_ipi_mask")
7e0e50895fdf ("riscv: refactor the IPI code")
58de77545e53 ("riscv: move flush_icache_{all,mm} to cacheflush.c")
a3182c91ef4e ("RISC-V: Access CSRs using CSR numbers")
df16c40cbfb4 ("riscv: clear all pending interrupts when booting")
37a107ff6dcd ("riscv: don't stop itself in smp_send_stop")
8b20d2db0a6d ("RISC-V: Show IPI stats")
f99fb607fb2b ("RISC-V: Use Linux logical CPU number instead of hartid")
6825c7a80f18 ("RISC-V: Add logical CPU indexing for RISC-V")
a37d56fc4011 ("RISC-V: Use WRITE_ONCE instead of direct access")
177fae451588 ("RISC-V: Rename im_okay_therefore_i_am to found_boot_cpu")
b2f8cfa7ac34 ("RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartid")
19ccf29bb18f ("RISC-V: Filter ISA and MMU values in cpuinfo")
1ed4237ab616 ("RISC-V: No need to pass scause as arg to do_IRQ()")
8237f8bc4f6e ("irqchip: add a SiFive PLIC driver")
94f592f0e5b9 ("RISC-V: Add the directive for alignment of stvec's value")
62b019436814 ("clocksource: new RISC-V SBI timer driver")
6ea0f26a7913 ("RISC-V: implement low-level interrupt handling")
b9d5535746e3 ("RISC-V: simplify software interrupt / IPI code")
b9490350f751 ("RISC-V: remove timer leftovers")
8606544890d7 ("RISC-V: Don't include irq-riscv-intc.h")
e0e0c87c022b ("RISC-V: Make our port sparse-clean")
