"Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral.sv=verilog,work,System Verilog"
"Z:/github/dvl/code/fpga/source/impl_1/h_bridge.sv=verilog,work,System Verilog"
"Z:/github/dvl/code/fpga/source/impl_1/dvl_top.sv=verilog,work,System Verilog"
"Z:/github/dvl/code/fpga/source/impl_1/dff.sv=verilog,work,System Verilog"
"Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_tb.sv=verilog,work,System Verilog"
"Z:/github/dvl/code/fpga/sysclk_pll/rtl/sysclk_pll.v=verilog,work"
"Z:/github/dvl/code/fpga/source/impl_1/i2c_peripheral_clk.sv=verilog,work,System Verilog"
