{"hierarchy":{"top_level":1,"1":{"insts":{"m0":2}}},"modelMap":{"NMOS_VTL":[2]},"cellviews":[["cad1","q1b_1","schematic"],["NCSU_Devices_FreePDK45","NMOS_VTL","hspiceD"]]}
