

================================================================
== Vitis HLS Report for 'NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3'
================================================================
* Date:           Sun Jan 26 21:39:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    57605|    57605|  0.576 ms|  0.576 ms|  57601|  57601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3  |    57603|    57603|         5|          1|          1|  57600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.85>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 8 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_4 = alloca i32 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 11 'alloca' 'c_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten32"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln23 = store i9 0, i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 14 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln24 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 16 'store' 'store_ln24' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 0, i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 17 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i5"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i16 %indvar_flatten32" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 19 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln23 = icmp_eq  i16 %indvar_flatten32_load, i16 57600" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln23_1 = add i16 %indvar_flatten32_load, i16 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 21 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc31.i, void %_Z4pad2PfS_.exit.exitStub" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 22 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j_1_load = load i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 23 'load' 'j_1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 25 'load' 'indvar_flatten19_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.76ns)   --->   "%icmp_ln24 = icmp_eq  i8 %indvar_flatten19_load, i8 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 26 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i4 0, i4 %i_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 27 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln23)   --->   "%xor_ln23 = xor i1 %icmp_ln24, i1 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 28 'xor' 'xor_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln2588 = icmp_eq  i4 %j_1_load, i4 15" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 29 'icmp' 'icmp_ln2588' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23 = and i1 %icmp_ln2588, i1 %xor_ln23" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 30 'and' 'and_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln24 = add i4 %select_ln23, i4 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 31 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln23, i1 %icmp_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 32 'or' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i4 0, i4 %j_1_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 33 'select' 'j_1_mid2' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln24 = select i1 %and_ln23, i4 %add_ln24, i4 %select_ln23" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 34 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %select_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 35 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln24, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 36 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%empty_1363 = sub i8 %p_shl, i8 %zext_ln24" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 37 'sub' 'empty_1363' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [3/3] (0.99ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 38 'mul' 'empty_1364' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%cmp18_i = icmp_eq  i4 %select_ln24, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 39 'icmp' 'cmp18_i' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%cmp19_i = icmp_ugt  i4 %select_ln24, i4 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 40 'icmp' 'cmp19_i' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %j_1_mid2, i4 0" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 41 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln34_1 = icmp_ugt  i4 %j_1_mid2, i4 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 42 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_1)   --->   "%or_ln33 = or i1 %cmp18_i, i1 %cmp19_i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 43 'or' 'or_ln33' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln33_1)   --->   "%or_ln33_2 = or i1 %icmp_ln34, i1 %icmp_ln34_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 44 'or' 'or_ln33_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln33_1 = or i1 %or_ln33_2, i1 %or_ln33" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 45 'or' 'or_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln25 = add i4 %j_1_mid2, i4 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 46 'add' 'add_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln24_1 = add i8 %indvar_flatten19_load, i8 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 47 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln24_1 = select i1 %icmp_ln24, i8 1, i8 %add_ln24_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 48 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln23 = store i16 %add_ln23_1, i16 %indvar_flatten32" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 49 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln24 = store i8 %select_ln24_1, i8 %indvar_flatten19" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 50 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln24 = store i4 %select_ln24, i4 %i" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 51 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln25 = store i4 %add_ln25, i4 %j_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 52 'store' 'store_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c_4_load = load i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 53 'load' 'c_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln23 = add i9 %c_4_load, i9 1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 54 'add' 'add_ln23' <Predicate = (icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i9 %add_ln23, i9 %c_4_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 55 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln23_1_cast = zext i9 %select_ln23_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 56 'zext' 'select_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 57 'mul' 'p_cast27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 58 'mul' 'empty_1364' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln23 = store i9 %select_ln23_1, i9 %c_4" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 59 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 60 'mul' 'p_cast27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.74ns)   --->   "%mul_ln24 = mul i16 %select_ln23_1_cast, i16 169" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 61 'mul' 'mul_ln24' <Predicate = (!or_ln33_1)> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%empty_1364 = mul i8 %zext_ln24, i8 13" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 62 'mul' 'empty_1364' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%p_cast30 = zext i8 %empty_1364" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 63 'zext' 'p_cast30' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30_1 = add i16 %mul_ln24, i16 %p_cast30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 64 'add' 'add_ln30_1' <Predicate = (!or_ln33_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.87>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_1)   --->   "%p_cast27 = mul i16 %select_ln23_1_cast, i16 225" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:23->NN.cpp:76]   --->   Operation 65 'mul' 'p_cast27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %j_1_mid2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 66 'zext' 'zext_ln25' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %j_1_mid2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 67 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln29_1 = add i16 %p_cast27, i16 %zext_ln25_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 68 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln30_1 = add i16 %mul_ln24, i16 %p_cast30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 69 'add' 'add_ln30_1' <Predicate = (!or_ln33_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.78ns)   --->   "%add_ln30_2 = add i5 %zext_ln25, i5 18" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 70 'add' 'add_ln30_2' <Predicate = (!or_ln33_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i5 %add_ln30_2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 71 'sext' 'sext_ln30' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%add_ln30 = add i16 %sext_ln30, i16 %add_ln30_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 72 'add' 'add_ln30' <Predicate = (!or_ln33_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i16 %add_ln30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:34->NN.cpp:76]   --->   Operation 73 'zext' 'zext_ln34' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%Norm2_out_img_addr = getelementptr i32 %Norm2_out_img, i64 0, i64 %zext_ln34" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 74 'getelementptr' 'Norm2_out_img_addr' <Predicate = (!or_ln33_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%Norm2_out_img_load = load i16 %Norm2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 75 'load' 'Norm2_out_img_load' <Predicate = (!or_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_4 : Operation 88 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57600, i64 57600, i64 57600"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast28 = zext i8 %empty_1363" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:24->NN.cpp:76]   --->   Operation 78 'zext' 'p_cast28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:26->NN.cpp:76]   --->   Operation 79 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln29_1 = add i16 %p_cast27, i16 %zext_ln25_1" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 80 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln29 = add i16 %add_ln29_1, i16 %p_cast28" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:29->NN.cpp:76]   --->   Operation 81 'add' 'add_ln29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i16 %add_ln29" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:30->NN.cpp:76]   --->   Operation 82 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%Pad2_out_img_addr = getelementptr i32 %Pad2_out_img, i64 0, i64 %zext_ln30" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:35->NN.cpp:76]   --->   Operation 83 'getelementptr' 'Pad2_out_img_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Norm2_out_img_load = load i16 %Norm2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:37->NN.cpp:76]   --->   Operation 84 'load' 'Norm2_out_img_load' <Predicate = (!or_ln33_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 43264> <RAM>
ST_5 : Operation 85 [1/1] (0.44ns)   --->   "%storemerge67 = select i1 %or_ln33_1, i32 0, i32 %Norm2_out_img_load" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 85 'select' 'storemerge67' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln33 = store i32 %storemerge67, i16 %Pad2_out_img_addr" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:33->NN.cpp:76]   --->   Operation 86 'store' 'store_ln33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57600> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body8.i5" [../AlexNet-FPGA-implementation/Pad2/src/pad2.cpp:25->NN.cpp:76]   --->   Operation 87 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Pad2_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Norm2_out_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 010000]
i                     (alloca           ) [ 010000]
indvar_flatten19      (alloca           ) [ 010000]
c_4                   (alloca           ) [ 011000]
indvar_flatten32      (alloca           ) [ 010000]
store_ln0             (store            ) [ 000000]
store_ln23            (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln24            (store            ) [ 000000]
store_ln25            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten32_load (load             ) [ 000000]
icmp_ln23             (icmp             ) [ 011110]
add_ln23_1            (add              ) [ 000000]
br_ln23               (br               ) [ 000000]
j_1_load              (load             ) [ 000000]
i_load                (load             ) [ 000000]
indvar_flatten19_load (load             ) [ 000000]
icmp_ln24             (icmp             ) [ 011000]
select_ln23           (select           ) [ 000000]
xor_ln23              (xor              ) [ 000000]
icmp_ln2588           (icmp             ) [ 000000]
and_ln23              (and              ) [ 000000]
add_ln24              (add              ) [ 000000]
empty                 (or               ) [ 000000]
j_1_mid2              (select           ) [ 011110]
select_ln24           (select           ) [ 000000]
zext_ln24             (zext             ) [ 011100]
p_shl                 (bitconcatenate   ) [ 000000]
empty_1363            (sub              ) [ 011111]
cmp18_i               (icmp             ) [ 000000]
cmp19_i               (icmp             ) [ 000000]
icmp_ln34             (icmp             ) [ 000000]
icmp_ln34_1           (icmp             ) [ 000000]
or_ln33               (or               ) [ 000000]
or_ln33_2             (or               ) [ 000000]
or_ln33_1             (or               ) [ 011111]
add_ln25              (add              ) [ 000000]
add_ln24_1            (add              ) [ 000000]
select_ln24_1         (select           ) [ 000000]
store_ln23            (store            ) [ 000000]
store_ln24            (store            ) [ 000000]
store_ln24            (store            ) [ 000000]
store_ln25            (store            ) [ 000000]
c_4_load              (load             ) [ 000000]
add_ln23              (add              ) [ 000000]
select_ln23_1         (select           ) [ 000000]
select_ln23_1_cast    (zext             ) [ 010110]
store_ln23            (store            ) [ 000000]
mul_ln24              (mul              ) [ 010010]
empty_1364            (mul              ) [ 000000]
p_cast30              (zext             ) [ 010010]
p_cast27              (mul              ) [ 010001]
zext_ln25             (zext             ) [ 000000]
zext_ln25_1           (zext             ) [ 010001]
add_ln30_1            (add              ) [ 000000]
add_ln30_2            (add              ) [ 000000]
sext_ln30             (sext             ) [ 000000]
add_ln30              (add              ) [ 000000]
zext_ln34             (zext             ) [ 000000]
Norm2_out_img_addr    (getelementptr    ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
p_cast28              (zext             ) [ 000000]
specpipeline_ln26     (specpipeline     ) [ 000000]
add_ln29_1            (add              ) [ 000000]
add_ln29              (add              ) [ 000000]
zext_ln30             (zext             ) [ 000000]
Pad2_out_img_addr     (getelementptr    ) [ 000000]
Norm2_out_img_load    (load             ) [ 000000]
storemerge67          (select           ) [ 000000]
store_ln33            (store            ) [ 000000]
br_ln25               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Pad2_out_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pad2_out_img"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Norm2_out_img">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Norm2_out_img"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten19_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="c_4_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten32_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten32/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Norm2_out_img_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Norm2_out_img_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Norm2_out_img_load/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="Pad2_out_img_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="16" slack="0"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Pad2_out_img_addr/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln33_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln23_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="9" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln24_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln25_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten32_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten32_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln23_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="14" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln23_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_1_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten19_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln24_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln23_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="xor_ln23_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln2588_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2588/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln23_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln24_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_1_mid2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln24_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln24_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="empty_1363_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_1363/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="cmp18_i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp18_i/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="cmp19_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp19_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln34_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln34_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln33_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="or_ln33_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln33_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln25_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln24_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln24_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="8" slack="0"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln23_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln24_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln24_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln25_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="c_4_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="1"/>
<pin id="319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_4_load/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln23_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln23_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="0" index="2" bw="9" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln23_1_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln23_1_cast/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln23_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln24_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="1"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln25_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="3"/>
<pin id="349" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln25_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="3"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln30_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sext_ln30_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln30_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="16" slack="0"/>
<pin id="366" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln34_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_cast28_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="4"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast28/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln29_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln30_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="storemerge67_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="4"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="32" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge67/5 "/>
</bind>
</comp>

<comp id="394" class="1007" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_1364/1 p_cast30/3 add_ln30_1/3 "/>
</bind>
</comp>

<comp id="403" class="1007" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_cast27/2 add_ln29_1/4 "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="i_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="426" class="1005" name="indvar_flatten19_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="433" class="1005" name="c_4_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="440" class="1005" name="indvar_flatten32_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten32 "/>
</bind>
</comp>

<comp id="447" class="1005" name="icmp_ln23_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="3"/>
<pin id="449" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln24_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="456" class="1005" name="j_1_mid2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="3"/>
<pin id="458" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="zext_ln24_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="467" class="1005" name="empty_1363_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="4"/>
<pin id="469" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_1363 "/>
</bind>
</comp>

<comp id="472" class="1005" name="or_ln33_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="2"/>
<pin id="474" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln33_1 "/>
</bind>
</comp>

<comp id="477" class="1005" name="select_ln23_1_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="1"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_1_cast "/>
</bind>
</comp>

<comp id="483" class="1005" name="mul_ln24_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln25_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="Norm2_out_img_addr_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="1"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Norm2_out_img_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="151" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="157" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="148" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="171" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="163" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="183" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="157" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="148" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="183" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="189" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="163" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="209" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="209" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="209" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="201" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="201" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="235" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="241" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="247" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="201" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="154" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="157" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="142" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="289" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="209" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="277" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="317" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="326" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="89" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="399"><net_src comp="217" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="342" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="394" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="408"><net_src comp="333" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="350" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="415"><net_src comp="62" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="422"><net_src comp="66" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="429"><net_src comp="70" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="436"><net_src comp="74" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="443"><net_src comp="78" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="450"><net_src comp="136" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="157" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="459"><net_src comp="201" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="465"><net_src comp="217" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="470"><net_src comp="229" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="475"><net_src comp="271" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="480"><net_src comp="333" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="486"><net_src comp="342" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="491"><net_src comp="350" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="496"><net_src comp="82" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Pad2_out_img | {5 }
 - Input state : 
	Port: NN_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 : Norm2_out_img | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln23 : 1
		store_ln0 : 1
		store_ln24 : 1
		store_ln25 : 1
		indvar_flatten32_load : 1
		icmp_ln23 : 2
		add_ln23_1 : 2
		br_ln23 : 3
		j_1_load : 1
		i_load : 1
		indvar_flatten19_load : 1
		icmp_ln24 : 2
		select_ln23 : 3
		xor_ln23 : 3
		icmp_ln2588 : 2
		and_ln23 : 3
		add_ln24 : 4
		empty : 3
		j_1_mid2 : 3
		select_ln24 : 3
		zext_ln24 : 4
		p_shl : 4
		empty_1363 : 5
		empty_1364 : 5
		cmp18_i : 4
		cmp19_i : 4
		icmp_ln34 : 4
		icmp_ln34_1 : 4
		or_ln33 : 5
		or_ln33_2 : 5
		or_ln33_1 : 5
		add_ln25 : 4
		add_ln24_1 : 2
		select_ln24_1 : 3
		store_ln23 : 3
		store_ln24 : 4
		store_ln24 : 4
		store_ln25 : 5
	State 2
		add_ln23 : 1
		select_ln23_1 : 2
		select_ln23_1_cast : 3
		p_cast27 : 4
		store_ln23 : 3
	State 3
		p_cast30 : 1
		add_ln30_1 : 2
	State 4
		add_ln29_1 : 1
		add_ln30_2 : 1
		sext_ln30 : 2
		add_ln30 : 3
		zext_ln34 : 4
		Norm2_out_img_addr : 5
		Norm2_out_img_load : 6
	State 5
		add_ln29 : 1
		zext_ln30 : 2
		Pad2_out_img_addr : 3
		storemerge67 : 1
		store_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln23_1_fu_142     |    0    |    0    |    23   |
|          |      add_ln24_fu_189      |    0    |    0    |    12   |
|          |      add_ln25_fu_277      |    0    |    0    |    12   |
|    add   |     add_ln24_1_fu_283     |    0    |    0    |    15   |
|          |      add_ln23_fu_320      |    0    |    0    |    16   |
|          |     add_ln30_2_fu_353     |    0    |    0    |    12   |
|          |      add_ln30_fu_363      |    0    |    0    |    23   |
|          |      add_ln29_fu_376      |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln23_fu_136     |    0    |    0    |    23   |
|          |      icmp_ln24_fu_157     |    0    |    0    |    15   |
|          |     icmp_ln2588_fu_177    |    0    |    0    |    12   |
|   icmp   |       cmp18_i_fu_235      |    0    |    0    |    12   |
|          |       cmp19_i_fu_241      |    0    |    0    |    12   |
|          |      icmp_ln34_fu_247     |    0    |    0    |    12   |
|          |     icmp_ln34_1_fu_253    |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln23_fu_163    |    0    |    0    |    4    |
|          |      j_1_mid2_fu_201      |    0    |    0    |    4    |
|  select  |     select_ln24_fu_209    |    0    |    0    |    4    |
|          |    select_ln24_1_fu_289   |    0    |    0    |    8    |
|          |    select_ln23_1_fu_326   |    0    |    0    |    9    |
|          |    storemerge67_fu_386    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln24_fu_342      |    0    |    0    |    50   |
|----------|---------------------------|---------|---------|---------|
|    sub   |     empty_1363_fu_229     |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_195       |    0    |    0    |    2    |
|    or    |       or_ln33_fu_259      |    0    |    0    |    2    |
|          |      or_ln33_2_fu_265     |    0    |    0    |    2    |
|          |      or_ln33_1_fu_271     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln23_fu_171      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln23_fu_183      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_394        |    1    |    0    |    0    |
|          |         grp_fu_403        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln24_fu_217     |    0    |    0    |    0    |
|          | select_ln23_1_cast_fu_333 |    0    |    0    |    0    |
|          |      zext_ln25_fu_347     |    0    |    0    |    0    |
|   zext   |     zext_ln25_1_fu_350    |    0    |    0    |    0    |
|          |      zext_ln34_fu_368     |    0    |    0    |    0    |
|          |      p_cast28_fu_373      |    0    |    0    |    0    |
|          |      zext_ln30_fu_381     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_221       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |      sext_ln30_fu_359     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   372   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Norm2_out_img_addr_reg_493|   16   |
|        c_4_reg_433       |    9   |
|    empty_1363_reg_467    |    8   |
|         i_reg_419        |    4   |
|     icmp_ln23_reg_447    |    1   |
|     icmp_ln24_reg_451    |    1   |
| indvar_flatten19_reg_426 |    8   |
| indvar_flatten32_reg_440 |   16   |
|     j_1_mid2_reg_456     |    4   |
|        j_1_reg_412       |    4   |
|     mul_ln24_reg_483     |   16   |
|     or_ln33_1_reg_472    |    1   |
|select_ln23_1_cast_reg_477|   16   |
|     zext_ln24_reg_462    |    8   |
|    zext_ln25_1_reg_488   |   16   |
+--------------------------+--------+
|           Total          |   128  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|    grp_fu_394    |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|    grp_fu_403    |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|    grp_fu_403    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   78   ||  1.757  ||    0    ||    41   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   372  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   41   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   128  |   413  |
+-----------+--------+--------+--------+--------+
