Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov  1 19:48:31 2023
| Host         : NB-Franco running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.580        0.000                      0                  529        0.082        0.000                      0                  529        3.750        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.580        0.000                      0                  529        0.082        0.000                      0                  529        3.750        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[161]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.408ns  (logic 7.877ns (58.748%)  route 5.531ns (41.252%))
  Logic Levels:           53  (CARRY4=51 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.221 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.221    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.555 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.555    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_6
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    24.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.062    25.135    uart_unit/baud_gen_unit/counter_reg_reg[161]
  -------------------------------------------------------------------
                         required time                         25.135    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.675ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[162]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.313ns  (logic 7.782ns (58.454%)  route 5.531ns (41.546%))
  Logic Levels:           53  (CARRY4=51 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.221 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.221    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.460 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.460    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_5
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    24.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.062    25.135    uart_unit/baud_gen_unit/counter_reg_reg[162]
  -------------------------------------------------------------------
                         required time                         25.135    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                  6.675    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[160]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.297ns  (logic 7.766ns (58.404%)  route 5.531ns (41.596%))
  Logic Levels:           53  (CARRY4=51 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.221 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.221    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.444 r  uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.444    uart_unit/baud_gen_unit/counter_reg_reg[160]_i_1_n_7
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    24.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X62Y93         FDCE (Setup_fdce_C_D)        0.062    25.135    uart_unit/baud_gen_unit/counter_reg_reg[160]
  -------------------------------------------------------------------
                         required time                         25.135    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 7.763ns (58.394%)  route 5.531ns (41.606%))
  Logic Levels:           52  (CARRY4=50 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.441 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.441    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_6
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[157]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.714ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[159]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.273ns  (logic 7.742ns (58.328%)  route 5.531ns (41.672%))
  Logic Levels:           52  (CARRY4=50 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.420 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.420    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_4
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[159]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                  6.714    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[158]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 7.668ns (58.095%)  route 5.531ns (41.905%))
  Logic Levels:           52  (CARRY4=50 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.346 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.346    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_5
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[158]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.183ns  (logic 7.652ns (58.044%)  route 5.531ns (41.956%))
  Logic Levels:           52  (CARRY4=50 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.107 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.107    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.330 r  uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.330    uart_unit/baud_gen_unit/counter_reg_reg[156]_i_1_n_7
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[156]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.330    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.807ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.180ns  (logic 7.649ns (58.034%)  route 5.531ns (41.966%))
  Logic Levels:           51  (CARRY4=49 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.327 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.327    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_6
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y91         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[153]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  6.807    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[155]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.159ns  (logic 7.628ns (57.967%)  route 5.531ns (42.033%))
  Logic Levels:           51  (CARRY4=49 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.306 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.306    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_4
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[155]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y91         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[155]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 uart_unit/baud_gen_unit/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.085ns  (logic 7.554ns (57.730%)  route 5.531ns (42.270%))
  Logic Levels:           51  (CARRY4=49 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.626     5.147    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  uart_unit/baud_gen_unit/counter_reg_reg[2]/Q
                         net (fo=2, routed)           1.371     6.974    uart_unit/baud_gen_unit/counter_reg_reg[2]
    SLICE_X63Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  uart_unit/baud_gen_unit/baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     7.098    uart_unit/baud_gen_unit/baud_tick_carry_i_4_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.630 r  uart_unit/baud_gen_unit/baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.630    uart_unit/baud_gen_unit/baud_tick_carry_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  uart_unit/baud_gen_unit/baud_tick_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.744    uart_unit/baud_gen_unit/baud_tick_carry__0_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  uart_unit/baud_gen_unit/baud_tick_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    uart_unit/baud_gen_unit/baud_tick_carry__1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  uart_unit/baud_gen_unit/baud_tick_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.972    uart_unit/baud_gen_unit/baud_tick_carry__2_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  uart_unit/baud_gen_unit/baud_tick_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.086    uart_unit/baud_gen_unit/baud_tick_carry__3_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  uart_unit/baud_gen_unit/baud_tick_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.200    uart_unit/baud_gen_unit/baud_tick_carry__4_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.314 r  uart_unit/baud_gen_unit/baud_tick_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.314    uart_unit/baud_gen_unit/baud_tick_carry__5_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.428 r  uart_unit/baud_gen_unit/baud_tick_carry__6/CO[3]
                         net (fo=1, routed)           0.009     8.437    uart_unit/baud_gen_unit/baud_tick_carry__6_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  uart_unit/baud_gen_unit/baud_tick_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.551    uart_unit/baud_gen_unit/baud_tick_carry__7_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 r  uart_unit/baud_gen_unit/baud_tick_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.665    uart_unit/baud_gen_unit/baud_tick_carry__8_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.779 r  uart_unit/baud_gen_unit/baud_tick_carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.779    uart_unit/baud_gen_unit/baud_tick_carry__9_n_0
    SLICE_X63Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.893 r  uart_unit/baud_gen_unit/baud_tick_carry__10/CO[3]
                         net (fo=1, routed)           0.000     8.893    uart_unit/baud_gen_unit/baud_tick_carry__10_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.007 r  uart_unit/baud_gen_unit/baud_tick_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.007    uart_unit/baud_gen_unit/baud_tick_carry__11_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.235 f  uart_unit/baud_gen_unit/baud_tick_carry__12/CO[2]
                         net (fo=178, routed)         4.142    13.377    uart_unit/baud_gen_unit/CO[0]
    SLICE_X62Y57         LUT2 (Prop_lut2_I1_O)        0.313    13.690 r  uart_unit/baud_gen_unit/counter_reg[16]_i_5/O
                         net (fo=1, routed)           0.000    13.690    uart_unit/baud_gen_unit/counter_reg[16]_i_5_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.222 r  uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.222    uart_unit/baud_gen_unit/counter_reg_reg[16]_i_1_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.336    uart_unit/baud_gen_unit/counter_reg_reg[20]_i_1_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.450    uart_unit/baud_gen_unit/counter_reg_reg[24]_i_1_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.564    uart_unit/baud_gen_unit/counter_reg_reg[28]_i_1_n_0
    SLICE_X62Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.678 r  uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.678    uart_unit/baud_gen_unit/counter_reg_reg[32]_i_1_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.792 r  uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.792    uart_unit/baud_gen_unit/counter_reg_reg[36]_i_1_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.906 r  uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.906    uart_unit/baud_gen_unit/counter_reg_reg[40]_i_1_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.020 r  uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.020    uart_unit/baud_gen_unit/counter_reg_reg[44]_i_1_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.134 r  uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.134    uart_unit/baud_gen_unit/counter_reg_reg[48]_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.248 r  uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.248    uart_unit/baud_gen_unit/counter_reg_reg[52]_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.362 r  uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.362    uart_unit/baud_gen_unit/counter_reg_reg[56]_i_1_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.476 r  uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.476    uart_unit/baud_gen_unit/counter_reg_reg[60]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.590 r  uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.590    uart_unit/baud_gen_unit/counter_reg_reg[64]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.704 r  uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.704    uart_unit/baud_gen_unit/counter_reg_reg[68]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.818 r  uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.818    uart_unit/baud_gen_unit/counter_reg_reg[72]_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.932 r  uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.932    uart_unit/baud_gen_unit/counter_reg_reg[76]_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.046 r  uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.046    uart_unit/baud_gen_unit/counter_reg_reg[80]_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.160 r  uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.169    uart_unit/baud_gen_unit/counter_reg_reg[84]_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.283 r  uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.283    uart_unit/baud_gen_unit/counter_reg_reg[88]_i_1_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.397 r  uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.397    uart_unit/baud_gen_unit/counter_reg_reg[92]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.511 r  uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.511    uart_unit/baud_gen_unit/counter_reg_reg[96]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.625 r  uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.625    uart_unit/baud_gen_unit/counter_reg_reg[100]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.739 r  uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.739    uart_unit/baud_gen_unit/counter_reg_reg[104]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.853 r  uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.853    uart_unit/baud_gen_unit/counter_reg_reg[108]_i_1_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.967 r  uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.967    uart_unit/baud_gen_unit/counter_reg_reg[112]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.081 r  uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.081    uart_unit/baud_gen_unit/counter_reg_reg[116]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.195 r  uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.195    uart_unit/baud_gen_unit/counter_reg_reg[120]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.309 r  uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.309    uart_unit/baud_gen_unit/counter_reg_reg[124]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.423 r  uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.423    uart_unit/baud_gen_unit/counter_reg_reg[128]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.537 r  uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.537    uart_unit/baud_gen_unit/counter_reg_reg[132]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.651 r  uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.651    uart_unit/baud_gen_unit/counter_reg_reg[136]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.765 r  uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.765    uart_unit/baud_gen_unit/counter_reg_reg[140]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.879 r  uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.879    uart_unit/baud_gen_unit/counter_reg_reg[144]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.993 r  uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.993    uart_unit/baud_gen_unit/counter_reg_reg[148]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.232 r  uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.232    uart_unit/baud_gen_unit/counter_reg_reg[152]_i_1_n_5
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508    24.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X62Y91         FDCE (Setup_fdce_C_D)        0.062    25.134    uart_unit/baud_gen_unit/counter_reg_reg[154]
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                  6.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 intf_uart_alu_unit/result_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X58Y75         FDCE                                         r  intf_uart_alu_unit/result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  intf_uart_alu_unit/result_reg_reg[1]/Q
                         net (fo=1, routed)           0.101     1.704    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/DIB
    SLICE_X60Y76         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.846     1.974    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X60Y76         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y76         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.622    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 intf_uart_alu_unit/result_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X58Y75         FDCE                                         r  intf_uart_alu_unit/result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  intf_uart_alu_unit/result_reg_reg[0]/Q
                         net (fo=1, routed)           0.103     1.706    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X60Y76         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.846     1.974    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X60Y76         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y76         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.623    uart_unit/fifo_tx_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 intf_uart_alu_unit/result_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X58Y75         FDCE                                         r  intf_uart_alu_unit/result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  intf_uart_alu_unit/result_reg_reg[4]/Q
                         net (fo=1, routed)           0.104     1.707    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/DIB
    SLICE_X60Y75         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.845     1.973    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X60Y75         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y75         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.621    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 intf_uart_alu_unit/result_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    intf_uart_alu_unit/clk_IBUF_BUFG
    SLICE_X58Y75         FDCE                                         r  intf_uart_alu_unit/result_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  intf_uart_alu_unit/result_reg_reg[5]/Q
                         net (fo=1, routed)           0.104     1.707    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/DIC
    SLICE_X60Y75         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.845     1.973    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X60Y75         RAMD64E                                      r  uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.475    
    SLICE_X60Y75         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.619    uart_unit/fifo_tx_unit/array_reg_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  uart_unit/uart_rx_unit/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.713    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/DIA
    SLICE_X60Y73         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.846     1.974    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X60Y73         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.623    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.553     1.436    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X57Y75         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.157     1.734    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/ADDRD5
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.818     1.946    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X56Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.638    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.553     1.436    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X57Y75         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.157     1.734    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/ADDRD5
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.818     1.946    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X56Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.638    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.553     1.436    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X57Y75         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.157     1.734    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/ADDRD5
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.818     1.946    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X56Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.638    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.337%)  route 0.157ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.553     1.436    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X57Y75         FDCE                                         r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  uart_unit/fifo_rx_unit/w_ptr_reg_reg[5]/Q
                         net (fo=18, routed)          0.157     1.734    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/ADDRD5
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.818     1.946    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/WCLK
    SLICE_X56Y74         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.478     1.468    
    SLICE_X56Y74         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.638    uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_unit/uart_rx_unit/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.579     1.462    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  uart_unit/uart_rx_unit/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     1.725    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/DIB
    SLICE_X60Y73         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.846     1.974    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/WCLK
    SLICE_X60Y73         RAMD64E                                      r  uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.498     1.476    
    SLICE_X60Y73         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.622    uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X64Y73   intf_uart_alu_unit/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X64Y73   intf_uart_alu_unit/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X64Y73   intf_uart_alu_unit/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X64Y73   intf_uart_alu_unit/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X57Y72   intf_uart_alu_unit/data_a_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X57Y72   intf_uart_alu_unit/data_a_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X58Y72   intf_uart_alu_unit/data_a_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X55Y72   intf_uart_alu_unit/data_a_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X55Y74   intf_uart_alu_unit/data_a_reg_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X56Y74   uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         15.000      13.750     SLICE_X56Y74   uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y73   uart_unit/fifo_rx_unit/array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   uart_unit/fifo_rx_unit/array_reg_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 3.974ns (46.584%)  route 4.557ns (53.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.611     5.132    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X58Y78         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.588 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           4.557    10.144    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.662 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.662    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.151ns  (logic 4.033ns (65.576%)  route 2.117ns (34.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.609     5.130    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  uart_unit/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.648 r  uart_unit/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=6, routed)           2.117     7.765    rx_empty_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.281 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000    11.281    rx_empty
    P1                                                                r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 3.977ns (67.102%)  route 1.950ns (32.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.612     5.133    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  uart_unit/fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.456     5.589 r  uart_unit/fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           1.950     7.539    tx_full_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.060 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    11.060    tx_full
    L1                                                                r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_unit/fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.363ns (74.567%)  route 0.465ns (25.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.583     1.466    uart_unit/fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X65Y78         FDCE                                         r  uart_unit/fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  uart_unit/fifo_tx_unit/full_reg_reg/Q
                         net (fo=6, routed)           0.465     2.072    tx_full_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.295 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    tx_full
    L1                                                                r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.380ns (71.532%)  route 0.549ns (28.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.583     1.466    uart_unit/fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  uart_unit/fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.630 r  uart_unit/fifo_rx_unit/empty_reg_reg/Q
                         net (fo=6, routed)           0.549     2.180    rx_empty_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.396 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000     3.396    rx_empty
    P1                                                                r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.028ns  (logic 1.360ns (44.902%)  route 1.669ns (55.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.582     1.465    uart_unit/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X58Y78         FDPE                                         r  uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.669     3.275    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.494 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.494    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[160]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.699ns  (logic 1.451ns (13.563%)  route 9.248ns (86.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.248    10.699    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y93         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[160]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509     4.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[160]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[161]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.699ns  (logic 1.451ns (13.563%)  route 9.248ns (86.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.248    10.699    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y93         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509     4.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[161]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[162]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.699ns  (logic 1.451ns (13.563%)  route 9.248ns (86.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.248    10.699    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y93         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509     4.850    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[162]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[156]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 1.451ns (13.741%)  route 9.109ns (86.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.109    10.560    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y92         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[156]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[157]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 1.451ns (13.741%)  route 9.109ns (86.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.109    10.560    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y92         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[157]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[158]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 1.451ns (13.741%)  route 9.109ns (86.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.109    10.560    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y92         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[158]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[159]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 1.451ns (13.741%)  route 9.109ns (86.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         9.109    10.560    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y92         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[159]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[152]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 1.451ns (13.937%)  route 8.961ns (86.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         8.961    10.412    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y91         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[152]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[152]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[153]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 1.451ns (13.937%)  route 8.961ns (86.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         8.961    10.412    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y91         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[153]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[154]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.412ns  (logic 1.451ns (13.937%)  route 8.961ns (86.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=264, routed)         8.961    10.412    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y91         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[154]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.508     4.849    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[154]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_unit/uart_rx_unit/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.224ns (11.409%)  route 1.742ns (88.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=7, routed)           1.742     1.966    uart_unit/uart_rx_unit/rx_IBUF
    SLICE_X58Y74         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.845     1.973    uart_unit/uart_rx_unit/clk_IBUF_BUFG
    SLICE_X58Y74         FDCE                                         r  uart_unit/uart_rx_unit/b_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.219ns (10.743%)  route 1.822ns (89.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.822     2.041    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y53         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.219ns (10.743%)  route 1.822ns (89.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.822     2.041    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y53         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.219ns (10.743%)  route 1.822ns (89.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.822     2.041    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y53         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.041ns  (logic 0.219ns (10.743%)  route 1.822ns (89.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.822     2.041    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y53         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y53         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.219ns (10.420%)  route 1.885ns (89.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.885     2.104    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y54         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.219ns (10.420%)  route 1.885ns (89.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.885     2.104    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y54         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.219ns (10.420%)  route 1.885ns (89.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.885     2.104    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y54         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.104ns  (logic 0.219ns (10.420%)  route 1.885ns (89.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.885     2.104    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y54         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_unit/baud_gen_unit/counter_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.168ns  (logic 0.219ns (10.116%)  route 1.948ns (89.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=264, routed)         1.948     2.168    uart_unit/baud_gen_unit/AR[0]
    SLICE_X62Y55         FDCE                                         f  uart_unit/baud_gen_unit/counter_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.863     1.991    uart_unit/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X62Y55         FDCE                                         r  uart_unit/baud_gen_unit/counter_reg_reg[10]/C





