

================================================================
== Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_3u_config26_s'
================================================================
* Date:           Sun Nov 14 10:24:46 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.999|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   22|   21|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |                                                                  |                                                       |  Latency  |  Interval |                   Pipeline                  |
        |                             Instance                             |                         Module                        | min | max | min | max |                     Type                    |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+
        |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113  |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s  |   20|   21|   16|   16| loop rewind(delay=0 initiation interval(s)) |
        +------------------------------------------------------------------+-------------------------------------------------------+-----+-----+-----+-----+---------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     610|    898|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    204|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     711|   1108|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+-----+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113  |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s  |        0|      3|  610|  898|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                             |                                                       |        0|      3|  610|  898|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op3   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op46  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  15|          3|    1|          3|
    |ap_done                        |   9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start                     |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n    |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 204|         45|   22|         45|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  2|   0|    2|          0|
    |ap_done_reg                                                                    |  1|   0|    1|          0|
    |data_0_V_reg_230                                                               |  6|   0|    6|          0|
    |data_10_V_reg_280                                                              |  6|   0|    6|          0|
    |data_11_V_reg_285                                                              |  6|   0|    6|          0|
    |data_12_V_reg_290                                                              |  6|   0|    6|          0|
    |data_13_V_reg_295                                                              |  6|   0|    6|          0|
    |data_14_V_reg_300                                                              |  6|   0|    6|          0|
    |data_15_V_reg_305                                                              |  6|   0|    6|          0|
    |data_1_V_reg_235                                                               |  6|   0|    6|          0|
    |data_2_V_reg_240                                                               |  6|   0|    6|          0|
    |data_3_V_reg_245                                                               |  6|   0|    6|          0|
    |data_4_V_reg_250                                                               |  6|   0|    6|          0|
    |data_5_V_reg_255                                                               |  6|   0|    6|          0|
    |data_6_V_reg_260                                                               |  6|   0|    6|          0|
    |data_7_V_reg_265                                                               |  6|   0|    6|          0|
    |data_8_V_reg_270                                                               |  6|   0|    6|          0|
    |data_9_V_reg_275                                                               |  6|   0|    6|          0|
    |grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_fu_113_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                                 |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          |101|   0|  101|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|start_out                        | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|start_write                      | out |    1| ap_ctrl_hs | dense<array,array<ap_fixed<16,6,5,3,0>,3u>,config26> | return value |
|data_stream_V_data_0_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_0_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_0_V                |    pointer   |
|data_stream_V_data_1_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_1_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_1_V                |    pointer   |
|data_stream_V_data_2_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_2_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_2_V                |    pointer   |
|data_stream_V_data_3_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_3_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_3_V                |    pointer   |
|data_stream_V_data_4_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_4_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_4_V                |    pointer   |
|data_stream_V_data_5_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_5_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_5_V                |    pointer   |
|data_stream_V_data_6_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_6_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_6_V                |    pointer   |
|data_stream_V_data_7_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_7_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_7_V                |    pointer   |
|data_stream_V_data_8_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_8_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_8_V                |    pointer   |
|data_stream_V_data_9_V_dout      |  in |    6|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_9_V_read      | out |    1|   ap_fifo  |                data_stream_V_data_9_V                |    pointer   |
|data_stream_V_data_10_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_10_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_10_V               |    pointer   |
|data_stream_V_data_11_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_11_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_11_V               |    pointer   |
|data_stream_V_data_12_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_12_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_12_V               |    pointer   |
|data_stream_V_data_13_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_13_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_13_V               |    pointer   |
|data_stream_V_data_14_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_14_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_14_V               |    pointer   |
|data_stream_V_data_15_V_dout     |  in |    6|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|data_stream_V_data_15_V_read     | out |    1|   ap_fifo  |                data_stream_V_data_15_V               |    pointer   |
|res_stream_V_data_0_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_0_V                |    pointer   |
|res_stream_V_data_1_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_1_V                |    pointer   |
|res_stream_V_data_2_V_din        | out |   16|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
|res_stream_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_stream_V_data_2_V                |    pointer   |
+---------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

