# Reading D:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do selecing_machine_startup_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb {E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:26:52 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb" E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test_tb.v 
# -- Compiling module selecting_machine_startup_test_tb
# 
# Top level modules:
# 	selecting_machine_startup_test_tb
# End time: 14:26:52 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb {E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:26:53 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb" E:/prime_for_FPGA/Lite/demo/selecing_machine_startup_tb/selecting_machine_startup_test.v 
# -- Compiling module selecting_machine_startup_test
# -- Compiling module selecting_machine_startup
# -- Compiling module decode_lattice_startup
# -- Compiling module decode_seg_startup
# -- Compiling module selecting_machine_test
# -- Compiling module sequencer_eng
# -- Compiling module sequencer_num
# -- Compiling module sequencer_chi
# -- Compiling module decode_seg
# -- Compiling module decode_lattice
# -- Compiling module flag_control
# -- Compiling module debounce
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	selecting_machine_startup_test
# End time: 14:26:53 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.selecting_machine_startup_test_tb
# vsim -gui "+altera" -l msim_transcript -do "selecing_machine_startup_tb_run_msim_rtl_verilog.do" 
# Start time: 14:27:01 on Dec 07,2018
# Loading work.selecting_machine_startup_test_tb
# Loading work.selecting_machine_startup_test
# Loading work.selecting_machine_startup
# Loading work.frequency_divider
# Loading work.decode_lattice_startup
# Loading work.decode_seg_startup
# Loading work.selecting_machine_test
# Loading work.flag_control
# Loading work.debounce
# Loading work.sequencer_chi
# Loading work.sequencer_eng
# Loading work.sequencer_num
# Loading work.decode_seg
# Loading work.decode_lattice
add wave sim:/selecting_machine_startup_test_tb/*
run
run
run
run
run
add wave sim:/selecting_machine_startup_test_tb/u_tb/u_basic/*
run
# End time: 14:30:47 on Dec 07,2018, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
