
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.70000000000000000000;
1.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  169989.7      0.99    1074.1   29997.5                          
    0:00:33  169989.7      0.99    1074.1   29997.5                          
    0:00:33  170034.4      0.99    1074.1   29997.5                          
    0:00:33  170079.1      0.99    1074.1   29997.5                          
    0:00:33  170123.8      0.99    1074.1   29997.5                          
    0:00:33  170168.4      0.99    1074.1   29997.5                          
    0:00:34  170205.4      0.99    1074.1   29995.2                          
    0:00:34  170722.5      0.99     734.5   20009.3                          
    0:00:35  171231.6      0.99     372.4    9976.7                          
    0:00:59  164081.3      0.47      90.4     175.5                          
    0:00:59  164073.9      0.47      90.4     175.5                          
    0:00:59  164073.9      0.47      90.4     175.5                          
    0:00:59  164074.1      0.47      90.4     175.5                          
    0:01:00  164074.1      0.47      90.4     175.5                          
    0:01:12  140954.2      0.50      53.7     117.3                          
    0:01:13  140903.1      0.50      52.7     107.5                          
    0:01:16  140908.7      0.48      50.7     100.0                          
    0:01:19  140925.2      0.47      49.6      88.9                          
    0:01:20  140927.9      0.45      48.6      73.5                          
    0:01:20  140939.3      0.44      48.1      55.4                          
    0:01:21  140948.3      0.43      47.3      48.1                          
    0:01:22  140964.8      0.43      47.0      39.9                          
    0:01:23  140975.7      0.42      44.9      24.3                          
    0:01:24  140984.5      0.41      43.7      13.0                          
    0:01:24  140997.3      0.40      42.7       7.7                          
    0:01:25  141013.0      0.39      40.4       0.0                          
    0:01:25  141021.8      0.36      39.4       0.0                          
    0:01:25  141031.1      0.35      39.2       0.0                          
    0:01:26  141049.2      0.34      38.8       0.0                          
    0:01:27  140878.7      0.34      38.8       0.0                          
    0:01:27  140878.7      0.34      38.8       0.0                          
    0:01:27  140878.7      0.34      38.8       0.0                          
    0:01:27  140878.7      0.34      38.8       0.0                          
    0:01:27  140878.7      0.34      38.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  140878.7      0.34      38.8       0.0                          
    0:01:27  140905.3      0.32      38.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140926.3      0.30      37.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:27  140945.2      0.29      36.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140952.9      0.29      36.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140982.1      0.29      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  140992.5      0.28      36.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141006.6      0.28      35.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141021.2      0.28      35.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141034.8      0.27      35.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:28  141045.2      0.27      34.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141059.0      0.27      34.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28  141080.3      0.27      33.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141092.2      0.27      33.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  141110.6      0.27      32.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141127.1      0.27      32.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141142.0      0.27      31.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141155.8      0.26      31.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:29  141174.4      0.26      31.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141179.0      0.26      31.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141187.7      0.26      31.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141193.6      0.26      31.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29  141205.0      0.25      30.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141213.0      0.25      30.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141230.6      0.25      30.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141247.3      0.25      30.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141264.6      0.25      29.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:30  141272.6      0.25      29.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141287.8      0.25      28.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141301.6      0.24      27.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:30  141309.8      0.24      27.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141324.2      0.24      26.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  141328.7      0.24      26.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141341.2      0.23      26.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141351.6      0.23      26.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141356.1      0.23      26.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141361.2      0.23      26.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  141377.1      0.23      25.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141381.7      0.23      25.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141397.4      0.23      25.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:31  141407.5      0.22      25.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141415.4      0.22      24.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:31  141423.2      0.22      24.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141426.9      0.22      24.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141435.9      0.22      24.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141450.0      0.22      24.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141466.2      0.22      23.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141470.8      0.22      23.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141477.9      0.22      23.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141489.1      0.22      23.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:32  141504.0      0.21      23.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:32  141513.1      0.21      22.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141526.6      0.21      22.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:32  141534.9      0.21      21.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  141540.2      0.21      21.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141556.2      0.21      20.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141564.9      0.20      20.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141571.0      0.20      20.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:33  141582.5      0.20      20.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141588.6      0.20      20.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141594.2      0.20      19.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141609.4      0.20      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141622.1      0.19      19.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:33  141627.2      0.19      19.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  141637.3      0.19      18.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  141645.8      0.19      18.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141655.9      0.19      18.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141658.6      0.19      18.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141667.6      0.19      18.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141676.9      0.19      18.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141685.7      0.19      18.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141697.1      0.18      17.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141702.2      0.18      17.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141706.7      0.18      17.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141714.2      0.18      17.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:34  141720.3      0.18      16.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:34  141722.9      0.18      16.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141738.6      0.18      16.7      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141743.4      0.18      16.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141749.8      0.18      16.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141759.4      0.18      16.3      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141760.2      0.18      16.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141765.2      0.18      16.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:35  141773.2      0.17      16.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141779.9      0.17      16.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141783.8      0.17      16.1      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:35  141788.9      0.17      16.0      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  141792.6      0.17      16.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141794.2      0.17      15.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141799.8      0.17      15.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141803.0      0.17      15.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141810.7      0.17      15.8      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141825.3      0.17      15.4      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  141830.7      0.17      15.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141835.5      0.17      15.3      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141849.0      0.17      15.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:36  141852.7      0.16      15.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36  141861.0      0.16      15.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141869.8      0.16      15.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141881.7      0.16      14.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141891.6      0.16      14.7      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141895.0      0.16      14.5      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141904.1      0.16      14.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141909.1      0.16      14.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141914.7      0.16      14.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141917.1      0.16      14.4      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  141923.8      0.16      14.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:37  141930.9      0.16      14.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:37  141933.3      0.16      14.3      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141944.0      0.15      14.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141948.8      0.15      14.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141954.1      0.15      14.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141959.9      0.15      14.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:38  141964.2      0.15      14.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141966.6      0.15      14.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141969.3      0.15      14.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141975.6      0.15      14.0      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  141981.0      0.15      13.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141988.4      0.15      13.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  141997.2      0.15      13.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  142001.7      0.15      13.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142004.1      0.15      13.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  142008.4      0.15      13.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142011.5      0.15      13.7      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:39  142017.7      0.15      13.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142020.9      0.15      13.5      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  142025.4      0.15      13.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142034.2      0.15      13.4      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:39  142040.3      0.15      13.4      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142048.8      0.15      13.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39  142054.4      0.15      13.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142062.6      0.14      13.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  142066.9      0.14      13.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142072.2      0.14      13.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142076.4      0.14      13.3      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142081.2      0.14      13.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142090.5      0.14      13.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142090.8      0.14      13.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:40  142094.3      0.14      13.0      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142104.6      0.14      12.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  142106.0      0.14      12.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142109.7      0.14      12.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142113.7      0.14      12.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142119.3      0.14      12.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142129.4      0.14      12.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142140.0      0.14      12.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142149.6      0.14      12.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142153.9      0.14      12.4      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41  142161.8      0.14      12.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:41  142166.1      0.14      12.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  142169.0      0.14      12.2      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41  142177.0      0.14      12.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142188.7      0.13      12.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142192.4      0.13      12.0      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142194.8      0.13      12.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142199.3      0.13      11.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142201.2      0.13      11.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142204.7      0.13      11.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  142208.1      0.13      11.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142221.7      0.13      11.6      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142228.1      0.13      11.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42  142236.0      0.13      11.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  142237.6      0.13      11.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142242.4      0.13      11.2      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142246.4      0.13      11.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142256.0      0.13      11.0      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142260.0      0.13      10.8      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142265.8      0.13      10.8      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142272.2      0.13      10.7      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142273.3      0.13      10.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142277.8      0.13      10.7      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:43  142281.5      0.13      10.7      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:43  142286.9      0.13      10.6      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  142286.3      0.13      10.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142288.2      0.13      10.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142295.9      0.13      10.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142300.7      0.13      10.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142302.5      0.12      10.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142307.9      0.12      10.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142318.0      0.12      10.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  142324.4      0.12      10.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142332.6      0.12      10.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:44  142335.0      0.12      10.0      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142340.6      0.12      10.0      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:44  142354.7      0.12       9.9      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:45  142360.3      0.12       9.9      37.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  142367.7      0.12       9.9      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142373.3      0.12       9.9      37.3 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:45  142381.0      0.12       9.8      37.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142383.9      0.12       9.7      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142389.8      0.12       9.7      37.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142389.0      0.12       9.7      37.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142395.4      0.12       9.6      37.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142401.5      0.12       9.5      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:45  142404.7      0.12       9.5      37.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142405.2      0.12       9.5      37.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142406.6      0.12       9.5      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142415.1      0.11       9.5      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142427.8      0.11       9.5      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142436.6      0.11       9.4      37.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142441.1      0.11       9.4      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142446.5      0.11       9.4      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:46  142449.6      0.11       9.4      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:46  142456.3      0.11       9.4      37.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  142459.0      0.11       9.4      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142461.4      0.11       9.3      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:46  142461.9      0.11       9.3      37.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142466.4      0.11       9.3      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  142468.0      0.11       9.3      37.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142473.6      0.11       9.2      37.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142481.3      0.11       9.1      37.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  142490.9      0.11       9.0      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142497.3      0.11       8.9      37.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142498.3      0.11       8.8      37.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142503.6      0.11       8.7      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:47  142504.7      0.11       8.7      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142505.5      0.11       8.7      37.3 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:47  142512.4      0.11       8.7      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:47  142516.9      0.11       8.7      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142523.9      0.11       8.7      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142527.3      0.11       8.6      37.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142531.6      0.11       8.6      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142532.1      0.11       8.6      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142534.8      0.11       8.6      37.3 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142540.6      0.11       8.6      37.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142541.4      0.11       8.6      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142544.3      0.11       8.6      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:48  142547.0      0.11       8.6      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:48  142547.5      0.11       8.6      37.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:48  142547.5      0.11       8.6      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142551.8      0.11       8.6      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142557.1      0.10       8.6      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142560.8      0.10       8.5      37.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  142566.4      0.10       8.4      37.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142569.1      0.10       8.4      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142569.6      0.10       8.4      37.3 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142578.7      0.10       8.4      61.5 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142587.4      0.10       8.3      61.5 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:49  142590.9      0.10       8.3      61.5 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142595.4      0.10       8.3      61.5 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:49  142599.4      0.10       8.3      61.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142602.9      0.10       8.3      61.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142615.4      0.10       8.2      61.5 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142616.2      0.10       8.2      61.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142617.0      0.10       8.2      61.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142620.7      0.10       8.0      61.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  142623.1      0.10       8.0      61.5 path/path/path/genblk1.add_in_reg[39]/D
    0:01:50  142628.1      0.10       8.0      61.5 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142633.7      0.10       7.9      61.5 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142640.1      0.10       7.9      61.5 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:50  142642.0      0.10       7.9      61.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142651.8      0.10       7.8      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  142655.3      0.10       7.7      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  142664.3      0.10       7.7      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142667.5      0.10       7.7      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142674.2      0.10       7.6      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142677.6      0.10       7.6      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142681.1      0.10       7.6      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142692.8      0.10       7.6      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:51  142696.5      0.10       7.6      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:51  142696.8      0.10       7.6      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142703.7      0.10       7.6      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  142711.9      0.10       7.6      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142718.0      0.10       7.6      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142723.9      0.10       7.5      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  142723.9      0.10       7.5      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142725.2      0.09       7.5      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:52  142726.0      0.09       7.5      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142726.0      0.09       7.5      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142730.8      0.09       7.5      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142730.8      0.09       7.5      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142734.0      0.09       7.4      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142735.1      0.09       7.4      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:52  142735.6      0.09       7.4      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142740.7      0.09       7.4      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142746.2      0.09       7.3      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142746.2      0.09       7.3      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142750.0      0.09       7.1      74.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142765.1      0.09       7.1      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142771.0      0.09       7.1      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142773.6      0.09       7.1      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142778.7      0.09       7.1      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142783.7      0.09       7.0      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53  142790.7      0.09       7.0      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:53  142791.7      0.09       7.0      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:53  142799.2      0.09       6.9      74.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  142802.1      0.09       6.9      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142805.8      0.09       6.9      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142809.3      0.09       6.8      74.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142812.5      0.09       6.8      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142817.5      0.09       6.8      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142817.3      0.09       6.8      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142818.3      0.09       6.8      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142821.2      0.09       6.8      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142830.8      0.09       6.8      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142833.5      0.09       6.8      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142835.1      0.09       6.8      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142837.5      0.09       6.7      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:54  142840.9      0.09       6.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142849.7      0.09       6.7      74.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142852.1      0.09       6.6      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142856.4      0.09       6.6      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142861.7      0.09       6.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142864.6      0.09       6.6      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142868.6      0.09       6.5      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142877.1      0.09       6.5      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142877.9      0.08       6.5      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142878.4      0.08       6.5      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142878.2      0.08       6.4      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142883.0      0.08       6.4      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142888.0      0.08       6.4      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142895.5      0.08       6.4      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142896.3      0.08       6.4      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56  142897.6      0.08       6.4      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142896.8      0.08       6.4      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142899.2      0.08       6.4      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142904.0      0.08       6.3      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142906.6      0.08       6.3      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142910.6      0.08       6.3      74.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142910.9      0.08       6.3      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56  142916.2      0.08       6.3      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142922.6      0.08       6.3      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142923.7      0.08       6.3      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142924.2      0.08       6.3      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142930.6      0.08       6.3      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142930.8      0.08       6.3      74.6 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142931.6      0.08       6.3      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142933.8      0.08       6.3      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142935.4      0.08       6.2      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142934.8      0.08       6.2      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142937.0      0.08       6.2      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142946.5      0.08       6.0      74.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142952.4      0.08       6.0      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142958.2      0.08       5.8      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142960.4      0.08       5.8      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142967.5      0.08       5.7      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142971.0      0.08       5.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142972.1      0.08       5.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142972.3      0.08       5.7      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142973.7      0.08       5.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142977.4      0.08       5.7      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142978.5      0.08       5.7      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142984.0      0.08       5.7      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142989.9      0.08       5.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142992.6      0.08       5.7      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142998.9      0.08       5.7      74.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142999.5      0.08       5.6      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143003.5      0.08       5.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143004.5      0.08       5.6      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143005.6      0.08       5.6      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143006.9      0.08       5.6      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143008.2      0.08       5.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143009.6      0.08       5.6      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143010.6      0.08       5.6      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143017.6      0.08       5.6      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143025.3      0.08       5.4      74.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  143026.6      0.08       5.4      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59  143037.5      0.08       5.4      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:01:59  143050.0      0.08       5.4      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143053.2      0.08       5.4      74.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143056.9      0.08       5.4      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00  143064.1      0.08       5.4      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:02:00  143070.0      0.07       5.3      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143077.1      0.07       5.3      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143080.3      0.07       5.3      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143081.9      0.07       5.3      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143082.5      0.07       5.3      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143082.5      0.07       5.3      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143083.8      0.07       5.3      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:00  143092.3      0.07       5.2      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143095.0      0.07       5.2      74.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143096.8      0.07       5.2      74.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  143106.7      0.07       5.2      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143110.4      0.07       5.2      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143114.6      0.07       5.2      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143117.8      0.07       5.1      74.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  143122.6      0.07       5.0      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143129.0      0.07       5.0      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143131.9      0.07       5.0      74.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  143135.4      0.07       5.0      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  143136.5      0.07       5.0      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143141.5      0.07       4.9      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143145.8      0.07       4.9      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143150.6      0.07       4.9      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143154.3      0.07       4.9      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143158.8      0.07       4.9      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143159.9      0.07       4.9      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143159.1      0.07       4.9      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143164.4      0.07       4.9      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143165.7      0.07       4.9      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143167.0      0.07       4.9      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143169.4      0.07       4.9      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:02  143171.3      0.07       4.8      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  143170.5      0.07       4.8      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143173.7      0.07       4.8      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143183.8      0.07       4.8      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143184.1      0.07       4.8      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143190.2      0.07       4.8      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143193.1      0.07       4.8      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143195.2      0.07       4.8      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143197.1      0.07       4.8      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143200.0      0.07       4.8      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143204.6      0.07       4.8      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03  143207.2      0.07       4.7      74.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  143216.8      0.07       4.7      74.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  143218.4      0.07       4.7      74.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  143223.4      0.07       4.7      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143229.6      0.07       4.7      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143233.0      0.07       4.7      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143233.8      0.07       4.7      74.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143235.9      0.07       4.6      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143239.1      0.07       4.6      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143241.3      0.07       4.6      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143243.9      0.07       4.6      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143246.3      0.07       4.6      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04  143248.4      0.07       4.6      74.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:05  143248.4      0.07       4.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143249.5      0.06       4.6      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143251.1      0.06       4.6      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143256.4      0.06       4.6      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143259.6      0.06       4.6      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143262.3      0.06       4.6      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143263.3      0.06       4.5      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143266.0      0.06       4.4      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143264.1      0.06       4.4      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:05  143270.5      0.06       4.4      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143278.0      0.06       4.4      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143280.9      0.06       4.4      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143283.0      0.06       4.4      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:06  143289.9      0.06       4.2      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143293.4      0.06       4.2      74.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143296.6      0.06       4.2      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143301.4      0.06       4.2      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:06  143305.1      0.06       4.2      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143307.0      0.06       4.2      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143311.8      0.06       4.1      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143314.4      0.06       4.1      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:06  143319.5      0.06       4.1      74.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143326.4      0.06       4.1      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:07  143328.8      0.06       4.1      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143331.4      0.06       4.0      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143338.1      0.06       4.0      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  143340.2      0.06       4.0      74.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  143343.7      0.06       4.0      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:07  143346.1      0.06       3.9      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143350.9      0.06       3.9      74.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143354.0      0.06       3.9      74.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143357.2      0.06       3.9      74.6 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143359.1      0.06       3.9      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:07  143362.3      0.06       3.9      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:07  143368.1      0.06       3.9      74.6 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07  143374.8      0.06       3.8      74.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143376.7      0.06       3.8      74.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143380.9      0.06       3.8      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143383.0      0.06       3.8      74.6 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143386.0      0.06       3.7      74.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  143390.5      0.06       3.7      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143394.5      0.06       3.7      74.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143398.7      0.06       3.6      74.6 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143403.5      0.06       3.6      74.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143405.4      0.05       3.6      74.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143411.5      0.05       3.6      74.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:08  143424.8      0.05       3.6      98.8 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143428.3      0.05       3.6      98.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:08  143429.6      0.05       3.6      98.8 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:08  143433.8      0.05       3.6      98.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143437.3      0.05       3.6      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143441.6      0.05       3.5      98.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143445.6      0.05       3.5      98.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143449.3      0.05       3.5      98.8 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143455.7      0.05       3.5      98.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  143458.9      0.05       3.5      98.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143462.0      0.05       3.5      98.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143467.9      0.05       3.4      98.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  143471.4      0.05       3.4      98.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:09  143478.3      0.05       3.4      98.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143483.1      0.05       3.4      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:09  143486.5      0.05       3.4      98.8 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:09  143489.4      0.05       3.4      98.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143494.8      0.05       3.3      98.8 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:10  143499.0      0.05       3.3      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143504.3      0.05       3.3      98.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143507.5      0.05       3.3      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143509.7      0.05       3.3      98.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143513.6      0.05       3.2      98.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143516.0      0.05       3.2      98.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143522.7      0.05       3.2      98.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:10  143527.7      0.05       3.2      98.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143531.7      0.05       3.2      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143536.8      0.05       3.2      98.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:10  143537.9      0.05       3.1      98.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  143542.6      0.05       3.1      98.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143546.6      0.05       3.1      98.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143550.9      0.05       3.1      98.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143556.5      0.05       3.1      98.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143565.3      0.05       3.0      98.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143571.9      0.05       3.0      98.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143575.9      0.05       3.0      98.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143584.4      0.05       3.0      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143588.1      0.05       2.9      98.8 path/path/path/genblk1.add_in_reg[39]/D
    0:02:11  143592.1      0.05       2.9      98.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143594.8      0.05       2.9      98.8 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143599.0      0.05       2.9      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143604.9      0.05       2.9      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:11  143608.9      0.05       2.9      98.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143613.4      0.05       2.9      98.8 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143614.7      0.04       2.8      98.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143615.8      0.04       2.8      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143623.2      0.04       2.8      98.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143625.4      0.04       2.8      98.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143629.1      0.04       2.8      98.8 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143632.3      0.04       2.8      98.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143634.9      0.04       2.8      98.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143638.9      0.04       2.7      98.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143644.0      0.04       2.7      98.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143647.7      0.04       2.7      98.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143650.6      0.04       2.7      98.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143654.9      0.04       2.7      98.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143656.0      0.04       2.7      98.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:12  143665.8      0.04       2.6     123.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143669.5      0.04       2.6     123.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143670.1      0.04       2.6     123.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143676.4      0.04       2.6     123.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143682.0      0.04       2.6     123.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143686.5      0.04       2.6     123.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143686.8      0.04       2.6     123.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:13  143692.4      0.04       2.6     123.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143692.9      0.04       2.6     123.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143694.8      0.04       2.6     123.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143698.8      0.04       2.6     123.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  143701.2      0.04       2.6     123.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143704.9      0.04       2.6     123.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143708.6      0.04       2.5     123.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143710.2      0.04       2.5     123.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:13  143715.0      0.04       2.5     123.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:14  143719.3      0.04       2.5     123.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:14  143718.7      0.04       2.5     123.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:14  143720.1      0.04       2.5     123.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:14  143720.1      0.04       2.5     123.0                          
    0:02:15  143595.0      0.04       2.5     123.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:15  143595.0      0.04       2.5     123.0                          
    0:02:15  143550.4      0.04       2.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143554.9      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143555.7      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143562.6      0.04       2.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:15  143563.7      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143570.3      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143571.1      0.04       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143580.9      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143583.6      0.04       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143584.7      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143588.9      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143591.1      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143595.6      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143600.6      0.04       2.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143607.5      0.04       2.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  143608.6      0.04       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  143611.5      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143615.0      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143621.4      0.04       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143624.8      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143627.5      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143630.4      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:17  143631.8      0.04       2.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:17  143631.8      0.04       2.2       0.0                          
    0:02:17  143631.8      0.04       2.2       0.0                          
    0:02:21  143419.0      0.04       2.2       0.0                          
    0:02:22  143351.1      0.04       2.2       0.0                          
    0:02:23  143318.7      0.04       2.2       0.0                          
    0:02:23  143292.1      0.04       2.2       0.0                          
    0:02:24  143268.7      0.04       2.2       0.0                          
    0:02:25  143245.3      0.04       2.2       0.0                          
    0:02:25  143222.9      0.04       2.2       0.0                          
    0:02:26  143201.1      0.04       2.2       0.0                          
    0:02:26  143189.9      0.04       2.2       0.0                          
    0:02:27  143171.3      0.04       2.2       0.0                          
    0:02:27  143160.7      0.04       2.2       0.0                          
    0:02:28  143150.0      0.04       2.2       0.0                          
    0:02:28  143139.4      0.04       2.2       0.0                          
    0:02:28  143128.7      0.04       2.2       0.0                          
    0:02:29  143118.1      0.04       2.2       0.0                          
    0:02:29  143107.5      0.04       2.2       0.0                          
    0:02:29  143107.5      0.04       2.2       0.0                          
    0:02:29  143107.5      0.04       2.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  143109.9      0.04       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  143124.2      0.04       2.1       0.0                          
    0:02:31  142997.6      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142989.1      0.06       2.4       0.0                          
    0:02:31  142999.2      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143007.2      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143017.3      0.04       2.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143022.6      0.04       2.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  143024.5      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143027.1      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143028.5      0.04       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143032.2      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:32  143034.8      0.04       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143036.7      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143040.4      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143042.6      0.04       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143045.2      0.04       2.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143051.1      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143054.8      0.04       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143057.2      0.04       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  143056.7      0.04       2.0       0.0                          
    0:02:33  143054.0      0.04       2.0       0.0                          
    0:02:33  143026.3      0.04       2.0       0.0                          
    0:02:34  142989.4      0.04       2.0       0.0                          
    0:02:34  142945.2      0.04       2.0       0.0                          
    0:02:34  142913.0      0.04       2.0       0.0                          
    0:02:34  142870.7      0.04       2.0       0.0                          
    0:02:34  142833.5      0.04       2.0       0.0                          
    0:02:35  142800.0      0.04       2.0       0.0                          
    0:02:35  142765.9      0.04       2.0       0.0                          
    0:02:35  142719.6      0.04       2.0       0.0                          
    0:02:35  142677.3      0.04       2.0       0.0                          
    0:02:35  142640.6      0.04       2.0       0.0                          
    0:02:37  142576.0      0.04       2.0       0.0                          
    0:02:37  142480.2      0.04       2.0       0.0                          
    0:02:38  142354.2      0.04       2.0       0.0                          
    0:02:38  142240.0      0.04       2.0       0.0                          
    0:02:39  142118.7      0.04       2.0       0.0                          
    0:02:39  142037.3      0.04       2.0       0.0                          
    0:02:40  141938.4      0.04       2.0       0.0                          
    0:02:40  141916.1      0.04       2.0       0.0                          
    0:02:40  141899.0      0.04       2.0       0.0                          
    0:02:40  141888.9      0.04       2.0       0.0                          
    0:02:41  141833.9      0.04       2.0       0.0                          
    0:02:42  141778.8      0.04       2.0       0.0                          
    0:02:42  141766.3      0.04       2.0       0.0                          
    0:02:43  141765.8      0.04       2.0       0.0                          
    0:02:43  141762.6      0.04       2.0       0.0                          
    0:02:43  141761.5      0.04       2.0       0.0                          
    0:02:43  141758.6      0.04       2.0       0.0                          
    0:02:43  141757.0      0.04       2.0       0.0                          
    0:02:44  141749.0      0.04       2.0       0.0                          
    0:02:44  141722.1      0.04       2.0       0.0                          
    0:02:44  141721.3      0.04       2.0       0.0                          
    0:02:46  141721.3      0.04       2.0       0.0                          
    0:02:46  141701.4      0.06       2.1       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141700.9      0.06       2.2       0.0                          
    0:02:46  141703.3      0.04       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141705.6      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141741.3      0.04       2.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141742.4      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  141748.2      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141748.7      0.04       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141758.6      0.04       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  141758.8      0.04       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141762.6      0.04       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141762.6      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141765.2      0.04       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141763.6      0.04       1.8       0.0                          
    0:02:48  141764.2      0.04       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141766.6      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:48  141769.5      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141770.3      0.04       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141775.6      0.04       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  141777.7      0.04       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141779.3      0.04       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141784.4      0.04       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141785.4      0.04       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141787.8      0.04       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141787.8      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141789.4      0.04       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141790.2      0.03       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141790.8      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:49  141797.4      0.03       1.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141799.3      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141804.9      0.03       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141806.5      0.03       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141811.8      0.03       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  141814.7      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141818.4      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141819.2      0.03       1.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141819.2      0.03       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141826.1      0.03       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141833.1      0.03       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:50  141835.2      0.03       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  141837.3      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141842.1      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141849.3      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141855.9      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:51  141865.8      0.03       1.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141870.6      0.03       1.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141878.5      0.03       1.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  141880.1      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141881.7      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141883.1      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141889.2      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  141890.2      0.03       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141894.2      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141897.2      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141903.3      0.03       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141904.3      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141908.9      0.03       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141911.3      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141915.0      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141915.0      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141918.2      0.03       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141922.7      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141928.6      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141933.1      0.03       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:52  141938.9      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141940.3      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:53  141941.3      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141941.3      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141952.0      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141956.0      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141959.1      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141960.2      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141963.7      0.03       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141964.2      0.03       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:53  141975.1      0.03       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:53  141977.2      0.03       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  141981.2      0.03       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141981.5      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141986.3      0.03       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141987.9      0.03       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141991.1      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  141996.6      0.03       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142007.3      0.03       1.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  142014.7      0.03       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142018.7      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142023.5      0.03       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  142024.6      0.03       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:54  142026.7      0.03       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:54  142028.3      0.03       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142030.4      0.03       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142035.8      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142038.9      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142042.7      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142046.7      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142050.1      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142055.2      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142055.7      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142059.4      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142063.9      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142067.7      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:55  142073.3      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142079.9      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142080.7      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142080.7      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142085.5      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142086.3      0.03       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142086.8      0.03       1.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  142087.4      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142088.4      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142089.5      0.03       1.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142089.2      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142089.2      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:56  142089.2      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  142090.5      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:56  142092.1      0.03       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142091.9      0.03       1.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142095.1      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142104.4      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:57  142108.9      0.03       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142113.7      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:57  142115.3      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142119.8      0.03       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142122.2      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142127.8      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142129.4      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  142133.9      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142139.8      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142145.3      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142148.0      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:58  142152.8      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142156.8      0.02       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142161.3      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142163.4      0.02       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142167.2      0.02       1.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142170.9      0.02       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142173.8      0.02       1.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142175.9      0.02       1.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  142177.5      0.02       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:59  142181.0      0.02       1.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142186.3      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142189.2      0.02       0.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  142194.0      0.02       0.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  142199.9      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142208.1      0.02       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142208.4      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142212.4      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142213.7      0.02       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142217.4      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142220.6      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142225.7      0.02       0.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:59  142228.6      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142231.8      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142233.9      0.02       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142235.5      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  142236.3      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142239.0      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142241.9      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142243.2      0.02       0.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142244.3      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142244.0      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  142246.4      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142247.0      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142249.1      0.02       0.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  142256.5      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  142260.3      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142263.4      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142265.3      0.02       0.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142267.7      0.02       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142271.7      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142274.6      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142277.5      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  142279.4      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:02  142279.9      0.02       0.8       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:48:14 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              71254.750261
Buf/Inv area:                     4286.856000
Noncombinational area:           71025.189569
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                142279.939830
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:48:21 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  45.1804 mW   (87%)
  Net Switching Power  =   6.5086 mW   (13%)
                         ---------
Total Dynamic Power    =  51.6890 mW  (100%)

Cell Leakage Power     =   2.9484 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1874e+04          799.3066        1.1876e+06        4.3861e+04  (  80.28%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.3063e+03        5.7094e+03        1.7608e+06        1.0776e+04  (  19.72%)
--------------------------------------------------------------------------------------------------
Total          4.5180e+04 uW     6.5087e+03 uW     2.9484e+06 nW     5.4637e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 08:48:21 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/U388/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[8] (memory_b20_SIZE16_LOGSIZE4_10)
                                                          0.00       0.23 f
  path/genblk1[11].path/Mat_a_Mem/data_out[8] (seqMemory_b20_SIZE16_10)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/in0[8] (mac_b20_g1_5)        0.00       0.23 f
  path/genblk1[11].path/path/mult_21/a[8] (mac_b20_g1_5_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/mult_21/U1373/Z (XOR2_X1)
                                                          0.07       0.31 f
  path/genblk1[11].path/path/mult_21/U1332/ZN (NAND2_X1)
                                                          0.04       0.34 r
  path/genblk1[11].path/path/mult_21/U1167/Z (BUF_X1)     0.05       0.40 r
  path/genblk1[11].path/path/mult_21/U1939/ZN (OAI22_X1)
                                                          0.05       0.44 f
  path/genblk1[11].path/path/mult_21/U1120/ZN (NAND2_X1)
                                                          0.03       0.48 r
  path/genblk1[11].path/path/mult_21/U1121/ZN (NAND3_X1)
                                                          0.04       0.51 f
  path/genblk1[11].path/path/mult_21/U433/S (FA_X1)       0.15       0.66 r
  path/genblk1[11].path/path/mult_21/U1246/ZN (NAND2_X1)
                                                          0.03       0.69 f
  path/genblk1[11].path/path/mult_21/U1248/ZN (NAND3_X1)
                                                          0.03       0.73 r
  path/genblk1[11].path/path/mult_21/U421/S (FA_X1)       0.11       0.84 f
  path/genblk1[11].path/path/mult_21/U420/S (FA_X1)       0.14       0.98 r
  path/genblk1[11].path/path/mult_21/U1242/ZN (NOR2_X1)
                                                          0.03       1.00 f
  path/genblk1[11].path/path/mult_21/U1751/ZN (NOR2_X1)
                                                          0.05       1.05 r
  path/genblk1[11].path/path/mult_21/U1677/ZN (NAND2_X1)
                                                          0.03       1.08 f
  path/genblk1[11].path/path/mult_21/U1881/ZN (OAI21_X1)
                                                          0.05       1.13 r
  path/genblk1[11].path/path/mult_21/U1137/ZN (AOI21_X1)
                                                          0.03       1.17 f
  path/genblk1[11].path/path/mult_21/U1974/ZN (OAI21_X1)
                                                          0.05       1.21 r
  path/genblk1[11].path/path/mult_21/U1415/ZN (AOI21_X1)
                                                          0.03       1.25 f
  path/genblk1[11].path/path/mult_21/U1926/ZN (OAI21_X1)
                                                          0.05       1.30 r
  path/genblk1[11].path/path/mult_21/U2020/ZN (AOI21_X1)
                                                          0.03       1.33 f
  path/genblk1[11].path/path/mult_21/U2046/ZN (OAI21_X1)
                                                          0.06       1.39 r
  path/genblk1[11].path/path/mult_21/U1252/ZN (NAND2_X1)
                                                          0.04       1.43 f
  path/genblk1[11].path/path/mult_21/U1124/ZN (NAND3_X1)
                                                          0.04       1.47 r
  path/genblk1[11].path/path/mult_21/U1314/ZN (NAND2_X1)
                                                          0.04       1.50 f
  path/genblk1[11].path/path/mult_21/U1317/ZN (NAND3_X1)
                                                          0.03       1.54 r
  path/genblk1[11].path/path/mult_21/U1322/ZN (NAND2_X1)
                                                          0.03       1.57 f
  path/genblk1[11].path/path/mult_21/U1306/ZN (NAND3_X1)
                                                          0.04       1.61 r
  path/genblk1[11].path/path/mult_21/U1326/ZN (NAND2_X1)
                                                          0.02       1.63 f
  path/genblk1[11].path/path/mult_21/U1311/ZN (AND3_X1)
                                                          0.04       1.67 f
  path/genblk1[11].path/path/mult_21/product[39] (mac_b20_g1_5_DW_mult_tc_1)
                                                          0.00       1.67 f
  path/genblk1[11].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.70       1.70
  clock network delay (ideal)                             0.00       1.70
  path/genblk1[11].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       1.70 r
  library setup time                                     -0.04       1.66
  data required time                                                 1.66
  --------------------------------------------------------------------------
  data required time                                                 1.66
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
