VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml sequencedetector.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/deekshitha/qorc-sdk/fpga-examples/fsm/build/sequencedetector_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/deekshitha/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: sequencedetector

# Loading Architecture Description
# Loading Architecture Description took 0.77 seconds (max_rss 30.9 MiB, delta_rss +24.6 MiB)
# Building complex block graph
# Building complex block graph took 0.16 seconds (max_rss 39.8 MiB, delta_rss +8.9 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 41.4 MiB, delta_rss +1.6 MiB)
# Clean circuit
Absorbed 951 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   38 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 144
# Clean circuit took 0.01 seconds (max_rss 42.7 MiB, delta_rss +1.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 42.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 147
    .input    :       1
    .output   :       9
    ASSP      :       1
    BIDIR_CELL:      10
    C_FRAG    :      13
    F_FRAG    :       1
    GND       :       1
    Q_FRAG    :      36
    T_FRAG    :      74
    VCC       :       1
  Nets  : 138
    Avg Fanout:     8.3
    Max Fanout:   512.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clock_dffe_Q.QZ[0] for netlist clock clock (possibly data used as clock)
  Timing Graph Nodes: 1280
  Timing Graph Edges: 2031
  Timing Graph Levels: 24
# Build Timing Graph took 0.00 seconds (max_rss 42.7 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock' Fanout: 9 pins (0.7%), 9 blocks (6.1%)
  Netlist Clock '$auto$clkbufmap.cc:247:execute$2973' Fanout: 29 pins (2.3%), 29 blocks (19.7%)
# Load Timing Constraints

SDC file '/home/deekshitha/qorc-sdk/fpga-examples/fsm/build/sequencedetector_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clock' Source: 'clock_dffe_Q.QZ[0]'
  Constrained Clock '$auto$clkbufmap.cc:247:execute$2973' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 42.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: sequencedetector.net
Circuit placement file: sequencedetector.place
Circuit routing file: sequencedetector.route
Circuit SDC file: /home/deekshitha/qorc-sdk/fpga-examples/fsm/build/sequencedetector_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sequencedetector.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.064472 seconds).
# Load Packing took 0.07 seconds (max_rss 44.2 MiB, delta_rss +1.5 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #61 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #62 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 98
Netlist num_blocks: 63
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 10.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 50.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 29


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 10
   BIDIR            : 10
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 9
     bidir          : 9
     outpad         : 9
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 50
   LOGIC            : 50
    FRAGS           : 50
     c_frag_modes   : 50
      SINGLE        : 13
       c_frag       : 13
      SPLIT         : 37
       b_frag       : 37
       t_frag       : 37
     f_frag         : 1
     q_frag_modes   : 36
      INT           : 30
       q_frag       : 30
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		10	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		50	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.05 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.06 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.31 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 44.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 1.17 seconds (max_rss 352.0 MiB, delta_rss +307.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.36 seconds (max_rss 356.7 MiB, delta_rss +312.3 MiB)

# Load Placement
Reading sequencedetector.place.

Successfully read sequencedetector.place.

# Load Placement took 0.01 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 43.05 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 43.05 seconds (max_rss 356.7 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 715 ( 67.1%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  53 (  5.0%) |***
[      0.4:      0.5)  22 (  2.1%) |*
[      0.5:      0.6)  22 (  2.1%) |*
[      0.6:      0.7)  34 (  3.2%) |**
[      0.7:      0.8)  55 (  5.2%) |****
[      0.8:      0.9)  75 (  7.0%) |*****
[      0.9:        1)  88 (  8.3%) |******
## Initializing router criticalities took 0.01 seconds (max_rss 405.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1   17.0     0.0    0 3.2e+07      98    1065    1408 ( 0.101%)   26043 ( 1.8%)   59.569     -1839.    -59.569      0.000      0.000      N/A
   2   13.5     4.0    0 2.4e+07      77     670     761 ( 0.054%)   26372 ( 1.9%)   59.569     -1840.    -59.569      0.000      0.000      N/A
   3   11.6     5.2    0 2.0e+07      64     490     435 ( 0.031%)   26492 ( 1.9%)   59.735     -1846.    -59.735      0.000      0.000      N/A
   4    7.8     6.8    0 1.3e+07      48     341     273 ( 0.020%)   26653 ( 1.9%)   59.848     -1849.    -59.848      0.000      0.000      N/A
   5    6.0     8.8    0 1.0e+07      38     288     159 ( 0.011%)   26839 ( 1.9%)   59.639     -1848.    -59.639      0.000      0.000      N/A
   6    4.5    11.4    0 7682100      26     171     121 ( 0.009%)   26983 ( 1.9%)   59.768     -1849.    -59.768      0.000      0.000      N/A
   7    4.3    14.9    0 7480345      23     149      78 ( 0.006%)   27094 ( 1.9%)   59.678     -1850.    -59.678      0.000      0.000      N/A
   8    2.5    19.3    0 4311496      19      89      50 ( 0.004%)   27249 ( 1.9%)   59.639     -1853.    -59.639      0.000      0.000      N/A
   9    1.4    25.1    0 2283109      13      61      31 ( 0.002%)   27394 ( 1.9%)   59.133     -1851.    -59.133      0.000      0.000      N/A
  10    0.6    32.6    0 1156916      10      62      15 ( 0.001%)   27475 ( 1.9%)   59.133     -1849.    -59.133      0.000      0.000       17
  11    0.3    42.4    0  492369       6      28       6 ( 0.000%)   27414 ( 1.9%)   59.133     -1849.    -59.133      0.000      0.000       16
  12    0.2    55.1    0  325272       3      12       3 ( 0.000%)   27412 ( 1.9%)   59.133     -1849.    -59.133      0.000      0.000       14
  13    0.1    71.7    0  110837       2       5       0 ( 0.000%)   27447 ( 1.9%)   59.133     -1850.    -59.133      0.000      0.000       14
Restoring best routing
Critical path: 59.1326 ns
Successfully routed after 13 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 715 ( 67.1%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  48 (  4.5%) |***
[      0.4:      0.5)  25 (  2.3%) |**
[      0.5:      0.6)  27 (  2.5%) |**
[      0.6:      0.7)  31 (  2.9%) |**
[      0.7:      0.8)  57 (  5.4%) |****
[      0.8:      0.9)  31 (  2.9%) |**
[      0.9:        1) 130 ( 12.2%) |*********
Router Stats: total_nets_routed: 427 total_connections_routed: 3431 total_heap_pushes: 123546295 total_heap_pops: 106938935
# Routing took 70.98 seconds (max_rss 405.1 MiB, delta_rss +48.4 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1764701650
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 14 in 0.000790775 sec
Full Max Req/Worst Slack updates 7 in 0.000143756 sec
Incr Max Req/Worst Slack updates 7 in 0.00014373 sec
Incr Criticality updates 3 in 0.000214336 sec
Full Criticality updates 11 in 0.00110735 sec

Average number of bends per net: 234.286  Maximum # of bends: 6058

Number of global nets: 0
Number of routed nets (nonglobal): 98
Wire length results (in units of 1 clb segments)...
	Total wirelength: 26239, average net length: 267.745
	Maximum net length: 7998

Wire length results in terms of physical segments...
	Total wiring segments used: 23477, average wire segments per net: 239.561
	Maximum segments used by a net: 6281
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   66 (  2.6%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    6 (  0.2%) |
[      0.2:      0.3)   74 (  2.9%) |*
[      0.1:      0.2)   48 (  1.9%) |*
[        0:      0.1) 2384 ( 92.3%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.538        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      83  23.590      635
                         4      66   2.949      623
                         5      71   3.179      658
                         6     172   7.103      623
                         7     238  22.333      623
                         8     204  18.615      623
                         9      18   2.410      623
                        10     165  13.026      665
                        11     170  25.949      623
                        12     232  39.308      647
                        13     232  37.538      623
                        14     228  33.615      623
                        15     202  20.205      623
                        16     219  37.718      623
                        17     170  30.949      623
                        18      13   1.333      725
                        19       0   0.000      623
                        20       0   0.000      623
                        21       0   0.000      623
                        22       8   0.564      623
                        23       0   0.000      623
                        24       0   0.000      623
                        25       0   0.000      657
                        26       8   0.564      634
                        27       0   0.000      623
                        28       0   0.000      623
                        29       0   0.000      624
                        30       7   0.179      625
                        31       0   0.000      626
                        32      30   1.282      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     177  54.314      848
                         4      36   2.543      874
                         5      46   2.314      819
                         6      23   4.943      760
                         7      46   3.943      761
                         8       6   1.457      761
                         9      46   4.686      761
                        10      15   1.629      757
                        11       6   1.514      775
                        12      53   3.343      757
                        13      53   3.571      761
                        14      25   2.429      761
                        15       8   2.114      761
                        16      30   3.371      761
                        17      13   1.886      761
                        18     162  13.543      761
                        19     168  22.286      816
                        20     202  32.257      761
                        21     221  41.486      883
                        22     225  52.657      761
                        23     225  37.400      761
                        24     215  43.429      761
                        25     165  18.714      761
                        26     152  12.229      757
                        27      11   1.029      775
                        28      29   1.943      757
                        29       0   0.000      761
                        30      30   1.114      761
                        31       0   0.000      761
                        32      30   1.314      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 795000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0152
                                   vcc    3      0.0901
                                   gnd    4       0.103
                                  hop1    5      0.0181
                                  hop2    6      0.0317
                                  hop3    7      0.0128
                                  hop4    8      0.0146
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0158
                              2      0.0317
                              3      0.0128
                              4      0.0146


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.5e-09:  6.4e-09)  2 (  4.1%) |*****
[  6.4e-09:  8.3e-09) 20 ( 40.8%) |************************************************
[  8.3e-09:    1e-08)  9 ( 18.4%) |**********************
[    1e-08:  1.2e-08)  2 (  4.1%) |*****
[  1.2e-08:  1.4e-08)  2 (  4.1%) |*****
[  1.4e-08:  1.6e-08)  2 (  4.1%) |*****
[  1.6e-08:  1.8e-08)  3 (  6.1%) |*******
[  1.8e-08:    2e-08)  3 (  6.1%) |*******
[    2e-08:  2.2e-08)  2 (  4.1%) |*****
[  2.2e-08:  2.4e-08)  4 (  8.2%) |**********

Final intra-domain worst hold slacks per constraint:
  clock to clock worst hold slack: 6.0641 ns
  $auto$clkbufmap.cc:247:execute$2973 to $auto$clkbufmap.cc:247:execute$2973 worst hold slack: 4.49334 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to clock worst hold slack: 12.0829 ns
  clock to virtual_io_clock worst hold slack: 19.4868 ns

Final critical path delay (least slack): 59.0195 ns
Final setup Worst Negative Slack (sWNS): -59.0195 ns
Final setup Total Negative Slack (sTNS): -1847.61 ns

Final setup slack histogram:
[ -5.9e-08: -5.5e-08)  9 ( 18.4%) |*************************
[ -5.5e-08:   -5e-08) 17 ( 34.7%) |************************************************
[   -5e-08: -4.6e-08)  0 (  0.0%) |
[ -4.6e-08: -4.1e-08)  0 (  0.0%) |
[ -4.1e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -3.2e-08)  0 (  0.0%) |
[ -3.2e-08: -2.8e-08)  0 (  0.0%) |
[ -2.8e-08: -2.3e-08)  2 (  4.1%) |******
[ -2.3e-08: -1.9e-08) 11 ( 22.4%) |*******************************
[ -1.9e-08: -1.4e-08) 10 ( 20.4%) |****************************

Final intra-domain critical path delays (CPDs):
  clock to clock CPD: 17.2126 ns (58.097 MHz)
  $auto$clkbufmap.cc:247:execute$2973 to $auto$clkbufmap.cc:247:execute$2973 CPD: 59.0195 ns (16.9436 MHz)

Final inter-domain critical path delays (CPDs):
  clock to virtual_io_clock CPD: 27.0604 ns (36.9544 MHz)
  virtual_io_clock to clock CPD: 21.45 ns (46.6201 MHz)

Final intra-domain worst setup slacks per constraint:
  clock to clock worst setup slack: -17.2126 ns
  $auto$clkbufmap.cc:247:execute$2973 to $auto$clkbufmap.cc:247:execute$2973 worst setup slack: -59.0195 ns

Final inter-domain worst setup slacks per constraint:
  clock to virtual_io_clock worst setup slack: -27.0604 ns
  virtual_io_clock to clock worst setup slack: -21.45 ns

Final geomean non-virtual intra-domain period: 31.8729 ns (31.3747 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 14.2393 ns (70.2284 MHz)

Incr Slack updates 1 in 6.2623e-05 sec
Full Max Req/Worst Slack updates 1 in 1.796e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.8853e-05 sec
Flow timing analysis took 0.0282299 seconds (0.0241157 STA, 0.00411417 slack) (15 full updates: 0 setup, 0 hold, 15 combined).
VPR succeeded
The entire flow of VPR took 117.68 seconds (max_rss 405.1 MiB)
