/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /nvme/test_zephyr_standalone/zephyr-gsoc-core/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /lcd-8080-connector
 *   4   /soc
 *   5   /soc/interrupt-controller@e000e100
 *   6   /soc/peripheral@50000000
 *   7   /soc/peripheral@50000000/syscon@0
 *   8   /soc/peripheral@50000000/pinmux@116000
 *   9   /soc/peripheral@50000000/gpio@96000
 *   10  /soc/peripheral@50000000/pinmux@117000
 *   11  /soc/peripheral@50000000/gpio@98000
 *   12  /pinctrl
 *   13  /pinctrl/pinmux_flexcomm1_lpspi
 *   14  /soc/peripheral@50000000/dma-controller@80000
 *   15  /soc/peripheral@50000000/flexcomm@93000
 *   16  /soc/peripheral@50000000/flexcomm@93000/spi@93000
 *   17  /pinctrl/pinmux_flexcomm2_lpi2c
 *   18  /soc/peripheral@50000000/flexcomm@94000
 *   19  /soc/peripheral@50000000/flexcomm@94000/lpi2c@94800
 *   20  /pinctrl/pinmux_flexcomm4_lpuart
 *   21  /soc/peripheral@50000000/flexcomm@b4000
 *   22  /soc/peripheral@50000000/flexcomm@b4000/lpuart@b4000
 *   23  /soc/peripheral@50000000/usbphy@10a000
 *   24  /soc/peripheral@50000000/usbd@10b000
 *   25  /soc/peripheral@50000000/usbd@10b000/cdc_acm_uart0
 *   26  /zephyr,user
 *   27  /cpus
 *   28  /cpus/cpu@0
 *   29  /cpus/cpu@0/mpu@e000ed90
 *   30  /gpio_keys
 *   31  /gpio_keys/button_0
 *   32  /gpio_keys/button_1
 *   33  /leds
 *   34  /leds/led_1
 *   35  /leds/led_2
 *   36  /leds/led_3
 *   37  /pinctrl/pimux_flexcomm7_lpi2c
 *   38  /pinctrl/pimux_flexcomm7_lpi2c/group0
 *   39  /pinctrl/pinmux_dac0
 *   40  /pinctrl/pinmux_dac0/group0
 *   41  /pinctrl/pinmux_enet_qos
 *   42  /pinctrl/pinmux_enet_qos/mac_group
 *   43  /pinctrl/pinmux_enet_qos/mdio_group
 *   44  /pinctrl/pinmux_flexcan0
 *   45  /pinctrl/pinmux_flexcan0/group0
 *   46  /pinctrl/pinmux_flexcomm1_lpspi/group0
 *   47  /pinctrl/pinmux_flexcomm2_lpi2c/group0
 *   48  /pinctrl/pinmux_flexcomm2_lpuart
 *   49  /pinctrl/pinmux_flexcomm2_lpuart/group0
 *   50  /pinctrl/pinmux_flexcomm4_lpuart/group0
 *   51  /pinctrl/pinmux_flexio_lcd
 *   52  /pinctrl/pinmux_flexio_lcd/group0
 *   53  /pinctrl/pinmux_flexio_lcd/group1
 *   54  /pinctrl/pinmux_flexio_lcd/group2
 *   55  /pinctrl/pinmux_flexpwm1_pwm0
 *   56  /pinctrl/pinmux_flexpwm1_pwm0/group0
 *   57  /pinctrl/pinmux_flexpwm1_pwm1
 *   58  /pinctrl/pinmux_flexpwm1_pwm1/group0
 *   59  /pinctrl/pinmux_flexpwm1_pwm2
 *   60  /pinctrl/pinmux_flexpwm1_pwm2/group0
 *   61  /pinctrl/pinmux_flexspi
 *   62  /pinctrl/pinmux_flexspi/group0
 *   63  /pinctrl/pinmux_flexspi/group1
 *   64  /pinctrl/pinmux_i3c1
 *   65  /pinctrl/pinmux_i3c1/group0
 *   66  /pinctrl/pinmux_i3c1/group1
 *   67  /pinctrl/pinmux_lpadc0
 *   68  /pinctrl/pinmux_lpadc0/group0
 *   69  /pinctrl/pinmux_lpcmp0
 *   70  /pinctrl/pinmux_lpcmp0/group0
 *   71  /pinctrl/pinmux_sai0
 *   72  /pinctrl/pinmux_sai0/group0
 *   73  /pinctrl/pinmux_sai1
 *   74  /pinctrl/pinmux_sai1/group0
 *   75  /pinctrl/pinmux_sctimer
 *   76  /pinctrl/pinmux_sctimer/group0
 *   77  /pinctrl/pinmux_smartdma_camera
 *   78  /pinctrl/pinmux_smartdma_camera/group0
 *   79  /pinctrl/pinmux_usdhc0
 *   80  /pinctrl/pinmux_usdhc0/group0
 *   81  /pinctrl/pinmux_usdhc0/group1
 *   82  /soc/timer@e000e010
 *   83  /soc/peripheral@50000000/vref@111000
 *   84  /soc/peripheral@50000000/adc@10d000
 *   85  /soc/peripheral@50000000/adc@10e000
 *   86  /soc/peripheral@50000000/can@d4000
 *   87  /soc/peripheral@50000000/can@d8000
 *   88  /soc/peripheral@50000000/ctimer@c000
 *   89  /soc/peripheral@50000000/ctimer@d000
 *   90  /soc/peripheral@50000000/ctimer@e000
 *   91  /soc/peripheral@50000000/ctimer@f000
 *   92  /soc/peripheral@50000000/ctimer@10000
 *   93  /soc/peripheral@50000000/dac@10f000
 *   94  /soc/peripheral@50000000/dac@112000
 *   95  /soc/peripheral@50000000/dma-controller@a0000
 *   96  /soc/peripheral@50000000/pinmux@42000
 *   97  /soc/peripheral@50000000/gpio@40000
 *   98  /soc/peripheral@50000000/pinmux@119000
 *   99  /soc/peripheral@50000000/gpio@9c000
 *   100 /soc/peripheral@50000000/i3c@21000
 *   101 /soc/peripheral@50000000/i3c@22000
 *   102 /soc/peripheral@50000000/lpcmp@51000
 *   103 /soc/peripheral@50000000/lpcmp@52000
 *   104 /soc/peripheral@50000000/lpcmp@53000
 *   105 /soc/peripheral@50000000/lptmr@4a000
 *   106 /soc/peripheral@50000000/lptmr@4b000
 *   107 /soc/peripheral@50000000/mbox@b2000
 *   108 /soc/peripheral@50000000/pwm@91000
 *   109 /soc/peripheral@50000000/rtc@4c000
 *   110 /soc/peripheral@50000000/sai@106000
 *   111 /soc/peripheral@50000000/sai@107000
 *   112 /soc/peripheral@50000000/timers@49000
 *   113 /soc/peripheral@50000000/usbd@dd000
 *   114 /soc/peripheral@50000000/watchdog@16000
 *   115 /soc/peripheral@50000000/ethernet@40100000
 *   116 /soc/peripheral@50000000/ethernet@40100000/mdio
 *   117 /soc/peripheral@50000000/ethernet@40100000/mdio/ethernet-phy@0
 *   118 /soc/peripheral@50000000/ethernet@40100000/ethernet
 *   119 /soc/peripheral@50000000/flash-controller@43000
 *   120 /soc/peripheral@50000000/flash-controller@43000/uuid@1100000
 *   121 /soc/peripheral@50000000/flash-controller@43000/flash@0
 *   122 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions
 *   123 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@0
 *   124 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@14000
 *   125 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F0000
 *   126 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F2000
 *   127 /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@1D0000
 *   128 /soc/peripheral@50000000/flexcomm@92000
 *   129 /soc/peripheral@50000000/flexcomm@92000/lpi2c@92800
 *   130 /soc/peripheral@50000000/flexcomm@92000/lpuart@92000
 *   131 /soc/peripheral@50000000/flexcomm@92000/spi@92000
 *   132 /soc/peripheral@50000000/flexcomm@93000/lpi2c@93800
 *   133 /soc/peripheral@50000000/flexcomm@93000/lpuart@93000
 *   134 /soc/peripheral@50000000/flexcomm@94000/lpuart@94000
 *   135 /soc/peripheral@50000000/flexcomm@94000/spi@94000
 *   136 /soc/peripheral@50000000/flexcomm@95000
 *   137 /soc/peripheral@50000000/flexcomm@95000/lpi2c@95800
 *   138 /soc/peripheral@50000000/flexcomm@95000/lpuart@95000
 *   139 /soc/peripheral@50000000/flexcomm@95000/spi@95000
 *   140 /soc/peripheral@50000000/flexcomm@b4000/lpi2c@b4800
 *   141 /soc/peripheral@50000000/flexcomm@b4000/spi@b4000
 *   142 /soc/peripheral@50000000/flexcomm@b5000
 *   143 /soc/peripheral@50000000/flexcomm@b5000/lpi2c@b5800
 *   144 /soc/peripheral@50000000/flexcomm@b5000/lpuart@b5000
 *   145 /soc/peripheral@50000000/flexcomm@b5000/spi@b5000
 *   146 /soc/peripheral@50000000/flexcomm@b6000
 *   147 /soc/peripheral@50000000/flexcomm@b6000/lpi2c@b6800
 *   148 /soc/peripheral@50000000/flexcomm@b6000/lpuart@b6000
 *   149 /soc/peripheral@50000000/flexcomm@b6000/spi@b6000
 *   150 /soc/peripheral@50000000/flexcomm@b7000
 *   151 /soc/peripheral@50000000/flexcomm@b7000/lpuart@b7000
 *   152 /soc/peripheral@50000000/flexcomm@b7000/spi@b7000
 *   153 /soc/peripheral@50000000/flexcomm@b8000
 *   154 /soc/peripheral@50000000/flexcomm@b8000/lpi2c@b8800
 *   155 /soc/peripheral@50000000/flexcomm@b8000/lpuart@b8000
 *   156 /soc/peripheral@50000000/flexcomm@b8000/spi@b8000
 *   157 /soc/peripheral@50000000/flexcomm@b9000
 *   158 /soc/peripheral@50000000/flexcomm@b9000/lpi2c@b9800
 *   159 /soc/peripheral@50000000/flexcomm@b9000/lpuart@b9000
 *   160 /soc/peripheral@50000000/flexcomm@b9000/spi@b9000
 *   161 /soc/peripheral@50000000/flexio@105000
 *   162 /soc/peripheral@50000000/pinmux@11a000
 *   163 /soc/peripheral@50000000/gpio@9e000
 *   164 /soc/peripheral@50000000/flexio@105000/flexio0-lcd
 *   165 /soc/peripheral@50000000/flexpwm@ce000
 *   166 /soc/peripheral@50000000/flexpwm@ce000/pwm0
 *   167 /soc/peripheral@50000000/flexpwm@ce000/pwm1
 *   168 /soc/peripheral@50000000/flexpwm@ce000/pwm2
 *   169 /soc/peripheral@50000000/flexpwm@ce000/pwm3
 *   170 /soc/peripheral@50000000/flexpwm@d0000
 *   171 /soc/peripheral@50000000/flexpwm@d0000/pwm0
 *   172 /soc/peripheral@50000000/flexpwm@d0000/pwm1
 *   173 /soc/peripheral@50000000/flexpwm@d0000/pwm2
 *   174 /soc/peripheral@50000000/flexpwm@d0000/pwm3
 *   175 /soc/peripheral@50000000/syscon@0/reset
 *   176 /soc/peripheral@50000000/mrt@13000
 *   177 /soc/peripheral@50000000/mrt@13000/mrt0_channel@0
 *   178 /soc/peripheral@50000000/mrt@13000/mrt0_channel@1
 *   179 /soc/peripheral@50000000/mrt@13000/mrt0_channel@2
 *   180 /soc/peripheral@50000000/mrt@13000/mrt0_channel@3
 *   181 /soc/peripheral@50000000/smartdma@33000
 *   182 /soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800
 *   183 /soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800/ov7670@21
 *   184 /soc/peripheral@50000000/smartdma@33000/video-sdma
 *   185 /soc/peripheral@50000000/pinmux@118000
 *   186 /soc/peripheral@50000000/gpio@9a000
 *   187 /soc/peripheral@50000000/usdhc@109000
 *   188 /soc/peripheral@50000000/usdhc@109000/sdmmc
 *   189 /soc/spi@500c8000
 *   190 /soc/spi@500c8000/w25q64jvssiq@0
 *   191 /soc/spi@500c8000/w25q64jvssiq@0/partitions
 *   192 /soc/spi@500c8000/w25q64jvssiq@0/partitions/partition@0
 *   193 /soc/sram@14000000
 *   194 /soc/sram@14000000/memory@4000000
 *   195 /soc/sram@14000000/memory@20000000
 *   196 /soc/sram@14000000/memory@20050000
 *   197 /soc/sram@14000000/memory@20060000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 9
#define DT_N_CHILD_NUM_STATUS_OKAY 9
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_pinctrl) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_lcd_8080_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lcd_8080_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_pinctrl) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_lcd_8080_connector) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lcd_8080_connector) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, \
	2, \
	3, \
	4, \
	12, \
	26, \
	27, \
	30, \
	33,

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp_mcxn947 DT_N
#define DT_N_INST_0_nxp_mcx     DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nxp_mcxn947 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mcxn947"
#define DT_N_COMPAT_MATCHES_nxp_mcx 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "NXP Semiconductors"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "mcx"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp,mcxn947", "nxp,mcx"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "nxp,mcxn947"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcxn947
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp_mcxn947
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCXN947
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "nxp,mcx"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED nxp,mcx
#define DT_N_P_compatible_IDX_1_STRING_TOKEN nxp_mcx
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN NXP_MCX
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /lcd-8080-connector
 *
 * Node identifier: DT_N_S_lcd_8080_connector
 *
 * Binding (compatible = nxp,lcd-8080):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,lcd-8080.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_lcd_8080_connector_PATH "/lcd-8080-connector"

/* Node's name with unit-address: */
#define DT_N_S_lcd_8080_connector_FULL_NAME "lcd-8080-connector"
#define DT_N_S_lcd_8080_connector_FULL_NAME_UNQUOTED lcd-8080-connector
#define DT_N_S_lcd_8080_connector_FULL_NAME_TOKEN lcd_8080_connector
#define DT_N_S_lcd_8080_connector_FULL_NAME_UPPER_TOKEN LCD_8080_CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_lcd_8080_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_lcd_8080_connector_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_lcd_8080_connector_NODELABEL_NUM 1
#define DT_N_S_lcd_8080_connector_FOREACH_NODELABEL(fn) fn(nxp_lcd_8080_connector)
#define DT_N_S_lcd_8080_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(nxp_lcd_8080_connector, __VA_ARGS__)
#define DT_N_S_lcd_8080_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_lcd_8080_connector_CHILD_NUM 0
#define DT_N_S_lcd_8080_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD(fn) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_lcd_8080_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_lcd_8080_connector_HASH 3jbBde1x9kkjrPB3Ubox72ZOmyrkicHWjGWLR_ueDWA

/* Node's dependency ordinal: */
#define DT_N_S_lcd_8080_connector_ORD 3
#define DT_N_S_lcd_8080_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_lcd_8080_connector_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_lcd_8080_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_lcd_8080_connector_EXISTS 1
#define DT_N_INST_0_nxp_lcd_8080              DT_N_S_lcd_8080_connector
#define DT_N_NODELABEL_nxp_lcd_8080_connector DT_N_S_lcd_8080_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_lcd_8080_connector_REG_NUM 0
#define DT_N_S_lcd_8080_connector_RANGES_NUM 0
#define DT_N_S_lcd_8080_connector_FOREACH_RANGE(fn) 
#define DT_N_S_lcd_8080_connector_IRQ_NUM 0
#define DT_N_S_lcd_8080_connector_IRQ_LEVEL 0
#define DT_N_S_lcd_8080_connector_COMPAT_MATCHES_nxp_lcd_8080 1
#define DT_N_S_lcd_8080_connector_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_lcd_8080_connector_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_lcd_8080_connector_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_lcd_8080_connector_COMPAT_MODEL_IDX_0 "lcd-8080"
#define DT_N_S_lcd_8080_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_lcd_8080_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_lcd_8080_connector_P_compatible {"nxp,lcd-8080"}
#define DT_N_S_lcd_8080_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_lcd_8080_connector_P_compatible_IDX_0 "nxp,lcd-8080"
#define DT_N_S_lcd_8080_connector_P_compatible_IDX_0_STRING_UNQUOTED nxp,lcd-8080
#define DT_N_S_lcd_8080_connector_P_compatible_IDX_0_STRING_TOKEN nxp_lcd_8080
#define DT_N_S_lcd_8080_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LCD_8080
#define DT_N_S_lcd_8080_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_lcd_8080_connector, compatible, 0)
#define DT_N_S_lcd_8080_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_lcd_8080_connector, compatible, 0)
#define DT_N_S_lcd_8080_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_lcd_8080_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_lcd_8080_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_lcd_8080_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_lcd_8080_connector_P_compatible_LEN 1
#define DT_N_S_lcd_8080_connector_P_compatible_EXISTS 1
#define DT_N_S_lcd_8080_connector_P_zephyr_deferred_init 0
#define DT_N_S_lcd_8080_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_lcd_8080_connector_P_wakeup_source 0
#define DT_N_S_lcd_8080_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_lcd_8080_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_lcd_8080_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 5
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_spi_500c8000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_500c8000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_spi_500c8000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_500c8000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	5, \
	6, \
	82, \
	189, \
	193,

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 5
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	9, \
	11, \
	14, \
	15, \
	18, \
	21, \
	24, \
	84, \
	85, \
	86, \
	87, \
	88, \
	89, \
	90, \
	91, \
	92, \
	93, \
	94, \
	95, \
	97, \
	99, \
	100, \
	101, \
	102, \
	103, \
	104, \
	105, \
	106, \
	107, \
	108, \
	109, \
	110, \
	111, \
	112, \
	113, \
	114, \
	118, \
	119, \
	128, \
	136, \
	142, \
	146, \
	150, \
	153, \
	157, \
	161, \
	163, \
	165, \
	166, \
	167, \
	168, \
	169, \
	170, \
	171, \
	172, \
	173, \
	174, \
	176, \
	181, \
	186, \
	187, \
	189,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984, 3072}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_PATH "/soc/peripheral@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME "peripheral@50000000"
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UNQUOTED peripheral@50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_TOKEN peripheral_50000000
#define DT_N_S_soc_S_peripheral_50000000_FULL_NAME_UPPER_TOKEN PERIPHERAL_50000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL(fn) fn(peripheral)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(peripheral, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM 62
#define DT_N_S_soc_S_peripheral_50000000_CHILD_NUM_STATUS_OKAY 41
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_HASH 28fD_igmPBtYluaI3Ha3G4XzJzLZsrJj3_t8aasSMhQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_ORD 6
#define DT_N_S_soc_S_peripheral_50000000_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_SUPPORTS_ORDS \
	7, \
	8, \
	9, \
	10, \
	11, \
	14, \
	15, \
	18, \
	21, \
	23, \
	24, \
	83, \
	84, \
	85, \
	86, \
	87, \
	88, \
	89, \
	90, \
	91, \
	92, \
	93, \
	94, \
	95, \
	96, \
	97, \
	98, \
	99, \
	100, \
	101, \
	102, \
	103, \
	104, \
	105, \
	106, \
	107, \
	108, \
	109, \
	110, \
	111, \
	112, \
	113, \
	114, \
	115, \
	119, \
	128, \
	136, \
	142, \
	146, \
	150, \
	153, \
	157, \
	161, \
	162, \
	163, \
	165, \
	170, \
	176, \
	181, \
	185, \
	186, \
	187,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_EXISTS 1
#define DT_N_NODELABEL_peripheral DT_N_S_soc_S_peripheral_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 1342177280
#define DT_N_S_soc_S_peripheral_50000000_RANGES_IDX_0_VAL_LENGTH 268435456
#define DT_N_S_soc_S_peripheral_50000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000, 0)
#define DT_N_S_soc_S_peripheral_50000000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/syscon@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_syscon_0
 *
 * Binding (compatible = nxp,lpc-syscon):
 *   $ZEPHYR_BASE/dts/bindings/clock/nxp,lpc-syscon.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_PATH "/soc/peripheral@50000000/syscon@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FULL_NAME "syscon@0"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FULL_NAME_UNQUOTED syscon@0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FULL_NAME_TOKEN syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FULL_NAME_UPPER_TOKEN SYSCON_0

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_NODELABEL(fn) fn(syscon)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(syscon, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_HASH etVMwoUiip_d11Vi_JtDmohfoQUNVRjzKJa5ZaK78M8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_ORD 7
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_SUPPORTS_ORDS \
	8, \
	10, \
	16, \
	19, \
	22, \
	84, \
	85, \
	86, \
	87, \
	88, \
	89, \
	90, \
	91, \
	92, \
	96, \
	98, \
	100, \
	101, \
	108, \
	110, \
	111, \
	115, \
	129, \
	130, \
	131, \
	132, \
	133, \
	134, \
	135, \
	137, \
	138, \
	139, \
	140, \
	141, \
	143, \
	144, \
	145, \
	147, \
	148, \
	149, \
	151, \
	152, \
	154, \
	155, \
	156, \
	158, \
	159, \
	160, \
	161, \
	162, \
	166, \
	167, \
	168, \
	169, \
	171, \
	172, \
	173, \
	174, \
	175, \
	176, \
	182, \
	185, \
	187, \
	189,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_EXISTS 1
#define DT_N_INST_0_nxp_lpc_syscon DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_NODELABEL_syscon      DT_N_S_soc_S_peripheral_50000000_S_syscon_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_REG_IDX_0_VAL_ADDRESS 1342177280
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_REG_IDX_0_VAL_SIZE 16384
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_COMPAT_MATCHES_nxp_lpc_syscon 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_COMPAT_MODEL_IDX_0 "lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg {0, 16384}
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg_IDX_1 16384
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible {"nxp,lpc-syscon"}
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_IDX_0 "nxp,lpc-syscon"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-syscon
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_syscon
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_SYSCON
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@116000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_PATH "/soc/peripheral@50000000/pinmux@116000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FULL_NAME "pinmux@116000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FULL_NAME_UNQUOTED pinmux@116000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FULL_NAME_TOKEN pinmux_116000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FULL_NAME_UPPER_TOKEN PINMUX_116000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_NODELABEL(fn) fn(porta)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_NODELABEL_VARGS(fn, ...) fn(porta, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_HASH rMzLCtZqyj6OwMajnN7M1RO81uPCdY_pYWwBMJX6v2c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_ORD 8
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_SUPPORTS_ORDS \
	9,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_EXISTS 1
#define DT_N_INST_0_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000
#define DT_N_NODELABEL_porta        DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_REG_IDX_0_VAL_ADDRESS 1343315968
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg {1138688, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg_IDX_0 1138688
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_IDX_0_VAL_name 3072
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@96000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_PATH "/soc/peripheral@50000000/gpio@96000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FULL_NAME "gpio@96000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FULL_NAME_UNQUOTED gpio@96000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FULL_NAME_TOKEN gpio_96000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FULL_NAME_UPPER_TOKEN GPIO_96000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_HASH k_HyT4AIQoZPJBy0adR9ZVTbalLf_E89m1lDLH4xaZ0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_ORD 9
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_REQUIRES_ORDS \
	5, \
	6, \
	8,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_SUPPORTS_ORDS \
	26, \
	30, \
	31, \
	32, \
	33, \
	34, \
	36, \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_NODELABEL_gpio0         DT_N_S_soc_S_peripheral_50000000_S_gpio_96000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_REG_IDX_0_VAL_ADDRESS 1342791680
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_VAL_irq 18
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg {614400, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg_IDX_0 614400
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts {17, 0, 18, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_2 18
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_96000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@117000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_PATH "/soc/peripheral@50000000/pinmux@117000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FULL_NAME "pinmux@117000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FULL_NAME_UNQUOTED pinmux@117000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FULL_NAME_TOKEN pinmux_117000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FULL_NAME_UPPER_TOKEN PINMUX_117000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_NODELABEL(fn) fn(portb)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portb, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_HASH uCY11VWzhRfsPZIEgV7b6xG3wGF33yiuQSyislKpQoY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_ORD 10
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_SUPPORTS_ORDS \
	11,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_EXISTS 1
#define DT_N_INST_1_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000
#define DT_N_NODELABEL_portb        DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_REG_IDX_0_VAL_ADDRESS 1343320064
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg {1142784, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg_IDX_0 1142784
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_IDX_0_VAL_name 3073
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@98000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_PATH "/soc/peripheral@50000000/gpio@98000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FULL_NAME "gpio@98000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FULL_NAME_UNQUOTED gpio@98000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FULL_NAME_TOKEN gpio_98000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FULL_NAME_UPPER_TOKEN GPIO_98000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_NODELABEL(fn) fn(gpio1)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_HASH glIqVyTuaXJnNxN6qBamrc__BQL2_VdeaKYjmvyaqJI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_ORD 11
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_REQUIRES_ORDS \
	5, \
	6, \
	10,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_SUPPORTS_ORDS \
	26, \
	33, \
	35, \
	183,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_EXISTS 1
#define DT_N_INST_1_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_NODELABEL_gpio1         DT_N_S_soc_S_peripheral_50000000_S_gpio_98000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_REG_IDX_0_VAL_ADDRESS 1342799872
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_VAL_irq 20
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg {622592, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg_IDX_0 622592
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts {19, 0, 20, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_2 20
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_98000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl
 *
 * Node identifier: DT_N_S_pinctrl
 *
 * Binding (compatible = nxp,port-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_PATH "/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/) identifier: */
#define DT_N_S_pinctrl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_CHILD_NUM 21
#define DT_N_S_pinctrl_CHILD_NUM_STATUS_OKAY 21
#define DT_N_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl_S_pinmux_dac0) fn(DT_N_S_pinctrl_S_pinmux_sai1) fn(DT_N_S_pinctrl_S_pinmux_sai0) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_dac0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd)
#define DT_N_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl_S_pinmux_dac0) fn(DT_N_S_pinctrl_S_pinmux_sai1) fn(DT_N_S_pinctrl_S_pinmux_sai0) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_dac0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sctimer) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_HASH 01QuO_7SrEK_FK3pBqPkBim8omttEGOeu46fT9NfDAg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_ORD 12
#define DT_N_S_pinctrl_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_SUPPORTS_ORDS \
	13, \
	17, \
	20, \
	37, \
	39, \
	41, \
	44, \
	48, \
	51, \
	55, \
	57, \
	59, \
	61, \
	64, \
	67, \
	69, \
	71, \
	73, \
	75, \
	77, \
	79,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_port_pinctrl DT_N_S_pinctrl
#define DT_N_NODELABEL_pinctrl       DT_N_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_REG_NUM 0
#define DT_N_S_pinctrl_RANGES_NUM 0
#define DT_N_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_IRQ_NUM 0
#define DT_N_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_pinctrl_COMPAT_MATCHES_nxp_port_pinctrl 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0 "port-pinctrl"
#define DT_N_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_P_status "okay"
#define DT_N_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_pinctrl_P_status_IDX_0 "okay"
#define DT_N_S_pinctrl_P_status_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_LEN 1
#define DT_N_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_pinctrl_P_compatible {"nxp,port-pinctrl"}
#define DT_N_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_compatible_IDX_0 "nxp,port-pinctrl"
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINCTRL
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pinctrl_P_wakeup_source 0
#define DT_N_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm1_lpspi
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_PATH "/pinctrl/pinmux_flexcomm1_lpspi"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FULL_NAME "pinmux_flexcomm1_lpspi"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FULL_NAME_UNQUOTED pinmux_flexcomm1_lpspi
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FULL_NAME_TOKEN pinmux_flexcomm1_lpspi
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM1_LPSPI

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm1_lpspi)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm1_lpspi, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_HASH uIvFZD_SyU22eDIRB7p6G0wxxk1HXe9SnF4kC_oRFTg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_ORD 13
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_SUPPORTS_ORDS \
	16, \
	46,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm1_lpspi DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@80000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
 *
 * Binding (compatible = nxp,mcux-edma):
 *   $ZEPHYR_BASE/dts/bindings/dma/nxp,mcux-edma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_PATH "/soc/peripheral@50000000/dma-controller@80000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FULL_NAME "dma-controller@80000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FULL_NAME_UNQUOTED dma-controller@80000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FULL_NAME_TOKEN dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_80000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_NODELABEL(fn) fn(edma0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_NODELABEL_VARGS(fn, ...) fn(edma0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_HASH GuzH7D0M8neMoLeiEVNyH3aMsGetN__ObpDVeUngveM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_ORD 14
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_SUPPORTS_ORDS \
	16, \
	22, \
	110, \
	111, \
	133, \
	134, \
	135, \
	141, \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_edma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_NODELABEL_edma0      DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_REG_IDX_0_VAL_ADDRESS 1342701568
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_NUM 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_VAL_irq 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_VAL_irq 3
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_VAL_irq 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_VAL_irq 5
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_VAL_irq 6
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_VAL_irq 7
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_VAL_irq 8
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_VAL_irq 9
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_8_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_VAL_irq 10
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_VAL_irq 11
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_10_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_VAL_irq 12
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_11_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_VAL_irq 13
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_12_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_VAL_irq 14
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_13_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_VAL_irq 15
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_14_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_VAL_irq 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_IDX_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_COMPAT_MATCHES_nxp_mcux_edma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_COMPAT_MODEL_IDX_0 "mcux-edma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg {524288, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg_IDX_0 524288
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts {1, 0, 2, 0, 3, 0, 4, 0, 5, 0, 6, 0, 7, 0, 8, 0, 9, 0, 10, 0, 11, 0, 12, 0, 13, 0, 14, 0, 15, 0, 16, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_2 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_4 3
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_6 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_8 5
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_10 6
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_12 7
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_14 8
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_16 9
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_18 10
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_19 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_20 11
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_21 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_22 12
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_23 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_24 13
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_25 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_26 14
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_27 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_28 15
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_29 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_30_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_30 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_31_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_IDX_31 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dma_channels 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dma_requests 120
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dmamux_reg_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_dmamux_reg_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_mem2mem 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_mem2mem_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_a_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_a_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_irq_shared_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_irq_shared_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_no_error_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_no_error_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_version 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_version_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_version_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_version_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_nxp_version_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible {"nxp,mcux-edma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_IDX_0 "nxp,mcux-edma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-edma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_edma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_EDMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@93000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_PATH "/soc/peripheral@50000000/flexcomm@93000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FULL_NAME "flexcomm@93000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FULL_NAME_UNQUOTED flexcomm@93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FULL_NAME_TOKEN flexcomm_93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FULL_NAME_UPPER_TOKEN FLEXCOMM_93000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_NODELABEL(fn) fn(flexcomm1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_HASH vwl84zkDSEWifL5eCxDNT90CEmUlUPKuE_3kPE3c9ZM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_ORD 15
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_SUPPORTS_ORDS \
	16, \
	132, \
	133,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_EXISTS 1
#define DT_N_INST_0_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000
#define DT_N_NODELABEL_flexcomm1    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_REG_IDX_0_VAL_ADDRESS 1342779392
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg {602112, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg_IDX_0 602112
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts {36, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@93000/spi@93000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PATH "/soc/peripheral@50000000/flexcomm@93000/spi@93000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FULL_NAME "spi@93000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FULL_NAME_UNQUOTED spi@93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FULL_NAME_TOKEN spi_93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FULL_NAME_UPPER_TOKEN SPI_93000

/* Node parent (/soc/peripheral@50000000/flexcomm@93000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_NODELABEL(fn) fn(flexcomm1_lpspi1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1_lpspi1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_HASH oIh1Un1r952qspyPZ9WOWgNAiKfDwyIqMJoTgWwegN0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_ORD 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_REQUIRES_ORDS \
	7, \
	13, \
	14, \
	15,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_SUPPORTS_ORDS \
	26,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_EXISTS 1
#define DT_N_INST_0_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000
#define DT_N_NODELABEL_flexcomm1_lpspi1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_REG_IDX_0_VAL_ADDRESS 1342779392
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg {602112, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg_IDX_0 602112
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_IDX_0_VAL_name 257
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_source 71
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_mux 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_source 72
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm2_lpi2c
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_PATH "/pinctrl/pinmux_flexcomm2_lpi2c"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FULL_NAME "pinmux_flexcomm2_lpi2c"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FULL_NAME_UNQUOTED pinmux_flexcomm2_lpi2c
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FULL_NAME_TOKEN pinmux_flexcomm2_lpi2c
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM2_LPI2C

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm2_lpi2c)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm2_lpi2c, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_HASH c_HLVPB6DbdPA7zE1MpZRRbUkhqSt2V7sLwsFVqaBeA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_ORD 17
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_SUPPORTS_ORDS \
	19, \
	47,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm2_lpi2c DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@94000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_PATH "/soc/peripheral@50000000/flexcomm@94000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FULL_NAME "flexcomm@94000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FULL_NAME_UNQUOTED flexcomm@94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FULL_NAME_TOKEN flexcomm_94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FULL_NAME_UPPER_TOKEN FLEXCOMM_94000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_NODELABEL(fn) fn(flexcomm2)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_HASH tTpjt60YegJHB4JFxxSm022Af8U7Isv9h9H9CO1DlwA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_ORD 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_SUPPORTS_ORDS \
	19, \
	134, \
	135,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_EXISTS 1
#define DT_N_INST_1_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000
#define DT_N_NODELABEL_flexcomm2    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_REG_IDX_0_VAL_ADDRESS 1342783488
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg {606208, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg_IDX_0 606208
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts {37, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@94000/lpi2c@94800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PATH "/soc/peripheral@50000000/flexcomm@94000/lpi2c@94800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FULL_NAME "lpi2c@94800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FULL_NAME_UNQUOTED lpi2c@94800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FULL_NAME_TOKEN lpi2c_94800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FULL_NAME_UPPER_TOKEN LPI2C_94800

/* Node parent (/soc/peripheral@50000000/flexcomm@94000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_NODELABEL(fn) fn(flexcomm2_lpi2c2) fn(nxp_8080_touch_panel_i2c)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2_lpi2c2, __VA_ARGS__) fn(nxp_8080_touch_panel_i2c, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_HASH xP8h_4lUY2E3a2wcvljyqIesnu0d7lC39bj_DJXMpVU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_ORD 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_REQUIRES_ORDS \
	7, \
	17, \
	18,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_SUPPORTS_ORDS \
	26,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_EXISTS 1
#define DT_N_INST_0_nxp_lpi2c                   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
#define DT_N_NODELABEL_flexcomm2_lpi2c2         DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
#define DT_N_NODELABEL_nxp_8080_touch_panel_i2c DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_REG_IDX_0_VAL_ADDRESS 1342785536
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg {608256, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg_IDX_0 608256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clock_frequency 100000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_IDX_0_VAL_name 258
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm4_lpuart
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_PATH "/pinctrl/pinmux_flexcomm4_lpuart"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FULL_NAME "pinmux_flexcomm4_lpuart"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FULL_NAME_UNQUOTED pinmux_flexcomm4_lpuart
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FULL_NAME_TOKEN pinmux_flexcomm4_lpuart
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM4_LPUART

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm4_lpuart)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm4_lpuart, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_HASH xjJxHUW0YkSrf87La6q7sUVrEsr7CPHovs6xEKfxMAQ

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_ORD 20
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_SUPPORTS_ORDS \
	22, \
	50,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm4_lpuart DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_PATH "/soc/peripheral@50000000/flexcomm@b4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FULL_NAME "flexcomm@b4000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FULL_NAME_UNQUOTED flexcomm@b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FULL_NAME_TOKEN flexcomm_b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B4000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_NODELABEL(fn) fn(flexcomm4)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_HASH sliPmF5c_KzKxtUna_M9OiLr9J_4ErzCnFrEFD_WkVg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_ORD 21
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_SUPPORTS_ORDS \
	22, \
	140, \
	141,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_EXISTS 1
#define DT_N_INST_2_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000
#define DT_N_NODELABEL_flexcomm4    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_REG_IDX_0_VAL_ADDRESS 1342914560
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg {737280, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg_IDX_0 737280
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts {39, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b4000/lpuart@b4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PATH "/soc/peripheral@50000000/flexcomm@b4000/lpuart@b4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FULL_NAME "lpuart@b4000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FULL_NAME_UNQUOTED lpuart@b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FULL_NAME_TOKEN lpuart_b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FULL_NAME_UPPER_TOKEN LPUART_B4000

/* Node parent (/soc/peripheral@50000000/flexcomm@b4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_NODELABEL(fn) fn(flexcomm4_lpuart4)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm4_lpuart4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_HASH km5bT2J4CvK0tGCPFbsIluZ5BLzayQiW4XiFTpHjDIU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_ORD 22
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_REQUIRES_ORDS \
	7, \
	14, \
	20, \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_SUPPORTS_ORDS \
	26,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_EXISTS 1
#define DT_N_INST_1_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_N_NODELABEL_flexcomm4_lpuart4 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_REG_IDX_0_VAL_ADDRESS 1342914560
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg {737280, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg_IDX_0 737280
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_IDX_0_VAL_name 260
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_mux 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_source 77
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_mux 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_source 78
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbphy@10a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000
 *
 * Binding (compatible = nxp,usbphy):
 *   $ZEPHYR_BASE/dts/bindings/usb/nxp,usbphy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_PATH "/soc/peripheral@50000000/usbphy@10a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FULL_NAME "usbphy@10a000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FULL_NAME_UNQUOTED usbphy@10a000
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FULL_NAME_TOKEN usbphy_10a000
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FULL_NAME_UPPER_TOKEN USBPHY_10A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_NODELABEL(fn) fn(usbphy1)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbphy1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_HASH khncLQwVvJ57GauLnyirOzJTguRV4CPslcwjlWBEcvU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_ORD 23
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_SUPPORTS_ORDS \
	24,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_EXISTS 1
#define DT_N_INST_0_nxp_usbphy DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000
#define DT_N_NODELABEL_usbphy1 DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_REG_IDX_0_VAL_ADDRESS 1343266816
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_COMPAT_MATCHES_nxp_usbphy 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_COMPAT_MODEL_IDX_0 "usbphy"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_d_cal 4
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_d_cal_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_cal_45_dp_ohms 7
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_cal_45_dp_ohms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_cal_45_dm_ohms 7
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_tx_cal_45_dm_ohms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible {"nxp,usbphy"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_IDX_0 "nxp,usbphy"
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,usbphy
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_IDX_0_STRING_TOKEN nxp_usbphy
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_USBPHY
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg {1089536, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg_IDX_0 1089536
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbd@10b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000
 *
 * Binding (compatible = nxp,ehci):
 *   $ZEPHYR_BASE/dts/bindings/usb/nxp,ehci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_PATH "/soc/peripheral@50000000/usbd@10b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FULL_NAME "usbd@10b000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FULL_NAME_UNQUOTED usbd@10b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FULL_NAME_TOKEN usbd_10b000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FULL_NAME_UPPER_TOKEN USBD_10B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_NODELABEL(fn) fn(usb1) fn(zephyr_udc0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb1, __VA_ARGS__) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_HASH xcqK65l5r9Id97tYOf5tqRsWLkTp9zLZKoFhEUnyLvE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_ORD 24
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_REQUIRES_ORDS \
	5, \
	6, \
	23,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_SUPPORTS_ORDS \
	25,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_EXISTS 1
#define DT_N_INST_0_nxp_ehci       DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000
#define DT_N_NODELABEL_usb1        DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_REG_IDX_0_VAL_ADDRESS 1343270912
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NAME_usb_otg_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NAME_usb_otg_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NAME_usb_otg_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NAME_usb_otg_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_NAME_usb_otg_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_COMPAT_MATCHES_nxp_ehci 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_COMPAT_MODEL_IDX_0 "ehci"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg {1093632, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg_IDX_0 1093632
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts {67, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_num_bidir_endpoints 8
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible {"nxp,ehci"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_IDX_0 "nxp,ehci"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,ehci
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_IDX_0_STRING_TOKEN nxp_ehci
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_EHCI
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names {"usb_otg"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_IDX_0 "usb_otg"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_IDX_0_STRING_UNQUOTED usb_otg
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_IDX_0_STRING_TOKEN usb_otg
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USB_OTG
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbd@10b000/cdc_acm_uart0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
 *
 * Binding (compatible = zephyr,cdc-acm-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/zephyr,cdc-acm-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_PATH "/soc/peripheral@50000000/usbd@10b000/cdc_acm_uart0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FULL_NAME "cdc_acm_uart0"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FULL_NAME_UNQUOTED cdc_acm_uart0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FULL_NAME_TOKEN cdc_acm_uart0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FULL_NAME_UPPER_TOKEN CDC_ACM_UART0

/* Node parent (/soc/peripheral@50000000/usbd@10b000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_PARENT DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_NODELABEL(fn) fn(cdc_acm_uart0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_HASH PGWNB4Lr8_VY38HA7E2pshH2A9wJEL_V2aTvloS_LgE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_ORD 25
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_REQUIRES_ORDS \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_SUPPORTS_ORDS \
	26,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_EXISTS 1
#define DT_N_INST_0_zephyr_cdc_acm_uart DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_NODELABEL_cdc_acm_uart0    DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0

/* Bus info (controller: '/soc/peripheral@50000000/usbd@10b000', type: '['usb']') */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_BUS_usb 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_BUS DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_COMPAT_MATCHES_zephyr_cdc_acm_uart 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0 "cdc-acm-uart"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_tx_fifo_size 1024
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_rx_fifo_size 1024
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible {"zephyr,cdc-acm-uart"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_IDX_0 "zephyr,cdc-acm-uart"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,cdc-acm-uart
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_TOKEN zephyr_cdc_acm_uart
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_CDC_ACM_UART
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 26
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, \
	9, \
	11, \
	16, \
	19, \
	22, \
	25,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin 27
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_LEN 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin 10
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin 27
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin 2
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_LEN 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_serials_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_serials_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_IDX_1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_N_S_zephyr_user_P_serials_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_N_S_zephyr_user_P_serials_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, serials, 0) \
	fn(DT_N_S_zephyr_user, serials, 1)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, serials, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 1)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, serials, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, serials, 1, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_LEN 2
#define DT_N_S_zephyr_user_P_serials_EXISTS 1
#define DT_N_S_zephyr_user_P_cdc_acm DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0
#define DT_N_S_zephyr_user_P_cdc_acm_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, cdc_acm, 0)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, cdc_acm, 0)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, cdc_acm, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_cdc_acm_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, cdc_acm, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_cdc_acm_LEN 1
#define DT_N_S_zephyr_user_P_cdc_acm_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
#define DT_N_S_zephyr_user_P_i2cs_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_LEN 1
#define DT_N_S_zephyr_user_P_i2cs_EXISTS 1
#define DT_N_S_zephyr_user_P_spis DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000
#define DT_N_S_zephyr_user_P_spis_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000
#define DT_N_S_zephyr_user_P_spis_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000
#define DT_N_S_zephyr_user_P_spis_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_LEN 1
#define DT_N_S_zephyr_user_P_spis_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 1
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) fn(cpus)
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpus, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 27
#define DT_N_S_cpus_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	28,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1
#define DT_N_NODELABEL_cpus DT_N_S_cpus

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m33f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 28
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	27,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	29,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33f DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 29
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	28,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200, 64}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 2
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 30
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, \
	9,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	31, \
	32,

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button_2)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_2, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_0_HASH C_Hn3JvE9sI_pLDHANZiWQipVdDvQbayAS5TLiYvirs

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 31
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	9, \
	30,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_ALIAS_mcuboot_button0   DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_2 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 23
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED User SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER_SW2
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "User SW2"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UNQUOTED button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_TOKEN button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UPPER_TOKEN BUTTON_1

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_1_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL(fn) fn(user_button_3)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_3, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_1_HASH 8pWXabJkvTWS5VHRxXWB_jLxu8ox5vV4NRKvg0jrLDc

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 32
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	9, \
	30,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_3 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags 17
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "User SW3"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED User SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN User_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USER_SW3
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "User SW3"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code 2
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 33
#define DT_N_S_leds_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, \
	9, \
	11,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	34, \
	35, \
	36,

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 34
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	9, \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1          DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 27
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "Green LED"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED Green LED
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN Green_LED
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN GREEN_LED
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "Green LED"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"
#define DT_N_S_leds_S_led_2_FULL_NAME_UNQUOTED led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_TOKEN led_2
#define DT_N_S_leds_S_led_2_FULL_NAME_UPPER_TOKEN LED_2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_leds_S_led_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_2_CHILD_NUM 0
#define DT_N_S_leds_S_led_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_2_HASH KsPGInVliEI1PRs0DmyETNF7dyG4frBo_Z_DeHCKQaA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 35
#define DT_N_S_leds_S_led_2_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	11, \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led2         DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 2
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "Blue LED"
#define DT_N_S_leds_S_led_2_P_label_STRING_UNQUOTED Blue LED
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN Blue_LED
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN BLUE_LED
#define DT_N_S_leds_S_led_2_P_label_IDX_0 "Blue LED"
#define DT_N_S_leds_S_led_2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_2, label, 0)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_LEN 1
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_3
 *
 * Node identifier: DT_N_S_leds_S_led_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_3_PATH "/leds/led_3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_3_FULL_NAME "led_3"
#define DT_N_S_leds_S_led_3_FULL_NAME_UNQUOTED led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_TOKEN led_3
#define DT_N_S_leds_S_led_3_FULL_NAME_UPPER_TOKEN LED_3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL(fn) fn(red_led)
#define DT_N_S_leds_S_led_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_3_CHILD_NUM 0
#define DT_N_S_leds_S_led_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_3_HASH pLTfITNsOL3nhJnRmoaWMqapL5v7uTq7eUydfMIb7KA

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_3_ORD 36
#define DT_N_S_leds_S_led_3_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_3_REQUIRES_ORDS \
	9, \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_3_EXISTS 1
#define DT_N_ALIAS_led0        DT_N_S_leds_S_led_3
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_3_REG_NUM 0
#define DT_N_S_leds_S_led_3_RANGES_NUM 0
#define DT_N_S_leds_S_led_3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_3_IRQ_NUM 0
#define DT_N_S_leds_S_led_3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin 10
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led_3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, gpios, 0)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_gpios_LEN 1
#define DT_N_S_leds_S_led_3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label "Red LED"
#define DT_N_S_leds_S_led_3_P_label_STRING_UNQUOTED Red LED
#define DT_N_S_leds_S_led_3_P_label_STRING_TOKEN Red_LED
#define DT_N_S_leds_S_led_3_P_label_STRING_UPPER_TOKEN RED_LED
#define DT_N_S_leds_S_led_3_P_label_IDX_0 "Red LED"
#define DT_N_S_leds_S_led_3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_3, label, 0)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_3_P_label_LEN 1
#define DT_N_S_leds_S_led_3_P_label_EXISTS 1

/*
 * Devicetree node: /pinctrl/pimux_flexcomm7_lpi2c
 *
 * Node identifier: DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_PATH "/pinctrl/pimux_flexcomm7_lpi2c"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FULL_NAME "pimux_flexcomm7_lpi2c"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FULL_NAME_UNQUOTED pimux_flexcomm7_lpi2c
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FULL_NAME_TOKEN pimux_flexcomm7_lpi2c
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FULL_NAME_UPPER_TOKEN PIMUX_FLEXCOMM7_LPI2C

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm7_lpi2c)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm7_lpi2c, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_HASH EAa6zt3xKe9Mffy4p34R0TnKVb23peSPPStoq6fRQfU

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_ORD 37
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_SUPPORTS_ORDS \
	38, \
	182,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm7_lpi2c DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_REG_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pimux_flexcomm7_lpi2c/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_PATH "/pinctrl/pimux_flexcomm7_lpi2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pimux_flexcomm7_lpi2c) identifier: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_PARENT DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_HASH N4wScI_THQyIzmWhX_ac_dHSFbiNdcdgE2PZ0_zq2ys

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_ORD 38
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_REQUIRES_ORDS \
	37,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux {813695488, 817889792}
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_IDX_0 813695488
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_IDX_1 817889792
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_dac0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_dac0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_dac0_PATH "/pinctrl/pinmux_dac0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_dac0_FULL_NAME "pinmux_dac0"
#define DT_N_S_pinctrl_S_pinmux_dac0_FULL_NAME_UNQUOTED pinmux_dac0
#define DT_N_S_pinctrl_S_pinmux_dac0_FULL_NAME_TOKEN pinmux_dac0
#define DT_N_S_pinctrl_S_pinmux_dac0_FULL_NAME_UPPER_TOKEN PINMUX_DAC0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_dac0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_dac0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_dac0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_NODELABEL(fn) fn(pinmux_dac0)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_dac0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_dac0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_dac0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_dac0_HASH 2_l1ufy6DAVFR13MnZKe3g5oWXUNL0g0VFQQKXlP89s

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_dac0_ORD 39
#define DT_N_S_pinctrl_S_pinmux_dac0_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_dac0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_dac0_SUPPORTS_ORDS \
	40, \
	93,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_dac0_EXISTS 1
#define DT_N_NODELABEL_pinmux_dac0 DT_N_S_pinctrl_S_pinmux_dac0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_dac0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_dac0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_dac0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_dac0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_dac0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_dac0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_PATH "/pinctrl/pinmux_dac0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_dac0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_dac0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_HASH DEEorPg5Uz5eQ9azs6tulvUVfXcGmSN1GyK0vwyEyLM

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_ORD 40
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_REQUIRES_ORDS \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux {1082130432}
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_IDX_0 1082130432
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_dac0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_enet_qos
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_qos
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_PATH "/pinctrl/pinmux_enet_qos"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FULL_NAME "pinmux_enet_qos"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FULL_NAME_UNQUOTED pinmux_enet_qos
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FULL_NAME_TOKEN pinmux_enet_qos
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FULL_NAME_UPPER_TOKEN PINMUX_ENET_QOS

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_NODELABEL(fn) fn(pinmux_enet_qos)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_enet_qos, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_CHILD_NUM 2
#define DT_N_S_pinctrl_S_pinmux_enet_qos_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_HASH T76V3_Fi1H27IJSkKmgVHO4J_0qe0NtPh9oUaZuTnwg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_ORD 41
#define DT_N_S_pinctrl_S_pinmux_enet_qos_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_SUPPORTS_ORDS \
	42, \
	43, \
	115,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_EXISTS 1
#define DT_N_NODELABEL_pinmux_enet_qos DT_N_S_pinctrl_S_pinmux_enet_qos

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_enet_qos/mac_group
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_PATH "/pinctrl/pinmux_enet_qos/mac_group"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FULL_NAME "mac_group"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FULL_NAME_UNQUOTED mac_group
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FULL_NAME_TOKEN mac_group
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FULL_NAME_UPPER_TOKEN MAC_GROUP

/* Node parent (/pinctrl/pinmux_enet_qos) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_PARENT DT_N_S_pinctrl_S_pinmux_enet_qos

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_HASH ASNDAZv7zH9Ng2cPiIVk_zSXFUXn0eEIbwKYiOnLCBc

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_ORD 42
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_REQUIRES_ORDS \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux {322963712, 327158016, 331352320, 285214976, 289409280, 293603584, 297797888}
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_0 322963712
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_1 327158016
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_2 331352320
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_3 285214976
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_4 289409280
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_5 293603584
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_IDX_6 297797888
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 4) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 5) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 6)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 6)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 6, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, pinmux, 6, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_LEN 7
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_enet_qos/mdio_group
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_PATH "/pinctrl/pinmux_enet_qos/mdio_group"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FULL_NAME "mdio_group"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FULL_NAME_UNQUOTED mdio_group
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FULL_NAME_TOKEN mdio_group
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FULL_NAME_UPPER_TOKEN MDIO_GROUP

/* Node parent (/pinctrl/pinmux_enet_qos) identifier: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_PARENT DT_N_S_pinctrl_S_pinmux_enet_qos

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_HASH ECqGfBvT2MUEdUTdJfqciokzJ6ijV9cDg8xDeZ3PC60

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_ORD 43
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_REQUIRES_ORDS \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux {352323840, 356518144}
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_IDX_0 352323840
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_IDX_1 356518144
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcan0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcan0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_PATH "/pinctrl/pinmux_flexcan0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FULL_NAME "pinmux_flexcan0"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FULL_NAME_UNQUOTED pinmux_flexcan0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FULL_NAME_TOKEN pinmux_flexcan0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCAN0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_NODELABEL(fn) fn(pinmux_flexcan0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcan0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_HASH o8Z__hrbqcDsRIeCRPVoC18dfO2i_dVaLJP4XmMXjFo

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_ORD 44
#define DT_N_S_pinctrl_S_pinmux_flexcan0_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_SUPPORTS_ORDS \
	45, \
	86,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcan0 DT_N_S_pinctrl_S_pinmux_flexcan0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexcan0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_PATH "/pinctrl/pinmux_flexcan0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcan0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcan0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_HASH QeWoOqgmpAwJVOb0A00SzZmX0HSxwIaTaDOFf__gDPY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_ORD 45
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_REQUIRES_ORDS \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux {310381312, 314575616}
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_IDX_0 310381312
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_IDX_1 314575616
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm1_lpspi/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_PATH "/pinctrl/pinmux_flexcomm1_lpspi/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcomm1_lpspi) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_HASH THg_y3_rHveUfe9Jh3hgdwotf3LEe0RM8wXlr3iKo_Y

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_ORD 46
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_REQUIRES_ORDS \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux {100663808, 104858112, 109052416, 113246720}
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_0 100663808
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_1 104858112
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_2 109052416
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_IDX_3 113246720
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 3)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, pinmux, 3, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_LEN 4
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm2_lpi2c/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_PATH "/pinctrl/pinmux_flexcomm2_lpi2c/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcomm2_lpi2c) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_HASH CKawgFViF_mUafjwQDZU0MU0W_85hUAMcVoHrzkWdOA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_ORD 47
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_REQUIRES_ORDS \
	17,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux {1073742336, 1077936640}
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_IDX_0 1073742336
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_IDX_1 1077936640
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_open_drain 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm2_lpuart
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_PATH "/pinctrl/pinmux_flexcomm2_lpuart"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FULL_NAME "pinmux_flexcomm2_lpuart"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FULL_NAME_UNQUOTED pinmux_flexcomm2_lpuart
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FULL_NAME_TOKEN pinmux_flexcomm2_lpuart
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FULL_NAME_UPPER_TOKEN PINMUX_FLEXCOMM2_LPUART

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_NODELABEL(fn) fn(pinmux_flexcomm2_lpuart)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexcomm2_lpuart, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_HASH 4TTBgrOveEEHmE6F0jpqQ7BVZSu8oq27gutxTDCAiRI

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_ORD 48
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_SUPPORTS_ORDS \
	49, \
	134,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexcomm2_lpuart DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm2_lpuart/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_PATH "/pinctrl/pinmux_flexcomm2_lpuart/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcomm2_lpuart) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_HASH TOqkH13MW_TQUBmvHCU9dyzFbbDmKbU_PRGw6UpwQRg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_ORD 49
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_REQUIRES_ORDS \
	48,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux {1082130944, 1086325248}
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_IDX_0 1082130944
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_IDX_1 1086325248
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexcomm4_lpuart/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_PATH "/pinctrl/pinmux_flexcomm4_lpuart/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexcomm4_lpuart) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_HASH TB5X4TGA6cjb2xaF_fUftKF4cKTz4NZMXqpfksOGVSA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_ORD 50
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_REQUIRES_ORDS \
	20,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux {301990400, 306184704}
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_IDX_0 301990400
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_IDX_1 306184704
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexio_lcd
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexio_lcd
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_PATH "/pinctrl/pinmux_flexio_lcd"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FULL_NAME "pinmux_flexio_lcd"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FULL_NAME_UNQUOTED pinmux_flexio_lcd
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FULL_NAME_TOKEN pinmux_flexio_lcd
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FULL_NAME_UPPER_TOKEN PINMUX_FLEXIO_LCD

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_NODELABEL(fn) fn(pinmux_flexio_lcd)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexio_lcd, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_CHILD_NUM 3
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_HASH wzHOJ41CB_JvfbxK_07ohWXLDu5SWm15tihR1doVWnI

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_ORD 51
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_SUPPORTS_ORDS \
	52, \
	53, \
	54, \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexio_lcd DT_N_S_pinctrl_S_pinmux_flexio_lcd

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexio_lcd/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_PATH "/pinctrl/pinmux_flexio_lcd/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexio_lcd) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexio_lcd

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_HASH oGfZjCUs6wq5iINihBPiCdhcK4q6vetuKg_qrAP69s0

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_ORD 52
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_REQUIRES_ORDS \
	51,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux {570426880, 574621184, 578815488, 583009792, 1124075008, 1128269312, 1132463616, 1136657920, 1140852224, 1145046528, 1149240832, 1153435136, 1157629440, 1161823744, 1166018048, 1170212352, 29360128, 50331648, 1103101952}
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_0 570426880
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_1 574621184
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_2 578815488
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_3 583009792
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_4 1124075008
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_5 1128269312
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_6 1132463616
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_7 1136657920
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_8 1140852224
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_9 1145046528
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_10 1149240832
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_11 1153435136
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_12 1157629440
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_13_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_13 1161823744
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_14_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_14 1166018048
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_15_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_15 1170212352
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_16_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_16 29360128
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_17_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_17 50331648
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_18_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_IDX_18 1103101952
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 4) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 5) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 6) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 7) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 8) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 9) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 10) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 11) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 12) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 13) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 14) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 15) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 16) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 17) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 18)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 18)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 12, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 13, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 14, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 15, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 16, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 17, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 18, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, pinmux, 18, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_LEN 19
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexio_lcd/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_PATH "/pinctrl/pinmux_flexio_lcd/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_flexio_lcd) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_flexio_lcd

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_HASH YHMii73_OZSie_dFHOabMpU8sk9dMVls4cGJR3nlKyw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_ORD 53
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_REQUIRES_ORDS \
	51,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux {33555968}
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_IDX_0 33555968
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexio_lcd/group2
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_PATH "/pinctrl/pinmux_flexio_lcd/group2"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FULL_NAME "group2"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/pinctrl/pinmux_flexio_lcd) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_PARENT DT_N_S_pinctrl_S_pinmux_flexio_lcd

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_HASH wOpOcVMP6Re3Y1Aod5qUGB9zl3x_yVJBI4Nu_cRV3Mk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_ORD 54
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_REQUIRES_ORDS \
	51,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux {37750272}
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_IDX_0 37750272
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate "slow"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_IDX_0 "slow"
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_PATH "/pinctrl/pinmux_flexpwm1_pwm0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FULL_NAME "pinmux_flexpwm1_pwm0"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FULL_NAME_UNQUOTED pinmux_flexpwm1_pwm0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FULL_NAME_TOKEN pinmux_flexpwm1_pwm0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FULL_NAME_UPPER_TOKEN PINMUX_FLEXPWM1_PWM0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_NODELABEL(fn) fn(pinmux_flexpwm1_pwm0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexpwm1_pwm0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_HASH NzA9PnvEwR7TAPQIrsTcWpdThUjm_Rg9AontWrCHNaw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_ORD 55
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_SUPPORTS_ORDS \
	56, \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexpwm1_pwm0 DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_PATH "/pinctrl/pinmux_flexpwm1_pwm0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexpwm1_pwm0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_HASH CLnuW0hU6XBsiOSEoklmhOc_5aT05bmPi7SX3lPxIP8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_ORD 56
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_REQUIRES_ORDS \
	55,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux {562038016, 566232320}
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_IDX_0 562038016
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_IDX_1 566232320
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_PATH "/pinctrl/pinmux_flexpwm1_pwm1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FULL_NAME "pinmux_flexpwm1_pwm1"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FULL_NAME_UNQUOTED pinmux_flexpwm1_pwm1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FULL_NAME_TOKEN pinmux_flexpwm1_pwm1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FULL_NAME_UPPER_TOKEN PINMUX_FLEXPWM1_PWM1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_NODELABEL(fn) fn(pinmux_flexpwm1_pwm1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexpwm1_pwm1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_HASH L__UtQkBpXyDS_VyH9iz7IkMjuVBiFYBNcscThcd7cA

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_ORD 57
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_SUPPORTS_ORDS \
	58,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexpwm1_pwm1 DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_PATH "/pinctrl/pinmux_flexpwm1_pwm1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexpwm1_pwm1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_HASH B4kjGajgi2ddpi0lPYipbmLFP94CMDL3DvNFAR1jDAM

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_ORD 58
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_REQUIRES_ORDS \
	57,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux {553649408, 557843712}
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_IDX_0 553649408
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_IDX_1 557843712
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm2
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_PATH "/pinctrl/pinmux_flexpwm1_pwm2"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FULL_NAME "pinmux_flexpwm1_pwm2"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FULL_NAME_UNQUOTED pinmux_flexpwm1_pwm2
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FULL_NAME_TOKEN pinmux_flexpwm1_pwm2
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FULL_NAME_UPPER_TOKEN PINMUX_FLEXPWM1_PWM2

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_NODELABEL(fn) fn(pinmux_flexpwm1_pwm2)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexpwm1_pwm2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_HASH A6tW9LYIKJV8_F4roT8UUWQvrxhslC9NTzY2bmiwaio

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_ORD 59
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_SUPPORTS_ORDS \
	60,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexpwm1_pwm2 DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexpwm1_pwm2/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_PATH "/pinctrl/pinmux_flexpwm1_pwm2/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexpwm1_pwm2) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_HASH P1fXpoQbzk_qLW1B6DofJh9nkdkfVWVbHLqqdEUhMkk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_ORD 60
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_REQUIRES_ORDS \
	59,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux {545260800, 549455104}
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_IDX_0 545260800
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_IDX_1 549455104
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexspi
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexspi
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_PATH "/pinctrl/pinmux_flexspi"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_FULL_NAME "pinmux_flexspi"
#define DT_N_S_pinctrl_S_pinmux_flexspi_FULL_NAME_UNQUOTED pinmux_flexspi
#define DT_N_S_pinctrl_S_pinmux_flexspi_FULL_NAME_TOKEN pinmux_flexspi
#define DT_N_S_pinctrl_S_pinmux_flexspi_FULL_NAME_UPPER_TOKEN PINMUX_FLEXSPI

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_NODELABEL(fn) fn(pinmux_flexspi)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_flexspi, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexspi_CHILD_NUM 2
#define DT_N_S_pinctrl_S_pinmux_flexspi_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_HASH K7s645OdeyB8_VSET6rXPxrKl6op3wg4NHlOVi118y0

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_ORD 61
#define DT_N_S_pinctrl_S_pinmux_flexspi_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_SUPPORTS_ORDS \
	62, \
	63, \
	189,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_EXISTS 1
#define DT_N_NODELABEL_pinmux_flexspi DT_N_S_pinctrl_S_pinmux_flexspi

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_flexspi/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexspi_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_PATH "/pinctrl/pinmux_flexspi/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_HASH EpxvDPTCDqknwyQX_2CxnbHyLEdYo81jKDRbPHvGGuY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_ORD 62
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_REQUIRES_ORDS \
	61,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux {805308416, 834668544, 830474240, 838862848, 843057152}
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_0 805308416
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_1 834668544
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_2 830474240
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_3 838862848
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_IDX_4 843057152
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_LEN 5
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_flexspi/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_flexspi_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_PATH "/pinctrl/pinmux_flexspi/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_flexspi) identifier: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_flexspi

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_HASH oxvv4L3A_QSRQkl_h1Nn5CSgH1nhYuuicjoQs32Pu7s

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_ORD 63
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_REQUIRES_ORDS \
	61,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux {847251456, 851445760}
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_0 847251456
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_IDX_1 851445760
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_flexspi_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_i3c1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_i3c1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_PATH "/pinctrl/pinmux_i3c1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_FULL_NAME "pinmux_i3c1"
#define DT_N_S_pinctrl_S_pinmux_i3c1_FULL_NAME_UNQUOTED pinmux_i3c1
#define DT_N_S_pinctrl_S_pinmux_i3c1_FULL_NAME_TOKEN pinmux_i3c1
#define DT_N_S_pinctrl_S_pinmux_i3c1_FULL_NAME_UPPER_TOKEN PINMUX_I3C1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_NODELABEL(fn) fn(pinmux_i3c1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_i3c1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_i3c1_CHILD_NUM 2
#define DT_N_S_pinctrl_S_pinmux_i3c1_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_HASH kM03LVcNikuXp1dZoUH08DPOV28ME2xmFhPX9_pwDL4

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_ORD 64
#define DT_N_S_pinctrl_S_pinmux_i3c1_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_SUPPORTS_ORDS \
	65, \
	66, \
	101,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_EXISTS 1
#define DT_N_NODELABEL_pinmux_i3c1 DT_N_S_pinctrl_S_pinmux_i3c1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_i3c1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_i3c1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_PATH "/pinctrl/pinmux_i3c1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_i3c1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_i3c1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_HASH kTeaEoN7HFsRZFzQyTgAArWqlVqRC9_hBBN8bIFVqIM

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_ORD 65
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_REQUIRES_ORDS \
	64,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux {335546880, 339741184}
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_IDX_0 335546880
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_IDX_1 339741184
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 1)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_i3c1/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_i3c1_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_PATH "/pinctrl/pinmux_i3c1/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_i3c1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_i3c1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_HASH EhUKVTyrwjr3gnr__wON_Tch2k6_525zy94KeI2H5jk

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_ORD 66
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_REQUIRES_ORDS \
	64,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux {314575360}
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_IDX_0 314575360
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_i3c1_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpadc0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpadc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PATH "/pinctrl/pinmux_lpadc0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME "pinmux_lpadc0"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UNQUOTED pinmux_lpadc0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_TOKEN pinmux_lpadc0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FULL_NAME_UPPER_TOKEN PINMUX_LPADC0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL(fn) fn(pinmux_lpadc0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpadc0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_HASH IU9Pk3N1W4WSgvOtoVS_eAYR2TWVlPnBFkOZ_HpO91k

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_ORD 67
#define DT_N_S_pinctrl_S_pinmux_lpadc0_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_SUPPORTS_ORDS \
	68, \
	84,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpadc0 DT_N_S_pinctrl_S_pinmux_lpadc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpadc0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PATH "/pinctrl/pinmux_lpadc0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpadc0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpadc0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_HASH GVEQkOk7XMhFDzVqiuaJrtrV4rUwlSMnBdpRxBoWWdw

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD 68
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_REQUIRES_ORDS \
	67,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux {1170210816, 1136656384, 1153433600}
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_0 1170210816
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_1 1136656384
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_IDX_2 1153433600
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_lpcmp0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpcmp0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_PATH "/pinctrl/pinmux_lpcmp0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FULL_NAME "pinmux_lpcmp0"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FULL_NAME_UNQUOTED pinmux_lpcmp0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FULL_NAME_TOKEN pinmux_lpcmp0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FULL_NAME_UPPER_TOKEN PINMUX_LPCMP0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_NODELABEL(fn) fn(pinmux_lpcmp0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_lpcmp0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_HASH E6Wz9LPQ_js9V2fJ957DV_eN_kHED_jnkkTvAagAoRc

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_ORD 69
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_SUPPORTS_ORDS \
	70, \
	102,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_EXISTS 1
#define DT_N_NODELABEL_pinmux_lpcmp0 DT_N_S_pinctrl_S_pinmux_lpcmp0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_lpcmp0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_PATH "/pinctrl/pinmux_lpcmp0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_lpcmp0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_lpcmp0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_HASH yqbKPaZdzJX3tmsJ1tzbdN4613pu7A4YGG4YqCGz8HM

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_ORD 70
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_REQUIRES_ORDS \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux {268435456}
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_IDX_0 268435456
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_input_enable 0
#define DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_sai0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sai0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sai0_PATH "/pinctrl/pinmux_sai0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sai0_FULL_NAME "pinmux_sai0"
#define DT_N_S_pinctrl_S_pinmux_sai0_FULL_NAME_UNQUOTED pinmux_sai0
#define DT_N_S_pinctrl_S_pinmux_sai0_FULL_NAME_TOKEN pinmux_sai0
#define DT_N_S_pinctrl_S_pinmux_sai0_FULL_NAME_UPPER_TOKEN PINMUX_SAI0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sai0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sai0_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sai0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_NODELABEL(fn) fn(pinmux_sai0)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_sai0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sai0_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sai0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sai0_HASH R57wk5w2Ikjt8ffsqeK_Wh3QuTODjL0CzkQS0G4mm7c

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sai0_ORD 71
#define DT_N_S_pinctrl_S_pinmux_sai0_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sai0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sai0_SUPPORTS_ORDS \
	72, \
	110,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sai0_EXISTS 1
#define DT_N_NODELABEL_pinmux_sai0 DT_N_S_pinctrl_S_pinmux_sai0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sai0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sai0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sai0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_sai0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sai0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_PATH "/pinctrl/pinmux_sai0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_sai0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_sai0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_HASH XoRNu1_tt6xmLFUaBpj_A6iFDmleMyy6kYMheCVApDI

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_ORD 72
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_REQUIRES_ORDS \
	71,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux {545262080, 562039296, 566233600}
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_0 545262080
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_1 562039296
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_IDX_2 566233600
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 2)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, pinmux, 2, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_LEN 3
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength "high"
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_sai0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_sai1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sai1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sai1_PATH "/pinctrl/pinmux_sai1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sai1_FULL_NAME "pinmux_sai1"
#define DT_N_S_pinctrl_S_pinmux_sai1_FULL_NAME_UNQUOTED pinmux_sai1
#define DT_N_S_pinctrl_S_pinmux_sai1_FULL_NAME_TOKEN pinmux_sai1
#define DT_N_S_pinctrl_S_pinmux_sai1_FULL_NAME_UPPER_TOKEN PINMUX_SAI1

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sai1_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sai1_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sai1_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_NODELABEL(fn) fn(pinmux_sai1)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_sai1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sai1_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sai1_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sai1_HASH 8PVI_EXneh0IanEYQkXNu74wRrAAGY6fx0xiBX2J8fU

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sai1_ORD 73
#define DT_N_S_pinctrl_S_pinmux_sai1_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sai1_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sai1_SUPPORTS_ORDS \
	74, \
	111,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sai1_EXISTS 1
#define DT_N_NODELABEL_pinmux_sai1 DT_N_S_pinctrl_S_pinmux_sai1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sai1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sai1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sai1_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_sai1/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sai1_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_PATH "/pinctrl/pinmux_sai1/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_sai1) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_sai1

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_HASH Zf0O_8cmxHmVAuSIdJ0LLOhb4V__UtyosZj4XhmHe1o

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_ORD 74
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_REQUIRES_ORDS \
	73,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux {872417792, 876612096, 889195008, 885000704, 880806400, 893389312}
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_0 872417792
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_1 876612096
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_2 889195008
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_3 885000704
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_4 880806400
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_IDX_5 893389312
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 4) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 5)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 5)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_LEN 6
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength "high"
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_STRING_TOKEN high
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_IDX_0 "high"
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_sai1_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_sctimer
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sctimer
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_PATH "/pinctrl/pinmux_sctimer"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_FULL_NAME "pinmux_sctimer"
#define DT_N_S_pinctrl_S_pinmux_sctimer_FULL_NAME_UNQUOTED pinmux_sctimer
#define DT_N_S_pinctrl_S_pinmux_sctimer_FULL_NAME_TOKEN pinmux_sctimer
#define DT_N_S_pinctrl_S_pinmux_sctimer_FULL_NAME_UPPER_TOKEN PINMUX_SCTIMER

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_NODELABEL(fn) fn(pinmux_sctimer)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_sctimer, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sctimer_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_HASH NSy8fbn_ilMpKO1Wgf_9grzgTXMrw_YnXAgNQA2t9E4

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_ORD 75
#define DT_N_S_pinctrl_S_pinmux_sctimer_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_SUPPORTS_ORDS \
	76, \
	108,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_EXISTS 1
#define DT_N_NODELABEL_pinmux_sctimer DT_N_S_pinctrl_S_pinmux_sctimer

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_sctimer/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_sctimer_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_PATH "/pinctrl/pinmux_sctimer/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_sctimer) identifier: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_sctimer

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_HASH 08nfJ9ymimbAbr5oQscIl4h9RUR6uVUFOJ0CArsFMLo

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_ORD 76
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_REQUIRES_ORDS \
	75,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux {545260544}
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_IDX_0 545260544
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_sctimer_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_smartdma_camera
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_smartdma_camera
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_PATH "/pinctrl/pinmux_smartdma_camera"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FULL_NAME "pinmux_smartdma_camera"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FULL_NAME_UNQUOTED pinmux_smartdma_camera
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FULL_NAME_TOKEN pinmux_smartdma_camera
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FULL_NAME_UPPER_TOKEN PINMUX_SMARTDMA_CAMERA

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_NODELABEL(fn) fn(pinmux_smartdma_camera)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_smartdma_camera, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_CHILD_NUM 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_HASH dc9n8OmxhJ_DLT9d22OrH6uRLbASjiR5wQBE_37cf1M

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_ORD 77
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_SUPPORTS_ORDS \
	78, \
	184,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_EXISTS 1
#define DT_N_NODELABEL_pinmux_smartdma_camera DT_N_S_pinctrl_S_pinmux_smartdma_camera

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_smartdma_camera/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_PATH "/pinctrl/pinmux_smartdma_camera/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_smartdma_camera) identifier: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_smartdma_camera

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_HASH CxazDSHF5qjj_f3WpQYjP9iahSfqU_fVNHeJVN9TQDU

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_ORD 78
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_REQUIRES_ORDS \
	77,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux {285214464, 289408768, 293603072, 297797376, 822085376, 826279680, 310380288, 314574592, 16777216, 20971520, 46137344, 545259776, 25168896}
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_0 285214464
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_1 289408768
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_2 293603072
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_3 297797376
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_4 822085376
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_5 826279680
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_6_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_6 310380288
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_7_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_7 314574592
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_8_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_8 16777216
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_9_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_9 20971520
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_10_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_10 46137344
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_11_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_11 545259776
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_12_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_IDX_12 25168896
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 4) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 5) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 6) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 7) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 8) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 9) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 10) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 11) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 12)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 12)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 5, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 6, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 7, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 8, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 9, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 10, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 11, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 12, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, pinmux, 12, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_LEN 13
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_usdhc0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_usdhc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_PATH "/pinctrl/pinmux_usdhc0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FULL_NAME "pinmux_usdhc0"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FULL_NAME_UNQUOTED pinmux_usdhc0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FULL_NAME_TOKEN pinmux_usdhc0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FULL_NAME_UPPER_TOKEN PINMUX_USDHC0

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_NODELABEL(fn) fn(pinmux_usdhc0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_usdhc0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_CHILD_NUM 2
#define DT_N_S_pinctrl_S_pinmux_usdhc0_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_HASH aDj_eG_jdq_M8b5ovQYnHzP7Nx3gH9BzAf7GgoRcJpc

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_ORD 79
#define DT_N_S_pinctrl_S_pinmux_usdhc0_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_REQUIRES_ORDS \
	12,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_SUPPORTS_ORDS \
	80, \
	81, \
	187,

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_EXISTS 1
#define DT_N_NODELABEL_pinmux_usdhc0 DT_N_S_pinctrl_S_pinmux_usdhc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/pinmux_usdhc0/group0
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_PATH "/pinctrl/pinmux_usdhc0/group0"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FULL_NAME "group0"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/pinctrl/pinmux_usdhc0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_PARENT DT_N_S_pinctrl_S_pinmux_usdhc0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_HASH AFArqyPdwUW_CRMdnDlNoGcrKnLCUVelBhWpUPBzohI

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_ORD 80
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_REQUIRES_ORDS \
	79,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux {557843200, 549454592, 545260288, 566231808, 562037504}
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_0 557843200
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_1 549454592
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_2 545260288
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_3 566231808
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_IDX_4 562037504
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 1) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 2) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 3) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 4)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 4)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_LEN 5
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_bias_pull_up 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/pinmux_usdhc0/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_PATH "/pinctrl/pinmux_usdhc0/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/pinmux_usdhc0) identifier: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_PARENT DT_N_S_pinctrl_S_pinmux_usdhc0

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_HASH ibA0H27CmJ7WlY_I1oFPfE7fJISplyAVPIeXPI37M78

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_ORD 81
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_REQUIRES_ORDS \
	79,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux {553648896}
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_IDX_0 553648896
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, pinmux, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, pinmux, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_LEN 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength "low"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, drive_strength, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_LEN 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate "fast"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, slew_rate, 0)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_LEN 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_nxp_passive_filter 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_nxp_passive_filter_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_bias_pull_up 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_bias_pull_down 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_open_drain 0
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 82
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744, 16}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status "okay"
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timer_e000e010_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_timer_e000e010_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, status, 0)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_status_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/vref@111000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_vref_111000
 *
 * Binding (compatible = nxp,vref):
 *   $ZEPHYR_BASE/dts/bindings/regulator/nxp,vref.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_PATH "/soc/peripheral@50000000/vref@111000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FULL_NAME "vref@111000"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FULL_NAME_UNQUOTED vref@111000
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FULL_NAME_TOKEN vref_111000
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FULL_NAME_UPPER_TOKEN VREF_111000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_NODELABEL(fn) fn(vref)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_NODELABEL_VARGS(fn, ...) fn(vref, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_HASH aIjdFeDg1crh2IiwLh8wlpKcCh0CQ5LDd5d5VpLQLEY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_ORD 83
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_REQUIRES_ORDS \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_SUPPORTS_ORDS \
	84,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_EXISTS 1
#define DT_N_INST_0_nxp_vref DT_N_S_soc_S_peripheral_50000000_S_vref_111000
#define DT_N_NODELABEL_vref  DT_N_S_soc_S_peripheral_50000000_S_vref_111000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_REG_IDX_0_VAL_ADDRESS 1343295488
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_REG_IDX_0_VAL_SIZE 20
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_COMPAT_MATCHES_nxp_vref 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_COMPAT_MODEL_IDX_0 "vref"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg {1118208, 20}
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg_IDX_0 1118208
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg_IDX_1 20
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_buffer_startup_delay_us 400
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_buffer_startup_delay_us_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_bandgap_startup_time_us 20
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_bandgap_startup_time_us_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_current_compensation_en 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_nxp_current_compensation_en_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible {"nxp,vref"}
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_IDX_0 "nxp,vref"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_IDX_0_STRING_UNQUOTED nxp,vref
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_IDX_0_STRING_TOKEN nxp_vref
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_VREF
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name "mcxn94x-vref"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_STRING_UNQUOTED mcxn94x-vref
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_STRING_TOKEN mcxn94x_vref
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_STRING_UPPER_TOKEN MCXN94X_VREF
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_IDX_0 "mcxn94x-vref"
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, regulator_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, regulator_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_min_microvolt 1000000
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_min_microvolt_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_max_microvolt 2100000
#define DT_N_S_soc_S_peripheral_50000000_S_vref_111000_P_regulator_max_microvolt_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/adc@10d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_adc_10d000
 *
 * Binding (compatible = nxp,lpc-lpadc):
 *   $ZEPHYR_BASE/dts/bindings/adc/nxp,lpc-lpadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PATH "/soc/peripheral@50000000/adc@10d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FULL_NAME "adc@10d000"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FULL_NAME_UNQUOTED adc@10d000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FULL_NAME_TOKEN adc_10d000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FULL_NAME_UPPER_TOKEN ADC_10D000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_NODELABEL(fn) fn(lpadc0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpadc0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_HASH t_eYUNd_r6t25XqMZFtnY_QHMfR_KTten08iKuyc8wg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_ORD 84
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	67, \
	83,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_lpadc DT_N_S_soc_S_peripheral_50000000_S_adc_10d000
#define DT_N_NODELABEL_lpadc0     DT_N_S_soc_S_peripheral_50000000_S_adc_10d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_REG_IDX_0_VAL_ADDRESS 1343279104
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_COMPAT_MATCHES_nxp_lpc_lpadc 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_COMPAT_MODEL_IDX_0 "lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpadc0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg {1101824, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg_IDX_0 1101824
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts {45, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_voltage_ref 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_voltage_ref_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_voltage_ref_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_voltage_ref_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_voltage_ref_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_calibration_average 128
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_calibration_average_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_calibration_average_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_calibration_average_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_calibration_average_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_no_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_no_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_power_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_offset_value_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_offset_value_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_offset_value_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_offset_value_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_vref_111000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_IDX_0_VAL_vref_mv 1800
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_IDX_0_VAL_vref_mv_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, nxp_references, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, nxp_references, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, nxp_references, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, nxp_references, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_nxp_references_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible {"nxp,lpc-lpadc"}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_IDX_0 "nxp,lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_LPADC
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_IDX_0_VAL_name 3840
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpadc0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10d000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/adc@10e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_adc_10e000
 *
 * Binding (compatible = nxp,lpc-lpadc):
 *   $ZEPHYR_BASE/dts/bindings/adc/nxp,lpc-lpadc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_PATH "/soc/peripheral@50000000/adc@10e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FULL_NAME "adc@10e000"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FULL_NAME_UNQUOTED adc@10e000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FULL_NAME_TOKEN adc_10e000
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FULL_NAME_UPPER_TOKEN ADC_10E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_NODELABEL(fn) fn(lpadc1)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpadc1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_HASH KEWkk8GQSj1yt8BHANnIgbmgZCdx43LEYxnOXSSBqy4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_ORD 85
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_lpadc DT_N_S_soc_S_peripheral_50000000_S_adc_10e000
#define DT_N_NODELABEL_lpadc1     DT_N_S_soc_S_peripheral_50000000_S_adc_10e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_REG_IDX_0_VAL_ADDRESS 1343283200
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_VAL_irq 46
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_COMPAT_MATCHES_nxp_lpc_lpadc 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_COMPAT_MODEL_IDX_0 "lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg {1105920, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg_IDX_0 1105920
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts {46, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts_IDX_0 46
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_voltage_ref 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_voltage_ref_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_voltage_ref_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_voltage_ref_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_voltage_ref_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_calibration_average 128
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_calibration_average_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_calibration_average_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_calibration_average_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_calibration_average_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_no_power_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_no_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_power_level 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_power_level_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_power_level_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_offset_value_a 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_offset_value_a_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_offset_value_b 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_offset_value_b_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible {"nxp,lpc-lpadc"}
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_IDX_0 "nxp,lpc-lpadc"
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_lpadc
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_LPADC
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_IDX_0_VAL_name 3841
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_adc_10e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/can@d4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_can_d4000
 *
 * Binding (compatible = nxp,flexcan):
 *   $ZEPHYR_BASE/dts/bindings/can/nxp,flexcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PATH "/soc/peripheral@50000000/can@d4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FULL_NAME "can@d4000"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FULL_NAME_UNQUOTED can@d4000
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FULL_NAME_TOKEN can_d4000
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FULL_NAME_UPPER_TOKEN CAN_D4000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_NODELABEL(fn) fn(flexcan0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcan0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_HASH 980pQm5FsnkAu_43nXH6yxhWbv0eplU419RnOUrsGT4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_ORD 86
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_EXISTS 1
#define DT_N_INST_0_nxp_flexcan DT_N_S_soc_S_peripheral_50000000_S_can_d4000
#define DT_N_NODELABEL_flexcan0 DT_N_S_soc_S_peripheral_50000000_S_can_d4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_REG_IDX_0_VAL_ADDRESS 1343045632
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_REG_IDX_0_VAL_SIZE 16384
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NAME_common_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NAME_common_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NAME_common_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NAME_common_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_NAME_common_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_can_d4000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_COMPAT_MATCHES_nxp_flexcan 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_COMPAT_MODEL_IDX_0 "flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcan0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg {868352, 16384}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg_IDX_0 868352
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts {62, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_IDX_0_VAL_name 4096
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clk_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible {"nxp,flexcan"}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_IDX_0 "nxp,flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_IDX_0_STRING_TOKEN nxp_flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXCAN
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names {"common"}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_IDX_0 "common"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_IDX_0_STRING_UNQUOTED common
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_IDX_0_STRING_TOKEN common
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcan0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcan0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d4000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/can@d8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_can_d8000
 *
 * Binding (compatible = nxp,flexcan):
 *   $ZEPHYR_BASE/dts/bindings/can/nxp,flexcan.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_PATH "/soc/peripheral@50000000/can@d8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FULL_NAME "can@d8000"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FULL_NAME_UNQUOTED can@d8000
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FULL_NAME_TOKEN can_d8000
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FULL_NAME_UPPER_TOKEN CAN_D8000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_NODELABEL(fn) fn(flexcan1)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcan1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_HASH ec5ilmJf9XZ1maJ9cHOuSRw8gFYvwsnw1oqF9aPP_0Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_ORD 87
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_EXISTS 1
#define DT_N_INST_1_nxp_flexcan DT_N_S_soc_S_peripheral_50000000_S_can_d8000
#define DT_N_NODELABEL_flexcan1 DT_N_S_soc_S_peripheral_50000000_S_can_d8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_REG_IDX_0_VAL_ADDRESS 1343062016
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_REG_IDX_0_VAL_SIZE 16384
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NAME_common_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NAME_common_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NAME_common_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NAME_common_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_NAME_common_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_can_d8000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_COMPAT_MATCHES_nxp_flexcan 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_COMPAT_MODEL_IDX_0 "flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg {884736, 16384}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg_IDX_0 884736
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg_IDX_1 16384
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts {63, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_IDX_0_VAL_name 4097
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clk_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible {"nxp,flexcan"}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_IDX_0 "nxp,flexcan"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_IDX_0_STRING_TOKEN nxp_flexcan
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXCAN
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names {"common"}
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_IDX_0 "common"
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_IDX_0_STRING_UNQUOTED common
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_IDX_0_STRING_TOKEN common
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN COMMON
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_can_d8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_PATH "/soc/peripheral@50000000/ctimer@c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FULL_NAME "ctimer@c000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FULL_NAME_UNQUOTED ctimer@c000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FULL_NAME_TOKEN ctimer_c000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FULL_NAME_UPPER_TOKEN CTIMER_C000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_NODELABEL(fn) fn(ctimer0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_HASH 4XKecRrrMPnLxqZSjSbqvxNs44d4Q_wIemtkEMmA5Zg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_ORD 88
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000
#define DT_N_NODELABEL_ctimer0     DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_REG_IDX_0_VAL_ADDRESS 1342226432
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg {49152, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg_IDX_0 49152
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts {31, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_IDX_0_VAL_name 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@d000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_PATH "/soc/peripheral@50000000/ctimer@d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FULL_NAME "ctimer@d000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FULL_NAME_UNQUOTED ctimer@d000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FULL_NAME_TOKEN ctimer_d000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FULL_NAME_UPPER_TOKEN CTIMER_D000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_NODELABEL(fn) fn(ctimer1)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_HASH uE4ynlQ6OmJTtA_nOCobCGdwVyTNTcWL7fCNtFBZAz0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_ORD 89
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_EXISTS 1
#define DT_N_INST_1_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000
#define DT_N_NODELABEL_ctimer1     DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_REG_IDX_0_VAL_ADDRESS 1342230528
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg {53248, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg_IDX_0 53248
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts {32, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_IDX_0_VAL_name 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_PATH "/soc/peripheral@50000000/ctimer@e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FULL_NAME "ctimer@e000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FULL_NAME_UNQUOTED ctimer@e000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FULL_NAME_TOKEN ctimer_e000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FULL_NAME_UPPER_TOKEN CTIMER_E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_NODELABEL(fn) fn(ctimer2)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_HASH BE27XDHCc23AQYYFxcicKlkVbshvgEpoutj_mLvPn_0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_ORD 90
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_EXISTS 1
#define DT_N_INST_2_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000
#define DT_N_NODELABEL_ctimer2     DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_REG_IDX_0_VAL_ADDRESS 1342234624
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_VAL_irq 34
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg {57344, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg_IDX_0 57344
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts {34, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts_IDX_0 34
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_IDX_0_VAL_name 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@f000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_PATH "/soc/peripheral@50000000/ctimer@f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FULL_NAME "ctimer@f000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FULL_NAME_UNQUOTED ctimer@f000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FULL_NAME_TOKEN ctimer_f000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FULL_NAME_UPPER_TOKEN CTIMER_F000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_NODELABEL(fn) fn(ctimer3)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_HASH 8hFgqlMin6PP8a8eveitoFj7zgOKc70NtTHSjIsWw6w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_ORD 91
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_EXISTS 1
#define DT_N_INST_3_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000
#define DT_N_NODELABEL_ctimer3     DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_REG_IDX_0_VAL_ADDRESS 1342238720
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg {61440, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg_IDX_0 61440
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts {55, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_IDX_0_VAL_name 3
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ctimer@10000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000
 *
 * Binding (compatible = nxp,lpc-ctimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lpc-ctimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_PATH "/soc/peripheral@50000000/ctimer@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FULL_NAME "ctimer@10000"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FULL_NAME_UNQUOTED ctimer@10000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FULL_NAME_TOKEN ctimer_10000
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FULL_NAME_UPPER_TOKEN CTIMER_10000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_NODELABEL(fn) fn(ctimer4)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ctimer4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_HASH lObv0wrC9YhHpW9f2po2g7PggIdpi7ZymxsbCL9IMaI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_ORD 92
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_EXISTS 1
#define DT_N_INST_4_nxp_lpc_ctimer DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000
#define DT_N_NODELABEL_ctimer4     DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_REG_IDX_0_VAL_ADDRESS 1342242816
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_COMPAT_MATCHES_nxp_lpc_ctimer 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_COMPAT_MODEL_IDX_0 "lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg {65536, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts {56, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_input 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_input_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_prescale 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_prescale_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible {"nxp,lpc-ctimer"}
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_IDX_0 "nxp,lpc-ctimer"
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_ctimer
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_CTIMER
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_IDX_0_VAL_name 4
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dac@10f000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dac_10f000
 *
 * Binding (compatible = nxp,lpdac):
 *   $ZEPHYR_BASE/dts/bindings/dac/nxp,lpdac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PATH "/soc/peripheral@50000000/dac@10f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FULL_NAME "dac@10f000"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FULL_NAME_UNQUOTED dac@10f000
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FULL_NAME_TOKEN dac_10f000
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FULL_NAME_UPPER_TOKEN DAC_10F000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_NODELABEL(fn) fn(dac0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_HASH 32Ko3wfMVsWZ_vOsoWq5Wms_eCKkOMHfbeI0qfkRPT0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_ORD 93
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_REQUIRES_ORDS \
	5, \
	6, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_EXISTS 1
#define DT_N_INST_0_nxp_lpdac DT_N_S_soc_S_peripheral_50000000_S_dac_10f000
#define DT_N_NODELABEL_dac0   DT_N_S_soc_S_peripheral_50000000_S_dac_10f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_REG_IDX_0_VAL_ADDRESS 1343287296
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_VAL_irq 106
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_COMPAT_MATCHES_nxp_lpdac 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_COMPAT_MODEL_IDX_0 "lpdac"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_dac0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg {1110016, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg_IDX_0 1110016
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_voltage_reference 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_low_power_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible {"nxp,lpdac"}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_IDX_0 "nxp,lpdac"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpdac
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_IDX_0_STRING_TOKEN nxp_lpdac
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPDAC
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts {106, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts_IDX_0 106
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_dac0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_dac0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_10f000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dac@112000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dac_112000
 *
 * Binding (compatible = nxp,lpdac):
 *   $ZEPHYR_BASE/dts/bindings/dac/nxp,lpdac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_PATH "/soc/peripheral@50000000/dac@112000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FULL_NAME "dac@112000"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FULL_NAME_UNQUOTED dac@112000
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FULL_NAME_TOKEN dac_112000
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FULL_NAME_UPPER_TOKEN DAC_112000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_NODELABEL(fn) fn(dac1)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dac1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_HASH 04G_hWCqQ_g3aeUh1LxC74h2IkQ2EHNNhCll1ewMvsI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_ORD 94
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_EXISTS 1
#define DT_N_INST_1_nxp_lpdac DT_N_S_soc_S_peripheral_50000000_S_dac_112000
#define DT_N_NODELABEL_dac1   DT_N_S_soc_S_peripheral_50000000_S_dac_112000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_REG_IDX_0_VAL_ADDRESS 1343299584
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_VAL_irq 107
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_COMPAT_MATCHES_nxp_lpdac 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_COMPAT_MODEL_IDX_0 "lpdac"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg {1122304, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg_IDX_0 1122304
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_voltage_reference 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_voltage_reference_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_low_power_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_low_power_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible {"nxp,lpdac"}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_IDX_0 "nxp,lpdac"
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpdac
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_IDX_0_STRING_TOKEN nxp_lpdac
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPDAC
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts {107, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts_IDX_0 107
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dac_112000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/dma-controller@a0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000
 *
 * Binding (compatible = nxp,mcux-edma):
 *   $ZEPHYR_BASE/dts/bindings/dma/nxp,mcux-edma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_PATH "/soc/peripheral@50000000/dma-controller@a0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FULL_NAME "dma-controller@a0000"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FULL_NAME_UNQUOTED dma-controller@a0000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FULL_NAME_TOKEN dma_controller_a0000
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FULL_NAME_UPPER_TOKEN DMA_CONTROLLER_A0000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_NODELABEL(fn) fn(edma1)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(edma1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_HASH VvrWI6okILQbnwIAjFQ7Cqkj1yWn6WXaYo1Pf7vv6JM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_ORD 95
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_EXISTS 1
#define DT_N_INST_1_nxp_mcux_edma DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000
#define DT_N_NODELABEL_edma1      DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_REG_IDX_0_VAL_ADDRESS 1342832640
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_NUM 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_VAL_irq 77
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_VAL_irq 78
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_VAL_irq 79
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_VAL_irq 80
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_VAL_irq 81
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_4_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_VAL_irq 82
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_5_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_VAL_irq 83
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_6_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_VAL_irq 84
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_7_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_VAL_irq 85
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_8_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_VAL_irq 86
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_9_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_VAL_irq 87
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_10_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_VAL_irq 88
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_11_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_VAL_irq 89
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_12_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_VAL_irq 90
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_13_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_VAL_irq 91
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_14_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_VAL_irq 92
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_IDX_15_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_COMPAT_MATCHES_nxp_mcux_edma 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_COMPAT_MODEL_IDX_0 "mcux-edma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg {655360, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg_IDX_0 655360
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts {77, 0, 78, 0, 79, 0, 80, 0, 81, 0, 82, 0, 83, 0, 84, 0, 85, 0, 86, 0, 87, 0, 88, 0, 89, 0, 90, 0, 91, 0, 92, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_0 77
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_2 78
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_4 79
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_6 80
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_8 81
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_10 82
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_12 83
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_14 84
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_16_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_16 85
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_17_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_17 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_18_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_18 86
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_19_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_19 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_20_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_20 87
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_21_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_21 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_22_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_22 88
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_23_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_23 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_24_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_24 89
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_25_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_25 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_26_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_26 90
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_27_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_27 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_28_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_28 91
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_29_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_29 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_30_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_30 92
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_31_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_IDX_31 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dma_channels 16
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dma_requests 120
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dma_requests_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dmamux_reg_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_dmamux_reg_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_mem2mem 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_mem2mem_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_a_on 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_a_on_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_irq_shared_offset 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_irq_shared_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_no_error_irq 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_no_error_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_version 4
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_version_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_version_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_version_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_nxp_version_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible {"nxp,mcux-edma"}
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_IDX_0 "nxp,mcux-edma"
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-edma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_edma
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_EDMA
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@42000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_PATH "/soc/peripheral@50000000/pinmux@42000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FULL_NAME "pinmux@42000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FULL_NAME_UNQUOTED pinmux@42000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FULL_NAME_TOKEN pinmux_42000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FULL_NAME_UPPER_TOKEN PINMUX_42000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_NODELABEL(fn) fn(portf)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portf, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_HASH lfbLgk5qdYce775rr9SRxBmsLH_83hK8hc2f4YVNQrw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_ORD 96
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_SUPPORTS_ORDS \
	97,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_EXISTS 1
#define DT_N_INST_5_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000
#define DT_N_NODELABEL_portf        DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_REG_IDX_0_VAL_ADDRESS 1342447616
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg {270336, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg_IDX_0 270336
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_IDX_0_VAL_name 3077
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@40000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_40000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_PATH "/soc/peripheral@50000000/gpio@40000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FULL_NAME "gpio@40000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FULL_NAME_UNQUOTED gpio@40000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FULL_NAME_TOKEN gpio_40000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FULL_NAME_UPPER_TOKEN GPIO_40000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_NODELABEL(fn) fn(gpio5)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_HASH ojZyVetrQS18yeZm7qvk4MEggPRERmEqz9eJ7lQWlto

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_ORD 97
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_REQUIRES_ORDS \
	5, \
	6, \
	96,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_EXISTS 1
#define DT_N_INST_5_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_40000
#define DT_N_NODELABEL_gpio5         DT_N_S_soc_S_peripheral_50000000_S_gpio_40000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_REG_IDX_0_VAL_ADDRESS 1342439424
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_VAL_irq 27
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_VAL_irq 28
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg {262144, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg_IDX_0 262144
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts {27, 0, 28, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_0 27
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_2 28
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_40000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@119000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_PATH "/soc/peripheral@50000000/pinmux@119000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FULL_NAME "pinmux@119000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FULL_NAME_UNQUOTED pinmux@119000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FULL_NAME_TOKEN pinmux_119000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FULL_NAME_UPPER_TOKEN PINMUX_119000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_NODELABEL(fn) fn(portd)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portd, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_HASH F9GwFF2GveI1i528eCuDXtsve9DaCwiJHshdEsvfCt4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_ORD 98
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_SUPPORTS_ORDS \
	99,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_EXISTS 1
#define DT_N_INST_3_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000
#define DT_N_NODELABEL_portd        DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_REG_IDX_0_VAL_ADDRESS 1343328256
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg {1150976, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg_IDX_0 1150976
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_IDX_0_VAL_name 3075
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@9c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_PATH "/soc/peripheral@50000000/gpio@9c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FULL_NAME "gpio@9c000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FULL_NAME_UNQUOTED gpio@9c000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FULL_NAME_TOKEN gpio_9c000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FULL_NAME_UPPER_TOKEN GPIO_9C000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_NODELABEL(fn) fn(gpio3)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_HASH cii3RZgVoL_zF8WUrq2wPdTtSzxr_AKtO87Vq6tbfEI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_ORD 99
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_REQUIRES_ORDS \
	5, \
	6, \
	98,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_EXISTS 1
#define DT_N_INST_4_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000
#define DT_N_NODELABEL_gpio3         DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_REG_IDX_0_VAL_ADDRESS 1342816256
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_VAL_irq 23
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_VAL_irq 24
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg {638976, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg_IDX_0 638976
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts {23, 0, 24, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_0 23
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_2 24
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@21000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_21000
 *
 * Binding (compatible = nxp,mcux-i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/nxp,mcux-i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_PATH "/soc/peripheral@50000000/i3c@21000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FULL_NAME "i3c@21000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FULL_NAME_UNQUOTED i3c@21000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FULL_NAME_TOKEN i3c_21000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FULL_NAME_UPPER_TOKEN I3C_21000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_NODELABEL(fn) fn(i3c0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_HASH FzVgrZ5_FTDvqKFqQ3oIEhKm1a61AA513UJ_L9nkl_Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_ORD 100
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_EXISTS 1
#define DT_N_INST_1_nxp_mcux_i3c DT_N_S_soc_S_peripheral_50000000_S_i3c_21000
#define DT_N_NODELABEL_i3c0      DT_N_S_soc_S_peripheral_50000000_S_i3c_21000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_REG_IDX_0_VAL_ADDRESS 1342312448
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_VAL_irq 95
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_COMPAT_MATCHES_nxp_mcux_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_COMPAT_MODEL_IDX_0 "mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg {135168, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg_IDX_0 135168
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts {95, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts_IDX_0 95
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider 6
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider_tc 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider_tc_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider_slow 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clk_divider_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_disable_open_drain_high_pp 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_disable_open_drain_high_pp_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible {"nxp,mcux-i3c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_IDX_0 "nxp,mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I3C
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_IDX_0_VAL_name 1536
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_21000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/i3c@22000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_i3c_22000
 *
 * Binding (compatible = nxp,mcux-i3c):
 *   $ZEPHYR_BASE/dts/bindings/i3c/nxp,mcux-i3c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PATH "/soc/peripheral@50000000/i3c@22000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FULL_NAME "i3c@22000"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FULL_NAME_UNQUOTED i3c@22000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FULL_NAME_TOKEN i3c_22000
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FULL_NAME_UPPER_TOKEN I3C_22000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_NODELABEL(fn) fn(i3c1)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i3c1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_HASH YO1A5kXLsltUV7DK_6UtOIpK4_6XozYYbRHgITzWoBw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_ORD 101
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	64,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_i3c DT_N_S_soc_S_peripheral_50000000_S_i3c_22000
#define DT_N_NODELABEL_i3c1      DT_N_S_soc_S_peripheral_50000000_S_i3c_22000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_REG_IDX_0_VAL_ADDRESS 1342316544
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_VAL_irq 96
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_COMPAT_MATCHES_nxp_mcux_i3c 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_COMPAT_MODEL_IDX_0 "mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_i3c1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg {139264, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg_IDX_0 139264
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts {96, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts_IDX_0 96
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider 6
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider_tc 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider_tc_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider_slow 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clk_divider_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_disable_open_drain_high_pp 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_disable_open_drain_high_pp_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible {"nxp,mcux-i3c"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_IDX_0 "nxp,mcux-i3c"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i3c
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I3C
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_IDX_0_VAL_name 1537
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_i3c1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_i3c1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_i3c_22000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lpcmp@51000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000
 *
 * Binding (compatible = nxp,lpcmp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nxp,lpcmp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PATH "/soc/peripheral@50000000/lpcmp@51000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FULL_NAME "lpcmp@51000"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FULL_NAME_UNQUOTED lpcmp@51000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FULL_NAME_TOKEN lpcmp_51000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FULL_NAME_UPPER_TOKEN LPCMP_51000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_NODELABEL(fn) fn(lpcmp0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpcmp0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_HASH udqJn5XC9Tdz9g4EnRX_mEVEtQ3xzsnb0tmfskbN_YQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_ORD 102
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_REQUIRES_ORDS \
	5, \
	6, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_EXISTS 1
#define DT_N_INST_0_nxp_lpcmp DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000
#define DT_N_NODELABEL_lpcmp0 DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_REG_IDX_0_VAL_ADDRESS 1342509056
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_VAL_irq 109
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_COMPAT_MATCHES_nxp_lpcmp 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_COMPAT_MODEL_IDX_0 "lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpcmp0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts {109, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts_IDX_0 109
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg {331776, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg_IDX_0 331776
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_enable_output_pin 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_enable_output_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_use_unfiltered_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_use_unfiltered_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_enable_output_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_enable_output_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_hysteresis_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_hysteresis_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_hysteresis_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_hysteresis_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_hysteresis_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_STRING_UNQUOTED low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_STRING_TOKEN low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_IDX_0 "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_STRING_UNQUOTED Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_STRING_TOKEN Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_STRING_UPPER_TOKEN RESERVED
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_IDX_0 "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_IDX_0_ENUM_VAL_Reserved_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_function_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible {"nxp,lpcmp"}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_IDX_0 "nxp,lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_IDX_0_STRING_TOKEN nxp_lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPCMP
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_lpcmp0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_lpcmp0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lpcmp@52000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000
 *
 * Binding (compatible = nxp,lpcmp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nxp,lpcmp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_PATH "/soc/peripheral@50000000/lpcmp@52000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FULL_NAME "lpcmp@52000"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FULL_NAME_UNQUOTED lpcmp@52000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FULL_NAME_TOKEN lpcmp_52000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FULL_NAME_UPPER_TOKEN LPCMP_52000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_NODELABEL(fn) fn(lpcmp1)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpcmp1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_HASH 1pmDsyZqXA8LbcCymWT1nn4WJfwt_pBFaQPYWHCrK6w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_ORD 103
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_EXISTS 1
#define DT_N_INST_1_nxp_lpcmp DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000
#define DT_N_NODELABEL_lpcmp1 DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_REG_IDX_0_VAL_ADDRESS 1342513152
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_VAL_irq 110
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_COMPAT_MATCHES_nxp_lpcmp 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_COMPAT_MODEL_IDX_0 "lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts {110, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts_IDX_0 110
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg {335872, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg_IDX_0 335872
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_enable_output_pin 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_enable_output_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_use_unfiltered_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_use_unfiltered_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_enable_output_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_enable_output_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_hysteresis_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_hysteresis_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_hysteresis_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_hysteresis_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_hysteresis_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_STRING_UNQUOTED low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_STRING_TOKEN low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_IDX_0 "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_STRING_UNQUOTED Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_STRING_TOKEN Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_STRING_UPPER_TOKEN RESERVED
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_IDX_0 "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_IDX_0_ENUM_VAL_Reserved_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_function_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible {"nxp,lpcmp"}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_IDX_0 "nxp,lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_IDX_0_STRING_TOKEN nxp_lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPCMP
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lpcmp@53000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000
 *
 * Binding (compatible = nxp,lpcmp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nxp,lpcmp.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_PATH "/soc/peripheral@50000000/lpcmp@53000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FULL_NAME "lpcmp@53000"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FULL_NAME_UNQUOTED lpcmp@53000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FULL_NAME_TOKEN lpcmp_53000
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FULL_NAME_UPPER_TOKEN LPCMP_53000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_NODELABEL(fn) fn(lpcmp2)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lpcmp2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_HASH ZLJznVxIgaeNoYfQCs_1gEly26qph_k8WP7BJvdDUiw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_ORD 104
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_EXISTS 1
#define DT_N_INST_2_nxp_lpcmp DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000
#define DT_N_NODELABEL_lpcmp2 DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_REG_IDX_0_VAL_ADDRESS 1342517248
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_VAL_irq 111
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_COMPAT_MATCHES_nxp_lpcmp 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_COMPAT_MODEL_IDX_0 "lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts {111, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts_IDX_0 111
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg {339968, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg_IDX_0 339968
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_enable_output_pin 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_enable_output_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_use_unfiltered_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_use_unfiltered_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_enable_output_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_enable_output_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_hysteresis_level 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_hysteresis_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_hysteresis_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_hysteresis_level_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_hysteresis_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_STRING_UNQUOTED low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_STRING_TOKEN low
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_IDX_0 "low"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, power_level, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, power_level, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_power_level_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_STRING_UNQUOTED Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_STRING_TOKEN Reserved
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_STRING_UPPER_TOKEN RESERVED
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_IDX_0 "Reserved"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_IDX_0_ENUM_VAL_Reserved_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, function_clock, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, function_clock, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_function_clock_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible {"nxp,lpcmp"}
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_IDX_0 "nxp,lpcmp"
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_IDX_0_STRING_TOKEN nxp_lpcmp
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPCMP
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lptmr@4a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000
 *
 * Binding (compatible = nxp,lptmr):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lptmr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_PATH "/soc/peripheral@50000000/lptmr@4a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FULL_NAME "lptmr@4a000"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FULL_NAME_UNQUOTED lptmr@4a000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FULL_NAME_TOKEN lptmr_4a000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FULL_NAME_UPPER_TOKEN LPTMR_4A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_NODELABEL(fn) fn(lptmr0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptmr0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_HASH sNgU_ZpSm97WASmMWGYoL_dOfUoutRBSJDmDmgELn6w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_ORD 105
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_EXISTS 1
#define DT_N_INST_0_nxp_lptmr DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000
#define DT_N_NODELABEL_lptmr0 DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_REG_IDX_0_VAL_ADDRESS 1342480384
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_VAL_irq 143
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_COMPAT_MATCHES_nxp_lptmr 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_COMPAT_MODEL_IDX_0 "lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg {303104, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg_IDX_0 303104
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clock_frequency 16000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clk_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clk_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clk_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_resolution 32
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_resolution_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescale_glitch_filter 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescale_glitch_filter_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescale_glitch_filter_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescale_glitch_filter_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_prescale_glitch_filter_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_timer_mode_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_timer_mode_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_timer_mode_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_timer_mode_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_timer_mode_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts {143, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts_IDX_0 143
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible {"nxp,lptmr"}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_IDX_0 "nxp,lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_IDX_0_STRING_TOKEN nxp_lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPTMR
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/lptmr@4b000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000
 *
 * Binding (compatible = nxp,lptmr):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,lptmr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_PATH "/soc/peripheral@50000000/lptmr@4b000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FULL_NAME "lptmr@4b000"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FULL_NAME_UNQUOTED lptmr@4b000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FULL_NAME_TOKEN lptmr_4b000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FULL_NAME_UPPER_TOKEN LPTMR_4B000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_NODELABEL(fn) fn(lptmr1)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptmr1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_HASH XooCZ9CM52YDJsv38ZVMu49AJvbez5vRRpjPntm3dvc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_ORD 106
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_EXISTS 1
#define DT_N_INST_1_nxp_lptmr DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000
#define DT_N_NODELABEL_lptmr1 DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_REG_IDX_0_VAL_ADDRESS 1342484480
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_VAL_irq 144
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_COMPAT_MATCHES_nxp_lptmr 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_COMPAT_MODEL_IDX_0 "lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg {307200, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg_IDX_0 307200
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clock_frequency 16000
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clk_source 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clk_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clk_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clk_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_clk_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_resolution 32
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_resolution_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescale_glitch_filter 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescale_glitch_filter_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescale_glitch_filter_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescale_glitch_filter_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_prescale_glitch_filter_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_timer_mode_sel 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_timer_mode_sel_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_timer_mode_sel_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_timer_mode_sel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_timer_mode_sel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts {144, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts_IDX_0 144
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible {"nxp,lptmr"}
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_IDX_0 "nxp,lptmr"
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_IDX_0_STRING_TOKEN nxp_lptmr
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPTMR
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mbox@b2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000
 *
 * Binding (compatible = nxp,mbox-mailbox):
 *   $ZEPHYR_BASE/dts/bindings/mbox/nxp,mbox-mailbox.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_PATH "/soc/peripheral@50000000/mbox@b2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FULL_NAME "mbox@b2000"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FULL_NAME_UNQUOTED mbox@b2000
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FULL_NAME_TOKEN mbox_b2000
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FULL_NAME_UPPER_TOKEN MBOX_B2000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_NODELABEL(fn) fn(mbox)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mbox, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_HASH aB5KPoI9dyk8XTqJTl5GIWA0cfppSy3eQkbxvUs7wN4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_ORD 107
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_EXISTS 1
#define DT_N_INST_0_nxp_mbox_mailbox DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000
#define DT_N_NODELABEL_mbox          DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_REG_IDX_0_VAL_ADDRESS 1342906368
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_REG_IDX_0_VAL_SIZE 236
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_COMPAT_MATCHES_nxp_mbox_mailbox 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_COMPAT_MODEL_IDX_0 "mbox-mailbox"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts {54, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_rx_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_rx_channels_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_rx_channels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_rx_channels_IDX_0_ENUM_VAL_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_rx_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible {"nxp,mbox-mailbox"}
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_IDX_0 "nxp,mbox-mailbox"
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mbox-mailbox
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_IDX_0_STRING_TOKEN nxp_mbox_mailbox
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MBOX_MAILBOX
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg {729088, 236}
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg_IDX_0 729088
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg_IDX_1 236
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pwm@91000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pwm_91000
 *
 * Binding (compatible = nxp,sctimer-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,sctimer-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PATH "/soc/peripheral@50000000/pwm@91000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FULL_NAME "pwm@91000"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FULL_NAME_UNQUOTED pwm@91000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FULL_NAME_TOKEN pwm_91000
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FULL_NAME_UPPER_TOKEN PWM_91000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_NODELABEL(fn) fn(sc_timer)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sc_timer, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_HASH pE7TYnqcJjDoZ3vCfzJLChA6_TD3Si08m3BV4eQi04w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_ORD 108
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	75,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_EXISTS 1
#define DT_N_ALIAS_pwm_1            DT_N_S_soc_S_peripheral_50000000_S_pwm_91000
#define DT_N_INST_0_nxp_sctimer_pwm DT_N_S_soc_S_peripheral_50000000_S_pwm_91000
#define DT_N_NODELABEL_sc_timer     DT_N_S_soc_S_peripheral_50000000_S_pwm_91000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_REG_IDX_0_VAL_ADDRESS 1342771200
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_COMPAT_MATCHES_nxp_sctimer_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_COMPAT_MODEL_IDX_0 "sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sctimer

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sctimer
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible {"nxp,sctimer-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_IDX_0 "nxp,sctimer-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_IDX_0_STRING_UNQUOTED nxp,sctimer-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_IDX_0_STRING_TOKEN nxp_sctimer_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SCTIMER_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg {593920, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg_IDX_0 593920
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts {33, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_IDX_0_VAL_name 2304
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pwm_91000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/rtc@4c000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000
 *
 * Binding (compatible = nxp,irtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nxp,irtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_PATH "/soc/peripheral@50000000/rtc@4c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FULL_NAME "rtc@4c000"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FULL_NAME_UNQUOTED rtc@4c000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FULL_NAME_TOKEN rtc_4c000
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FULL_NAME_UPPER_TOKEN RTC_4C000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_NODELABEL(fn) fn(rtc)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_HASH 4NGWTSDIcMOs3e67QtyC_YkbRoMpvnst1DREdmWXu5I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_ORD 109
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_EXISTS 1
#define DT_N_ALIAS_rtc       DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000
#define DT_N_INST_0_nxp_irtc DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000
#define DT_N_NODELABEL_rtc   DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_REG_IDX_0_VAL_ADDRESS 1342488576
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_COMPAT_MATCHES_nxp_irtc 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_COMPAT_MODEL_IDX_0 "irtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg {311296, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg_IDX_0 311296
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_src 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_src_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_src_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_src_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_src_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_output_clk_en 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_output_clk_en_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_output_clk_en_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_output_clk_en_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_output_clk_en_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_frequency 16384
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts {52, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_prescaler 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible {"nxp,irtc"}
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_IDX_0 "nxp,irtc"
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_IDX_0_STRING_UNQUOTED nxp,irtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_IDX_0_STRING_TOKEN nxp_irtc
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IRTC
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_alarms_count 1
#define DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000_P_alarms_count_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/sai@106000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_sai_106000
 *
 * Binding (compatible = nxp,mcux-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/nxp,mcux-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PATH "/soc/peripheral@50000000/sai@106000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FULL_NAME "sai@106000"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FULL_NAME_UNQUOTED sai@106000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FULL_NAME_TOKEN sai_106000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FULL_NAME_UPPER_TOKEN SAI_106000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_NODELABEL(fn) fn(sai0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_HASH tvOBK4pCr13RmAK_NcRBCkkU8gSeb_rC7maLvlinqEY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_ORD 110
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	14, \
	71, \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_EXISTS 1
#define DT_N_INST_0_nxp_mcux_i2s DT_N_S_soc_S_peripheral_50000000_S_sai_106000
#define DT_N_NODELABEL_sai0      DT_N_S_soc_S_peripheral_50000000_S_sai_106000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_REG_IDX_0_VAL_ADDRESS 1343250432
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_VAL_irq 59
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_COMPAT_MATCHES_nxp_mcux_i2s 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_COMPAT_MODEL_IDX_0 "mcux-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sai0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg {1073152, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg_IDX_0 1073152
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts {59, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts_IDX_0 59
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_dma_channel 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_dma_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_rx_dma_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_rx_dma_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_sync_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_sync_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_rx_sync_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_rx_sync_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_sai_106000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_VAL_offset 256
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_VAL_mask 1073741824
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_IDX_0_VAL_mask_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinmuxes, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinmuxes, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinmuxes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinmuxes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinmuxes_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_nxp_tx_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible {"nxp,mcux-i2s"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_IDX_0 "nxp,mcux-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i2s
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I2S
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_IDX_0_VAL_name 5632
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_source 99
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_source 100
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_sai0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sai0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_106000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/sai@107000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_sai_107000
 *
 * Binding (compatible = nxp,mcux-i2s):
 *   $ZEPHYR_BASE/dts/bindings/i2s/nxp,mcux-i2s.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PATH "/soc/peripheral@50000000/sai@107000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FULL_NAME "sai@107000"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FULL_NAME_UNQUOTED sai@107000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FULL_NAME_TOKEN sai_107000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FULL_NAME_UPPER_TOKEN SAI_107000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_NODELABEL(fn) fn(sai1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_HASH 1ZfOS4d3Z0wSxHXmepaq7PyqbXEdcri3IfuAizC1Eok

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_ORD 111
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	14, \
	73, \
	111,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_EXISTS 1
#define DT_N_INST_1_nxp_mcux_i2s DT_N_S_soc_S_peripheral_50000000_S_sai_107000
#define DT_N_NODELABEL_sai1      DT_N_S_soc_S_peripheral_50000000_S_sai_107000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_REG_IDX_0_VAL_ADDRESS 1343254528
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_VAL_irq 60
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_COMPAT_MATCHES_nxp_mcux_i2s 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_COMPAT_MODEL_IDX_0 "mcux-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sai1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg {1077248, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg_IDX_0 1077248
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts {60, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts_IDX_0 60
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_dma_channel 2
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_dma_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_rx_dma_channel 3
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_rx_dma_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_sync_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_sync_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_rx_sync_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_rx_sync_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_sai_107000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_VAL_offset 256
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_VAL_mask 1073741824
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_IDX_0_VAL_mask_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinmuxes, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinmuxes, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinmuxes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinmuxes, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinmuxes_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_nxp_tx_channel_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible {"nxp,mcux-i2s"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_IDX_0 "nxp,mcux-i2s"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mcux-i2s
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_IDX_0_STRING_TOKEN nxp_mcux_i2s
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MCUX_I2S
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_IDX_0_VAL_name 5633
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_source 101
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_source 102
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_sai1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_sai1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_sai_107000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/timers@49000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_timers_49000
 *
 * Binding (compatible = nxp,os-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nxp,os-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_PATH "/soc/peripheral@50000000/timers@49000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FULL_NAME "timers@49000"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FULL_NAME_UNQUOTED timers@49000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FULL_NAME_TOKEN timers_49000
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FULL_NAME_UPPER_TOKEN TIMERS_49000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_NODELABEL(fn) fn(os_timer)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_NODELABEL_VARGS(fn, ...) fn(os_timer, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_HASH fezPQp3y1R79_o6yJunjHJ1Ght62qsPRTXjsZUw8h8g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_ORD 112
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_EXISTS 1
#define DT_N_INST_0_nxp_os_timer DT_N_S_soc_S_peripheral_50000000_S_timers_49000
#define DT_N_NODELABEL_os_timer  DT_N_S_soc_S_peripheral_50000000_S_timers_49000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_REG_IDX_0_VAL_ADDRESS 1342476288
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_COMPAT_MATCHES_nxp_os_timer 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_COMPAT_MODEL_IDX_0 "os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg {299008, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg_IDX_0 299008
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts {57, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible {"nxp,os-timer"}
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_IDX_0 "nxp,os-timer"
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_IDX_0_STRING_UNQUOTED nxp,os-timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_IDX_0_STRING_TOKEN nxp_os_timer
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_OS_TIMER
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_timers_49000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usbd@dd000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000
 *
 * Binding (compatible = nxp,kinetis-usbd):
 *   $ZEPHYR_BASE/dts/bindings/usb/nxp,kinetis-usbd.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_PATH "/soc/peripheral@50000000/usbd@dd000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FULL_NAME "usbd@dd000"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FULL_NAME_UNQUOTED usbd@dd000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FULL_NAME_TOKEN usbd_dd000
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FULL_NAME_UPPER_TOKEN USBD_DD000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_NODELABEL(fn) fn(usb0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usb0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_HASH vajOsa1ufj05_bnGJI_eXWYfN5wZ5F8X989EMRl9S6k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_ORD 113
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_EXISTS 1
#define DT_N_INST_0_nxp_kinetis_usbd DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000
#define DT_N_NODELABEL_usb0          DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_REG_IDX_0_VAL_ADDRESS 1343082496
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NAME_usbfs0_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NAME_usbfs0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NAME_usbfs0_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NAME_usbfs0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_NAME_usbfs0_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_COMPAT_MATCHES_nxp_kinetis_usbd 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_COMPAT_MODEL_IDX_0 "kinetis-usbd"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg {905216, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg_IDX_0 905216
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts {50, 1}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_no_voltage_regulator 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_no_voltage_regulator_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_num_bidir_endpoints 16
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible {"nxp,kinetis-usbd"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_IDX_0 "nxp,kinetis-usbd"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-usbd
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_usbd
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_USBD
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names {"usbfs0"}
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_IDX_0 "usbfs0"
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_IDX_0_STRING_UNQUOTED usbfs0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_IDX_0_STRING_TOKEN usbfs0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USBFS0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, interrupt_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/watchdog@16000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000
 *
 * Binding (compatible = nxp,lpc-wwdt):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nxp,lpc-wwdt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_PATH "/soc/peripheral@50000000/watchdog@16000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FULL_NAME "watchdog@16000"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FULL_NAME_UNQUOTED watchdog@16000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FULL_NAME_TOKEN watchdog_16000
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FULL_NAME_UPPER_TOKEN WATCHDOG_16000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_NODELABEL(fn) fn(wwdt0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wwdt0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_HASH i_pFC4mtL4YB0j1hg8KTc_FDo9FDbV4zj1_YjrW67pU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_ORD 114
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_EXISTS 1
#define DT_N_ALIAS_watchdog0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000
#define DT_N_INST_0_nxp_lpc_wwdt DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000
#define DT_N_NODELABEL_wwdt0     DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_REG_IDX_0_VAL_ADDRESS 1342267392
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_VAL_irq 152
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_COMPAT_MATCHES_nxp_lpc_wwdt 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_COMPAT_MODEL_IDX_0 "lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg {90112, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg_IDX_0 90112
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts {152, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts_IDX_0 152
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_clk_divider 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_clk_divider_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible {"nxp,lpc-wwdt"}
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_IDX_0 "nxp,lpc-wwdt"
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_wwdt
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_WWDT
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ethernet@40100000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000
 *
 * Binding (compatible = nxp,enet-qos):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/nxp,enet-qos.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PATH "/soc/peripheral@50000000/ethernet@40100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FULL_NAME "ethernet@40100000"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FULL_NAME_UNQUOTED ethernet@40100000
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FULL_NAME_TOKEN ethernet_40100000
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FULL_NAME_UPPER_TOKEN ETHERNET_40100000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_NODELABEL(fn) fn(enet)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_HASH JutexHGp9vUcuERAdYjHMyBj5bFxp1qjmLjTRJ8ulTk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_ORD 115
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_REQUIRES_ORDS \
	6, \
	7, \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_SUPPORTS_ORDS \
	116, \
	118,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_EXISTS 1
#define DT_N_INST_0_nxp_enet_qos DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000
#define DT_N_NODELABEL_enet      DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_REG_IDX_0_VAL_ADDRESS 1074790400
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_REG_IDX_0_VAL_SIZE 4608
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_COMPAT_MATCHES_nxp_enet_qos 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_COMPAT_MODEL_IDX_0 "enet-qos"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet_qos

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg {1074790400, 4608}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg_IDX_0 1074790400
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg_IDX_1 4608
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_IDX_0_VAL_name 3328
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_enet_qos
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_enet_qos
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible {"nxp,enet-qos"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_IDX_0 "nxp,enet-qos"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-qos
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_IDX_0_STRING_TOKEN nxp_enet_qos
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_QOS
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ethernet@40100000/mdio
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio
 *
 * Binding (compatible = nxp,enet-qos-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/nxp,enet-qos-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_PATH "/soc/peripheral@50000000/ethernet@40100000/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc/peripheral@50000000/ethernet@40100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_PARENT DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_NODELABEL(fn) fn(enet_mdio)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_HASH 3be6EEtQMqHZD4Dxf_J5ZtSI5K9EMb8zRz9vY3R_AKU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_ORD 116
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_REQUIRES_ORDS \
	115,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_SUPPORTS_ORDS \
	117,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_EXISTS 1
#define DT_N_INST_0_nxp_enet_qos_mdio DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio
#define DT_N_NODELABEL_enet_mdio      DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_COMPAT_MATCHES_nxp_enet_qos_mdio 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_COMPAT_MODEL_IDX_0 "enet-qos-mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible {"nxp,enet-qos-mdio"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_IDX_0 "nxp,enet-qos-mdio"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-qos-mdio
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_IDX_0_STRING_TOKEN nxp_enet_qos_mdio
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_QOS_MDIO
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ethernet@40100000/mdio/ethernet-phy@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0
 *
 * Binding (compatible = ethernet-phy):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/ethernet-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_PATH "/soc/peripheral@50000000/ethernet@40100000/mdio/ethernet-phy@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FULL_NAME "ethernet-phy@0"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FULL_NAME_UNQUOTED ethernet-phy@0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FULL_NAME_TOKEN ethernet_phy_0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FULL_NAME_UPPER_TOKEN ETHERNET_PHY_0

/* Node parent (/soc/peripheral@50000000/ethernet@40100000/mdio) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_NODELABEL(fn) fn(phy)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_HASH Id_8ooujB246sSSFdbwI8a9SshGobPL0gvIavx6xiFA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_ORD 117
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_REQUIRES_ORDS \
	116,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_SUPPORTS_ORDS \
	118,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_EXISTS 1
#define DT_N_INST_0_ethernet_phy DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0
#define DT_N_NODELABEL_phy       DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0

/* Bus info (controller: '/soc/peripheral@50000000/ethernet@40100000/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_BUS_mdio 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_BUS DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_COMPAT_MATCHES_ethernet_phy 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_reg {0}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_no_reset 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible {"ethernet-phy"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0 "ethernet-phy"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_UNQUOTED ethernet-phy
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_TOKEN ethernet_phy
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ETHERNET_PHY
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/ethernet@40100000/ethernet
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet
 *
 * Binding (compatible = nxp,enet-qos-mac):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/nxp,enet-qos-mac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_PATH "/soc/peripheral@50000000/ethernet@40100000/ethernet"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FULL_NAME "ethernet"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FULL_NAME_UNQUOTED ethernet
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FULL_NAME_TOKEN ethernet
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FULL_NAME_UPPER_TOKEN ETHERNET

/* Node parent (/soc/peripheral@50000000/ethernet@40100000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_PARENT DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_NODELABEL(fn) fn(enet_mac)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_NODELABEL_VARGS(fn, ...) fn(enet_mac, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_HASH mf5g1mO7SXvU0OgAG_3DevSeflWi9v002cMcfy2znc8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_ORD 118
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_REQUIRES_ORDS \
	5, \
	115, \
	117,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_EXISTS 1
#define DT_N_INST_0_nxp_enet_qos_mac DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet
#define DT_N_NODELABEL_enet_mac      DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_irq 139
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_irq 140
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_irq 141
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_mac_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_mac_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_mac_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_mac_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_mac_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_power_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_power_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_power_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_power_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_power_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_lpi_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_lpi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_lpi_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_lpi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_NAME_lpi_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_COMPAT_MATCHES_nxp_enet_qos_mac 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_COMPAT_MODEL_IDX_0 "enet-qos-mac"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts {139, 0, 140, 0, 141, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_0 139
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_2 140
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_4 141
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names {"mac", "power", "lpi"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_0 "mac"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_0_STRING_UNQUOTED mac
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_0_STRING_TOKEN mac
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN MAC
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_1 "power"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_1_STRING_UNQUOTED power
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_1_STRING_TOKEN power
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN POWER
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_2 "lpi"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_2_STRING_UNQUOTED lpi
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_2_STRING_TOKEN lpi
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN LPI
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_nxp_unique_mac 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_nxp_unique_mac_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_random_mac_address 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_handle, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_IDX_0 "rmii"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_connection_type, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible {"nxp,enet-qos-mac"}
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_IDX_0 "nxp,enet-qos-mac"
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_IDX_0_STRING_UNQUOTED nxp,enet-qos-mac
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_IDX_0_STRING_TOKEN nxp_enet_qos_mac
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_ENET_QOS_MAC
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000
 *
 * Binding (compatible = nxp,msf1):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nxp,msf1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_PATH "/soc/peripheral@50000000/flash-controller@43000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FULL_NAME "flash-controller@43000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FULL_NAME_UNQUOTED flash-controller@43000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FULL_NAME_TOKEN flash_controller_43000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_43000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_NODELABEL(fn) fn(ftfe) fn(fmu)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ftfe, __VA_ARGS__) fn(fmu, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_CHILD_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_HASH dpxdrxUMw7dYP8SAaEEcL_txAqLgYl9oU_pxpHhv1TM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_ORD 119
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_SUPPORTS_ORDS \
	120, \
	121,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_EXISTS 1
#define DT_N_INST_0_nxp_msf1 DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000
#define DT_N_NODELABEL_ftfe  DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000
#define DT_N_NODELABEL_fmu   DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_REG_IDX_0_VAL_ADDRESS 1342451712
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_RANGES_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 268435456
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_RANGES_IDX_0_VAL_LENGTH 67108864
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_VAL_irq 138
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_COMPAT_MATCHES_nxp_msf1 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_COMPAT_MODEL_IDX_0 "msf1"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg {274432, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg_IDX_0 274432
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible {"nxp,msf1"}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_IDX_0 "nxp,msf1"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_IDX_0_STRING_UNQUOTED nxp,msf1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_IDX_0_STRING_TOKEN nxp_msf1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MSF1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts {138, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts_IDX_0 138
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/uuid@1100000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000
 *
 * Binding (compatible = nxp,lpc-uid):
 *   $ZEPHYR_BASE/dts/bindings/hwinfo/nxp,lpc-uid.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_PATH "/soc/peripheral@50000000/flash-controller@43000/uuid@1100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FULL_NAME "uuid@1100000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FULL_NAME_UNQUOTED uuid@1100000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FULL_NAME_TOKEN uuid_1100000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FULL_NAME_UPPER_TOKEN UUID_1100000

/* Node parent (/soc/peripheral@50000000/flash-controller@43000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_NODELABEL(fn) fn(uuid)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uuid, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_HASH GTVzlvO3rPPYJP0q0voUMoQRg_yXx_xU7DXFHCpEmrk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_ORD 120
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_REQUIRES_ORDS \
	119,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_EXISTS 1
#define DT_N_INST_0_nxp_lpc_uid DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000
#define DT_N_NODELABEL_uuid     DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_REG_IDX_0_VAL_ADDRESS 286261248
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_REG_IDX_0_VAL_SIZE 16
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_COMPAT_MATCHES_nxp_lpc_uid 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_COMPAT_MODEL_IDX_0 "lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg {17825792, 16}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg_IDX_0 17825792
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg_IDX_1 16
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible {"nxp,lpc-uid"}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_IDX_0 "nxp,lpc-uid"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpc-uid
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_IDX_0_STRING_TOKEN nxp_lpc_uid
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPC_UID
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/peripheral@50000000/flash-controller@43000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_HASH d2FetdxmJHjZvBQn9Hf_qZKa_qbssZXsV8jgaxXHpIc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_ORD 121
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_REQUIRES_ORDS \
	119,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_SUPPORTS_ORDS \
	122,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0
#define DT_N_NODELABEL_flash     DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_REG_IDX_0_VAL_ADDRESS 268435456
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_REG_IDX_0_VAL_SIZE 2097152
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_erase_block_size 8192
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_write_block_size 128
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg {0, 2097152}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_CHILD_NUM 5
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_HASH p6H5Rx_cNdL3QwgVheOiG4FXG0ZhP5khEJDDVwoGHgg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_ORD 122
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_REQUIRES_ORDS \
	121,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	123, \
	124, \
	125, \
	126, \
	127,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_HASH VK2JC_7OZZkRYLEbABCIVhQogfasfzQg3D8r8ZUnaHk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_ORD 123
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 81920
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg {0, 81920}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 81920
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@14000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@14000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FULL_NAME "partition@14000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FULL_NAME_UNQUOTED partition@14000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FULL_NAME_TOKEN partition_14000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FULL_NAME_UPPER_TOKEN PARTITION_14000

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_NODELABEL(fn) fn(slot0_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot0_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_HASH 9_LMNFva62um_Z2o_EFZOovcZgpJB7s_K_f1Yv31y4Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_ORD 124
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_REG_IDX_0_VAL_ADDRESS 81920
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_REG_IDX_0_VAL_SIZE 909312
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg {81920, 909312}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg_IDX_0 81920
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg_IDX_1 909312
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FULL_NAME "partition@F0000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FULL_NAME_UNQUOTED partition@F0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FULL_NAME_TOKEN partition_F0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FULL_NAME_UPPER_TOKEN PARTITION_F0000

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_NODELABEL(fn) fn(user_sketch)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_sketch, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_HASH pObkiBmeaP5EUBUUdhYg3YaTKZetvMYLah9c60_OWNo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_ORD 125
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_EXISTS 1
#define DT_N_NODELABEL_user_sketch DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_REG_IDX_0_VAL_ADDRESS 983040
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_REG_IDX_0_VAL_SIZE 57344
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg {983040, 57344}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg_IDX_0 983040
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg_IDX_1 57344
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F2000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@F2000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FULL_NAME "partition@F2000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FULL_NAME_UNQUOTED partition@F2000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FULL_NAME_TOKEN partition_F2000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FULL_NAME_UPPER_TOKEN PARTITION_F2000

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_NODELABEL(fn) fn(slot1_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_NODELABEL_VARGS(fn, ...) fn(slot1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_HASH K4dRDuh_ZrJLWUNTT9NxKVcxAdGgeqwklilpiTR7Akw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_ORD 126
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_REG_IDX_0_VAL_ADDRESS 991232
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_REG_IDX_0_VAL_SIZE 909312
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label "image-1"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_STRING_UNQUOTED image-1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_IDX_0 "image-1"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg {991232, 909312}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg_IDX_0 991232
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg_IDX_1 909312
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@1D0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_PATH "/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions/partition@1D0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FULL_NAME "partition@1D0000"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FULL_NAME_UNQUOTED partition@1D0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FULL_NAME_TOKEN partition_1D0000
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FULL_NAME_UPPER_TOKEN PARTITION_1D0000

/* Node parent (/soc/peripheral@50000000/flash-controller@43000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_NODELABEL(fn) fn(cpu1_partition)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu1_partition, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_HASH qkb_Y3Da8oPN3FCP58tdt96lhi85TO71jLg_TNbbRMQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_ORD 127
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_REQUIRES_ORDS \
	122,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_EXISTS 1
#define DT_N_NODELABEL_cpu1_partition DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_REG_IDX_0_VAL_ADDRESS 1900544
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_REG_IDX_0_VAL_SIZE 196608
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label "cpu1-image"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_STRING_UNQUOTED cpu1-image
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_STRING_TOKEN cpu1_image
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_STRING_UPPER_TOKEN CPU1_IMAGE
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_IDX_0 "cpu1-image"
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, label, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_label_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_read_only 0
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg {1900544, 196608}
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg_IDX_0 1900544
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg_IDX_1 196608
#define DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@92000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_PATH "/soc/peripheral@50000000/flexcomm@92000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FULL_NAME "flexcomm@92000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FULL_NAME_UNQUOTED flexcomm@92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FULL_NAME_TOKEN flexcomm_92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FULL_NAME_UPPER_TOKEN FLEXCOMM_92000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_NODELABEL(fn) fn(flexcomm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_HASH ZEa9LpTNwr9HjUCYSb1UtFd1H0vFopHHuDMiOhwLDrk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_ORD 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_SUPPORTS_ORDS \
	129, \
	130, \
	131,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_EXISTS 1
#define DT_N_INST_4_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000
#define DT_N_NODELABEL_flexcomm0    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_REG_IDX_0_VAL_ADDRESS 1342775296
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg {598016, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg_IDX_0 598016
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts {35, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@92000/lpi2c@92800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_PATH "/soc/peripheral@50000000/flexcomm@92000/lpi2c@92800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FULL_NAME "lpi2c@92800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FULL_NAME_UNQUOTED lpi2c@92800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FULL_NAME_TOKEN lpi2c_92800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FULL_NAME_UPPER_TOKEN LPI2C_92800

/* Node parent (/soc/peripheral@50000000/flexcomm@92000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_NODELABEL(fn) fn(flexcomm0_lpi2c0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0_lpi2c0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_HASH 2RAcmY4931zJmeYJadsJEurWec3ivY73Xl73PTsJRjw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_ORD 129
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_REQUIRES_ORDS \
	7, \
	128,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_EXISTS 1
#define DT_N_INST_2_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800
#define DT_N_NODELABEL_flexcomm0_lpi2c0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_REG_IDX_0_VAL_ADDRESS 1342777344
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg {600064, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg_IDX_0 600064
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_IDX_0_VAL_name 256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@92000/lpuart@92000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_PATH "/soc/peripheral@50000000/flexcomm@92000/lpuart@92000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FULL_NAME "lpuart@92000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FULL_NAME_UNQUOTED lpuart@92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FULL_NAME_TOKEN lpuart_92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FULL_NAME_UPPER_TOKEN LPUART_92000

/* Node parent (/soc/peripheral@50000000/flexcomm@92000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_NODELABEL(fn) fn(flexcomm0_lpuart0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0_lpuart0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_HASH wVuN_0vEc3AXKI_FDzgrNHOQ9weEgYjUTMDZrExJ_mw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_ORD 130
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_REQUIRES_ORDS \
	7, \
	128,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_EXISTS 1
#define DT_N_INST_2_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000
#define DT_N_NODELABEL_flexcomm0_lpuart0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_REG_IDX_0_VAL_ADDRESS 1342775296
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg {598016, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg_IDX_0 598016
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_IDX_0_VAL_name 256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@92000/spi@92000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_PATH "/soc/peripheral@50000000/flexcomm@92000/spi@92000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FULL_NAME "spi@92000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FULL_NAME_UNQUOTED spi@92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FULL_NAME_TOKEN spi_92000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FULL_NAME_UPPER_TOKEN SPI_92000

/* Node parent (/soc/peripheral@50000000/flexcomm@92000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_NODELABEL(fn) fn(flexcomm0_lpspi0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm0_lpspi0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_HASH TP3abRkbdGVKT9oFsCe6bc_09GZ6LtXAcB1ZpjrXNb8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_ORD 131
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_REQUIRES_ORDS \
	7, \
	128,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_EXISTS 1
#define DT_N_INST_1_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000
#define DT_N_NODELABEL_flexcomm0_lpspi0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_REG_IDX_0_VAL_ADDRESS 1342775296
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg {598016, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg_IDX_0 598016
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_IDX_0_VAL_name 256
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@93000/lpi2c@93800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_PATH "/soc/peripheral@50000000/flexcomm@93000/lpi2c@93800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FULL_NAME "lpi2c@93800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FULL_NAME_UNQUOTED lpi2c@93800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FULL_NAME_TOKEN lpi2c_93800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FULL_NAME_UPPER_TOKEN LPI2C_93800

/* Node parent (/soc/peripheral@50000000/flexcomm@93000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_NODELABEL(fn) fn(flexcomm1_lpi2c1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1_lpi2c1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_HASH Yx2bUyJacROClJOtslF7aniGQa0BqZbU6PTix3PhZHQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_ORD 132
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_REQUIRES_ORDS \
	7, \
	15,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_EXISTS 1
#define DT_N_INST_3_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800
#define DT_N_NODELABEL_flexcomm1_lpi2c1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_REG_IDX_0_VAL_ADDRESS 1342781440
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg {604160, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg_IDX_0 604160
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_IDX_0_VAL_name 257
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@93000/lpuart@93000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_PATH "/soc/peripheral@50000000/flexcomm@93000/lpuart@93000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FULL_NAME "lpuart@93000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FULL_NAME_UNQUOTED lpuart@93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FULL_NAME_TOKEN lpuart_93000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FULL_NAME_UPPER_TOKEN LPUART_93000

/* Node parent (/soc/peripheral@50000000/flexcomm@93000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_NODELABEL(fn) fn(flexcomm1_lpuart1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm1_lpuart1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_HASH ykq35prYVHYM_cw1xGmWpGMDNQ416K1JJTKoT31I9pk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_ORD 133
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_REQUIRES_ORDS \
	7, \
	14, \
	15,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_EXISTS 1
#define DT_N_INST_3_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000
#define DT_N_NODELABEL_flexcomm1_lpuart1 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_REG_IDX_0_VAL_ADDRESS 1342779392
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg {602112, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg_IDX_0 602112
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_IDX_0_VAL_name 257
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_source 71
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_mux 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_source 72
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@94000/lpuart@94000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PATH "/soc/peripheral@50000000/flexcomm@94000/lpuart@94000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FULL_NAME "lpuart@94000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FULL_NAME_UNQUOTED lpuart@94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FULL_NAME_TOKEN lpuart_94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FULL_NAME_UPPER_TOKEN LPUART_94000

/* Node parent (/soc/peripheral@50000000/flexcomm@94000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_NODELABEL(fn) fn(flexcomm2_lpuart2)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2_lpuart2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_HASH v1FuLYRx2cs9gbYEcCnlt_FZrdoTyIuyoWHMHAap_s0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_ORD 134
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_REQUIRES_ORDS \
	7, \
	14, \
	18, \
	48,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_EXISTS 1
#define DT_N_INST_0_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000
#define DT_N_NODELABEL_flexcomm2_lpuart2 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_REG_IDX_0_VAL_ADDRESS 1342783488
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg {606208, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg_IDX_0 606208
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_current_speed 115200
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_IDX_0_VAL_name 258
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_mux 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_source 73
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_mux 5
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_source 74
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_rx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@94000/spi@94000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_PATH "/soc/peripheral@50000000/flexcomm@94000/spi@94000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FULL_NAME "spi@94000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FULL_NAME_UNQUOTED spi@94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FULL_NAME_TOKEN spi_94000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FULL_NAME_UPPER_TOKEN SPI_94000

/* Node parent (/soc/peripheral@50000000/flexcomm@94000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_NODELABEL(fn) fn(flexcomm2_lpspi2)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm2_lpspi2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_HASH t4_owv1aoFeTFAMMQt6_4f8qM2blEy_44cO5bBLzP9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_ORD 135
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_REQUIRES_ORDS \
	7, \
	14, \
	18,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_EXISTS 1
#define DT_N_INST_2_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000
#define DT_N_NODELABEL_flexcomm2_lpspi2 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_REG_IDX_0_VAL_ADDRESS 1342783488
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg {606208, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg_IDX_0 606208
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_IDX_0_VAL_name 258
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_mux 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_source 73
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_mux 5
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_source 74
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@95000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_PATH "/soc/peripheral@50000000/flexcomm@95000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FULL_NAME "flexcomm@95000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FULL_NAME_UNQUOTED flexcomm@95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FULL_NAME_TOKEN flexcomm_95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FULL_NAME_UPPER_TOKEN FLEXCOMM_95000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_NODELABEL(fn) fn(flexcomm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_HASH Hhw_KiTUbFJzlLQReS8Vl3xEkn_MIYrivCWToZ6NGvc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_ORD 136
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_SUPPORTS_ORDS \
	137, \
	138, \
	139,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_EXISTS 1
#define DT_N_INST_5_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000
#define DT_N_NODELABEL_flexcomm3    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_REG_IDX_0_VAL_ADDRESS 1342787584
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg {610304, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg_IDX_0 610304
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts {38, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@95000/lpi2c@95800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_PATH "/soc/peripheral@50000000/flexcomm@95000/lpi2c@95800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FULL_NAME "lpi2c@95800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FULL_NAME_UNQUOTED lpi2c@95800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FULL_NAME_TOKEN lpi2c_95800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FULL_NAME_UPPER_TOKEN LPI2C_95800

/* Node parent (/soc/peripheral@50000000/flexcomm@95000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_NODELABEL(fn) fn(flexcomm3_lpi2c3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3_lpi2c3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_HASH hQ3oF0Sz2LNZzeaodf2oQPIBlnsGGOMiinukzzaM0Yg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_ORD 137
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_REQUIRES_ORDS \
	7, \
	136,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_EXISTS 1
#define DT_N_INST_4_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800
#define DT_N_NODELABEL_flexcomm3_lpi2c3 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_REG_IDX_0_VAL_ADDRESS 1342789632
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg {612352, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg_IDX_0 612352
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_IDX_0_VAL_name 259
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@95000/lpuart@95000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_PATH "/soc/peripheral@50000000/flexcomm@95000/lpuart@95000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FULL_NAME "lpuart@95000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FULL_NAME_UNQUOTED lpuart@95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FULL_NAME_TOKEN lpuart_95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FULL_NAME_UPPER_TOKEN LPUART_95000

/* Node parent (/soc/peripheral@50000000/flexcomm@95000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_NODELABEL(fn) fn(flexcomm3_lpuart3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3_lpuart3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_HASH M1s_HUrBxba7dDtZLYD1IIKyrKUI0W2oDGsVjn2mj9A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_ORD 138
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_REQUIRES_ORDS \
	7, \
	136,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_EXISTS 1
#define DT_N_INST_4_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000
#define DT_N_NODELABEL_flexcomm3_lpuart3 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_REG_IDX_0_VAL_ADDRESS 1342787584
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg {610304, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg_IDX_0 610304
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_IDX_0_VAL_name 259
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@95000/spi@95000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_PATH "/soc/peripheral@50000000/flexcomm@95000/spi@95000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FULL_NAME "spi@95000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FULL_NAME_UNQUOTED spi@95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FULL_NAME_TOKEN spi_95000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FULL_NAME_UPPER_TOKEN SPI_95000

/* Node parent (/soc/peripheral@50000000/flexcomm@95000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_NODELABEL(fn) fn(flexcomm3_lpspi3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm3_lpspi3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_HASH h6xcB58bOyaylgbjKFMsdYgYMK3ceobOBGkKw_xctV0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_ORD 139
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_REQUIRES_ORDS \
	7, \
	136,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_EXISTS 1
#define DT_N_INST_3_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000
#define DT_N_NODELABEL_flexcomm3_lpspi3 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_REG_IDX_0_VAL_ADDRESS 1342787584
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg {610304, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg_IDX_0 610304
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_IDX_0_VAL_name 259
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b4000/lpi2c@b4800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_PATH "/soc/peripheral@50000000/flexcomm@b4000/lpi2c@b4800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FULL_NAME "lpi2c@b4800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FULL_NAME_UNQUOTED lpi2c@b4800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FULL_NAME_TOKEN lpi2c_b4800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FULL_NAME_UPPER_TOKEN LPI2C_B4800

/* Node parent (/soc/peripheral@50000000/flexcomm@b4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_NODELABEL(fn) fn(flexcomm4_lpi2c4)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm4_lpi2c4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_HASH DM09s_K2jEVhJYTCRqZlUjCGPo_xZ9GATdNSyzMv4v0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_ORD 140
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_REQUIRES_ORDS \
	7, \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_EXISTS 1
#define DT_N_INST_5_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800
#define DT_N_NODELABEL_flexcomm4_lpi2c4 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_REG_IDX_0_VAL_ADDRESS 1342916608
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg {739328, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg_IDX_0 739328
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_IDX_0_VAL_name 260
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b4000/spi@b4000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_PATH "/soc/peripheral@50000000/flexcomm@b4000/spi@b4000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FULL_NAME "spi@b4000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FULL_NAME_UNQUOTED spi@b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FULL_NAME_TOKEN spi_b4000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FULL_NAME_UPPER_TOKEN SPI_B4000

/* Node parent (/soc/peripheral@50000000/flexcomm@b4000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_NODELABEL(fn) fn(flexcomm4_lpspi4)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm4_lpspi4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_HASH cgFRyvu3AZLg7xQtOcZrKQyL1YgB1d8z8dln7_CsxrI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_ORD 141
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_REQUIRES_ORDS \
	7, \
	14, \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_EXISTS 1
#define DT_N_INST_4_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000
#define DT_N_NODELABEL_flexcomm4_lpspi4 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_REG_IDX_0_VAL_ADDRESS 1342914560
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg {737280, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg_IDX_0 737280
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_IDX_0_VAL_name 260
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_mux 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_source 77
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_NAME "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_rx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_mux 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_source 78
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_IDX_1_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names {"rx", "tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_0 "rx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_0_STRING_UNQUOTED rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_0_STRING_TOKEN rx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_0_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_1 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_1_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_1_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_IDX_1_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_PATH "/soc/peripheral@50000000/flexcomm@b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FULL_NAME "flexcomm@b5000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FULL_NAME_UNQUOTED flexcomm@b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FULL_NAME_TOKEN flexcomm_b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B5000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_NODELABEL(fn) fn(flexcomm5)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_HASH laC7Utdfiu73yKtQine0WkKoVYK0Xy0Bh8dJ2evdR1k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_ORD 142
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_SUPPORTS_ORDS \
	143, \
	144, \
	145,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_EXISTS 1
#define DT_N_INST_6_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000
#define DT_N_NODELABEL_flexcomm5    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_REG_IDX_0_VAL_ADDRESS 1342918656
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg {741376, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg_IDX_0 741376
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts {40, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b5000/lpi2c@b5800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_PATH "/soc/peripheral@50000000/flexcomm@b5000/lpi2c@b5800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FULL_NAME "lpi2c@b5800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FULL_NAME_UNQUOTED lpi2c@b5800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FULL_NAME_TOKEN lpi2c_b5800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FULL_NAME_UPPER_TOKEN LPI2C_B5800

/* Node parent (/soc/peripheral@50000000/flexcomm@b5000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_NODELABEL(fn) fn(flexcomm5_lpi2c5)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm5_lpi2c5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_HASH _gtHDyLeTlwaRqD9kcMmW9_84V0YHkrw2EcG0mCYoNk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_ORD 143
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_REQUIRES_ORDS \
	7, \
	142,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_EXISTS 1
#define DT_N_INST_6_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800
#define DT_N_NODELABEL_flexcomm5_lpi2c5 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_REG_IDX_0_VAL_ADDRESS 1342920704
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg {743424, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg_IDX_0 743424
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_IDX_0_VAL_name 261
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b5000/lpuart@b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_PATH "/soc/peripheral@50000000/flexcomm@b5000/lpuart@b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FULL_NAME "lpuart@b5000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FULL_NAME_UNQUOTED lpuart@b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FULL_NAME_TOKEN lpuart_b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FULL_NAME_UPPER_TOKEN LPUART_B5000

/* Node parent (/soc/peripheral@50000000/flexcomm@b5000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_NODELABEL(fn) fn(flexcomm5_lpuart5)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm5_lpuart5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_HASH lxNM1eenSiJ_9aSIBhL0tQD3R8JwrvBZ8Xzb_j2HSdg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_ORD 144
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_REQUIRES_ORDS \
	7, \
	142,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_EXISTS 1
#define DT_N_INST_5_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000
#define DT_N_NODELABEL_flexcomm5_lpuart5 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_REG_IDX_0_VAL_ADDRESS 1342918656
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg {741376, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg_IDX_0 741376
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_IDX_0_VAL_name 261
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b5000/spi@b5000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_PATH "/soc/peripheral@50000000/flexcomm@b5000/spi@b5000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FULL_NAME "spi@b5000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FULL_NAME_UNQUOTED spi@b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FULL_NAME_TOKEN spi_b5000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FULL_NAME_UPPER_TOKEN SPI_B5000

/* Node parent (/soc/peripheral@50000000/flexcomm@b5000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_NODELABEL(fn) fn(flexcomm5_lpspi5)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm5_lpspi5, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_HASH ymP3Hl6S1S9tV9A_MnI_UV_mrZgVnuGQLfCglYkSLpU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_ORD 145
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_REQUIRES_ORDS \
	7, \
	142,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_EXISTS 1
#define DT_N_INST_5_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000
#define DT_N_NODELABEL_flexcomm5_lpspi5 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_REG_IDX_0_VAL_ADDRESS 1342918656
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg {741376, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg_IDX_0 741376
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_IDX_0_VAL_name 261
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_PATH "/soc/peripheral@50000000/flexcomm@b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FULL_NAME "flexcomm@b6000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FULL_NAME_UNQUOTED flexcomm@b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FULL_NAME_TOKEN flexcomm_b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B6000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_NODELABEL(fn) fn(flexcomm6)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm6, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_HASH GomngNJjVdnAi3RkHnY_c_VbiuO0R0w3wtMaMepvexk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_ORD 146
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_SUPPORTS_ORDS \
	147, \
	148, \
	149,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_EXISTS 1
#define DT_N_INST_7_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000
#define DT_N_NODELABEL_flexcomm6    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_REG_IDX_0_VAL_ADDRESS 1342922752
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg {745472, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg_IDX_0 745472
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts {41, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b6000/lpi2c@b6800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_PATH "/soc/peripheral@50000000/flexcomm@b6000/lpi2c@b6800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FULL_NAME "lpi2c@b6800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FULL_NAME_UNQUOTED lpi2c@b6800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FULL_NAME_TOKEN lpi2c_b6800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FULL_NAME_UPPER_TOKEN LPI2C_B6800

/* Node parent (/soc/peripheral@50000000/flexcomm@b6000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_NODELABEL(fn) fn(flexcomm6_lpi2c6)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm6_lpi2c6, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_HASH ffi_boaIht6DNL6P_QJx3IdQUcy8XSrfDNBibMTS3N4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_ORD 147
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_REQUIRES_ORDS \
	7, \
	146,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_EXISTS 1
#define DT_N_INST_7_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800
#define DT_N_NODELABEL_flexcomm6_lpi2c6 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_REG_IDX_0_VAL_ADDRESS 1342924800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg {747520, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg_IDX_0 747520
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_IDX_0_VAL_name 262
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b6000/lpuart@b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_PATH "/soc/peripheral@50000000/flexcomm@b6000/lpuart@b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FULL_NAME "lpuart@b6000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FULL_NAME_UNQUOTED lpuart@b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FULL_NAME_TOKEN lpuart_b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FULL_NAME_UPPER_TOKEN LPUART_B6000

/* Node parent (/soc/peripheral@50000000/flexcomm@b6000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_NODELABEL(fn) fn(flexcomm6_lpuart6)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm6_lpuart6, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_HASH s0Sn9MOxt_pd_cWSKP96CBXTLyxvq1LbXJ27_D_ejSY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_ORD 148
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_REQUIRES_ORDS \
	7, \
	146,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_EXISTS 1
#define DT_N_INST_6_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000
#define DT_N_NODELABEL_flexcomm6_lpuart6 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_REG_IDX_0_VAL_ADDRESS 1342922752
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg {745472, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg_IDX_0 745472
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_IDX_0_VAL_name 262
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b6000/spi@b6000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_PATH "/soc/peripheral@50000000/flexcomm@b6000/spi@b6000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FULL_NAME "spi@b6000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FULL_NAME_UNQUOTED spi@b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FULL_NAME_TOKEN spi_b6000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FULL_NAME_UPPER_TOKEN SPI_B6000

/* Node parent (/soc/peripheral@50000000/flexcomm@b6000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_NODELABEL(fn) fn(flexcomm6_lpspi6)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm6_lpspi6, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_HASH l71OTs6flM9H8X2U0UJGx3WIUmXFSwF7uMT_Rb8wwZs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_ORD 149
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_REQUIRES_ORDS \
	7, \
	146,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_EXISTS 1
#define DT_N_INST_6_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000
#define DT_N_NODELABEL_flexcomm6_lpspi6 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_REG_IDX_0_VAL_ADDRESS 1342922752
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg {745472, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg_IDX_0 745472
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_IDX_0_VAL_name 262
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b7000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_PATH "/soc/peripheral@50000000/flexcomm@b7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FULL_NAME "flexcomm@b7000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FULL_NAME_UNQUOTED flexcomm@b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FULL_NAME_TOKEN flexcomm_b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B7000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_NODELABEL(fn) fn(flexcomm7)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_HASH OllYwcDAIgzLo652iCJvXdHohqkzb48DuN490CXMaJk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_ORD 150
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_SUPPORTS_ORDS \
	151, \
	152, \
	182,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_EXISTS 1
#define DT_N_INST_3_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000
#define DT_N_NODELABEL_flexcomm7    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_REG_IDX_0_VAL_ADDRESS 1342926848
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg {749568, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg_IDX_0 749568
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts {42, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b7000/lpuart@b7000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_PATH "/soc/peripheral@50000000/flexcomm@b7000/lpuart@b7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FULL_NAME "lpuart@b7000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FULL_NAME_UNQUOTED lpuart@b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FULL_NAME_TOKEN lpuart_b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FULL_NAME_UPPER_TOKEN LPUART_B7000

/* Node parent (/soc/peripheral@50000000/flexcomm@b7000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_NODELABEL(fn) fn(flexcomm7_lpuart7)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm7_lpuart7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_HASH CA3lDCGh17VcM1NDzewH7f8hhOtlO5EC7C2Kv6myVAw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_ORD 151
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_REQUIRES_ORDS \
	7, \
	150,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_EXISTS 1
#define DT_N_INST_7_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000
#define DT_N_NODELABEL_flexcomm7_lpuart7 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_REG_IDX_0_VAL_ADDRESS 1342926848
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg {749568, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg_IDX_0 749568
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_IDX_0_VAL_name 263
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b7000/spi@b7000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_PATH "/soc/peripheral@50000000/flexcomm@b7000/spi@b7000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FULL_NAME "spi@b7000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FULL_NAME_UNQUOTED spi@b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FULL_NAME_TOKEN spi_b7000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FULL_NAME_UPPER_TOKEN SPI_B7000

/* Node parent (/soc/peripheral@50000000/flexcomm@b7000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_NODELABEL(fn) fn(flexcomm7_lpspi7)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm7_lpspi7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_HASH 3x8flWIrTaG9VE8ypl38R1wS6843CFu9YwNpnUERzFk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_ORD 152
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_REQUIRES_ORDS \
	7, \
	150,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_EXISTS 1
#define DT_N_INST_7_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000
#define DT_N_NODELABEL_flexcomm7_lpspi7 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_REG_IDX_0_VAL_ADDRESS 1342926848
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg {749568, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg_IDX_0 749568
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_IDX_0_VAL_name 263
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_PATH "/soc/peripheral@50000000/flexcomm@b8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FULL_NAME "flexcomm@b8000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FULL_NAME_UNQUOTED flexcomm@b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FULL_NAME_TOKEN flexcomm_b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B8000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_NODELABEL(fn) fn(flexcomm8)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_HASH N9f_262YopmRo3FQ5hM0vVledrA0LPaEb2aYMO2NgXk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_ORD 153
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_SUPPORTS_ORDS \
	154, \
	155, \
	156,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_EXISTS 1
#define DT_N_INST_8_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000
#define DT_N_NODELABEL_flexcomm8    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_REG_IDX_0_VAL_ADDRESS 1342930944
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg {753664, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg_IDX_0 753664
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts {43, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b8000/lpi2c@b8800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_PATH "/soc/peripheral@50000000/flexcomm@b8000/lpi2c@b8800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FULL_NAME "lpi2c@b8800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FULL_NAME_UNQUOTED lpi2c@b8800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FULL_NAME_TOKEN lpi2c_b8800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FULL_NAME_UPPER_TOKEN LPI2C_B8800

/* Node parent (/soc/peripheral@50000000/flexcomm@b8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_NODELABEL(fn) fn(flexcomm8_lpi2c8)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm8_lpi2c8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_HASH d09o5VJZRcg8lJVCc_QGBUMO6i0HC1uEXmPjZ4czReo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_ORD 154
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_REQUIRES_ORDS \
	7, \
	153,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_EXISTS 1
#define DT_N_INST_8_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800
#define DT_N_NODELABEL_flexcomm8_lpi2c8 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_REG_IDX_0_VAL_ADDRESS 1342932992
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg {755712, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg_IDX_0 755712
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_IDX_0_VAL_name 264
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b8000/lpuart@b8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_PATH "/soc/peripheral@50000000/flexcomm@b8000/lpuart@b8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FULL_NAME "lpuart@b8000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FULL_NAME_UNQUOTED lpuart@b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FULL_NAME_TOKEN lpuart_b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FULL_NAME_UPPER_TOKEN LPUART_B8000

/* Node parent (/soc/peripheral@50000000/flexcomm@b8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_NODELABEL(fn) fn(flexcomm8_lpuart8)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm8_lpuart8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_HASH DekMLLO0QWxdfSBzuXUJJ6psP3y702LEDUpknooAvwY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_ORD 155
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_REQUIRES_ORDS \
	7, \
	153,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_EXISTS 1
#define DT_N_INST_8_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000
#define DT_N_NODELABEL_flexcomm8_lpuart8 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_REG_IDX_0_VAL_ADDRESS 1342930944
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg {753664, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg_IDX_0 753664
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_IDX_0_VAL_name 264
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b8000/spi@b8000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_PATH "/soc/peripheral@50000000/flexcomm@b8000/spi@b8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FULL_NAME "spi@b8000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FULL_NAME_UNQUOTED spi@b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FULL_NAME_TOKEN spi_b8000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FULL_NAME_UPPER_TOKEN SPI_B8000

/* Node parent (/soc/peripheral@50000000/flexcomm@b8000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_NODELABEL(fn) fn(flexcomm8_lpspi8)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm8_lpspi8, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_HASH 92_SR8FvPXSOH_wc8UCPDvxiig1GiwJ8gQ1OMPY5_io

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_ORD 156
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_REQUIRES_ORDS \
	7, \
	153,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_EXISTS 1
#define DT_N_INST_8_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000
#define DT_N_NODELABEL_flexcomm8_lpspi8 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_REG_IDX_0_VAL_ADDRESS 1342930944
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg {753664, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg_IDX_0 753664
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_IDX_0_VAL_name 264
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b9000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000
 *
 * Binding (compatible = nxp,lp-flexcomm):
 *   $ZEPHYR_BASE/dts/bindings/mfd/nxp,lp-flexcomm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_PATH "/soc/peripheral@50000000/flexcomm@b9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FULL_NAME "flexcomm@b9000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FULL_NAME_UNQUOTED flexcomm@b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FULL_NAME_TOKEN flexcomm_b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FULL_NAME_UPPER_TOKEN FLEXCOMM_B9000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_NODELABEL(fn) fn(flexcomm9)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_CHILD_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_HASH dfGqABDaFQhuBM24k_kVcayrGuHqwLwSMORsE_ZoM2U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_ORD 157
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_SUPPORTS_ORDS \
	158, \
	159, \
	160,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_EXISTS 1
#define DT_N_INST_9_nxp_lp_flexcomm DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000
#define DT_N_NODELABEL_flexcomm9    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_REG_IDX_0_VAL_ADDRESS 1342935040
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_COMPAT_MATCHES_nxp_lp_flexcomm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_COMPAT_MODEL_IDX_0 "lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg {757760, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg_IDX_0 757760
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts {44, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible {"nxp,lp-flexcomm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_IDX_0 "nxp,lp-flexcomm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lp-flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_IDX_0_STRING_TOKEN nxp_lp_flexcomm
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LP_FLEXCOMM
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b9000/lpi2c@b9800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_PATH "/soc/peripheral@50000000/flexcomm@b9000/lpi2c@b9800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FULL_NAME "lpi2c@b9800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FULL_NAME_UNQUOTED lpi2c@b9800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FULL_NAME_TOKEN lpi2c_b9800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FULL_NAME_UPPER_TOKEN LPI2C_B9800

/* Node parent (/soc/peripheral@50000000/flexcomm@b9000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_NODELABEL(fn) fn(flexcomm9_lpi2c9)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm9_lpi2c9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_HASH LmlBB241jUyxOoEDpN8GoF0z_NOy9S_JSp4IljYXs_s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_ORD 158
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_REQUIRES_ORDS \
	7, \
	157,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_EXISTS 1
#define DT_N_INST_9_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800
#define DT_N_NODELABEL_flexcomm9_lpi2c9 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_REG_IDX_0_VAL_ADDRESS 1342937088
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg {759808, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg_IDX_0 759808
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_IDX_0_VAL_name 265
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b9000/lpuart@b9000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000
 *
 * Binding (compatible = nxp,lpuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,lpuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_PATH "/soc/peripheral@50000000/flexcomm@b9000/lpuart@b9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FULL_NAME "lpuart@b9000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FULL_NAME_UNQUOTED lpuart@b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FULL_NAME_TOKEN lpuart_b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FULL_NAME_UPPER_TOKEN LPUART_B9000

/* Node parent (/soc/peripheral@50000000/flexcomm@b9000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_NODELABEL(fn) fn(flexcomm9_lpuart9)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm9_lpuart9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_HASH rl0jcjjh_QvCGh23k_XVfdm1dZQYVxHVCP0flfZsMl4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_ORD 159
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_REQUIRES_ORDS \
	7, \
	157,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_EXISTS 1
#define DT_N_INST_9_nxp_lpuart           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000
#define DT_N_NODELABEL_flexcomm9_lpuart9 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_REG_IDX_0_VAL_ADDRESS 1342935040
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_COMPAT_MATCHES_nxp_lpuart 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_COMPAT_MODEL_IDX_0 "lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg {757760, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg_IDX_0 757760
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_loopback 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_loopback_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_single_wire 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_rs485_mode 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_rs485_mode_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_rs485_de_active_low 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_nxp_rs485_de_active_low_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_hw_flow_control 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, parity, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_parity_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible {"nxp,lpuart"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_IDX_0 "nxp,lpuart"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_IDX_0_STRING_TOKEN nxp_lpuart
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPUART
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_IDX_0_VAL_name 265
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_tx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_tx_invert_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_rx_invert 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000_P_rx_invert_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b9000/spi@b9000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000
 *
 * Binding (compatible = nxp,lpspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,lpspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_PATH "/soc/peripheral@50000000/flexcomm@b9000/spi@b9000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FULL_NAME "spi@b9000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FULL_NAME_UNQUOTED spi@b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FULL_NAME_TOKEN spi_b9000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FULL_NAME_UPPER_TOKEN SPI_B9000

/* Node parent (/soc/peripheral@50000000/flexcomm@b9000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_NODELABEL(fn) fn(flexcomm9_lpspi9)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm9_lpspi9, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_HASH QYcqb0kw39Jbn_p7PlvR6D_maEzZqQIVzRAMmaINT3M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_ORD 160
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_REQUIRES_ORDS \
	7, \
	157,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_EXISTS 1
#define DT_N_INST_9_nxp_lpspi           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000
#define DT_N_NODELABEL_flexcomm9_lpspi9 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_REG_IDX_0_VAL_ADDRESS 1342935040
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_COMPAT_MATCHES_nxp_lpspi 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_COMPAT_MODEL_IDX_0 "lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg {757760, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg_IDX_0 757760
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_IDX_0_VAL_name 265
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_STRING_UNQUOTED sdi-in,sdo-out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_STRING_TOKEN sdi_in_sdo_out
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_STRING_UPPER_TOKEN SDI_IN_SDO_OUT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_IDX_0 "sdi-in,sdo-out"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_IDX_0_ENUM_VAL_sdi_in_sdo_out_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, data_pin_config, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, data_pin_config, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_data_pin_config_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_tristate_output 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_tristate_output_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_rx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_tx_fifo_size 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible {"nxp,lpspi"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_IDX_0 "nxp,lpspi"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_IDX_0_STRING_TOKEN nxp_lpspi
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPSPI
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexio@105000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexio_105000
 *
 * Binding (compatible = nxp,flexio):
 *   $ZEPHYR_BASE/dts/bindings/misc/nxp,flexio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_PATH "/soc/peripheral@50000000/flexio@105000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FULL_NAME "flexio@105000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FULL_NAME_UNQUOTED flexio@105000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FULL_NAME_TOKEN flexio_105000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FULL_NAME_UPPER_TOKEN FLEXIO_105000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_NODELABEL(fn) fn(flexio0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexio0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_HASH eH38zVNiJy6OPE2P66oOt_EORjORHZLPsd5xLyr6V0w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_ORD 161
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_REQUIRES_ORDS \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_SUPPORTS_ORDS \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_EXISTS 1
#define DT_N_INST_0_nxp_flexio DT_N_S_soc_S_peripheral_50000000_S_flexio_105000
#define DT_N_NODELABEL_flexio0 DT_N_S_soc_S_peripheral_50000000_S_flexio_105000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_REG_IDX_0_VAL_ADDRESS 1343246336
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_VAL_irq 105
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_COMPAT_MATCHES_nxp_flexio 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_COMPAT_MODEL_IDX_0 "flexio"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg {1069056, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg_IDX_0 1069056
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts {105, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts_IDX_0 105
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_IDX_0_VAL_name 4352
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible {"nxp,flexio"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_IDX_0 "nxp,flexio"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexio
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_IDX_0_STRING_TOKEN nxp_flexio
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXIO
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@11a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_PATH "/soc/peripheral@50000000/pinmux@11a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FULL_NAME "pinmux@11a000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FULL_NAME_UNQUOTED pinmux@11a000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FULL_NAME_TOKEN pinmux_11a000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FULL_NAME_UPPER_TOKEN PINMUX_11A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_NODELABEL(fn) fn(porte)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(porte, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_HASH GWRjyB9k7aXKhAi5PWPQGnZ_ye4l3APAS7cajAViA84

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_ORD 162
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_SUPPORTS_ORDS \
	163,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_EXISTS 1
#define DT_N_INST_4_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000
#define DT_N_NODELABEL_porte        DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_REG_IDX_0_VAL_ADDRESS 1343332352
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg {1155072, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg_IDX_0 1155072
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_IDX_0_VAL_name 3076
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@9e000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_PATH "/soc/peripheral@50000000/gpio@9e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FULL_NAME "gpio@9e000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FULL_NAME_UNQUOTED gpio@9e000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FULL_NAME_TOKEN gpio_9e000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FULL_NAME_UPPER_TOKEN GPIO_9E000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_NODELABEL(fn) fn(gpio4)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio4, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_HASH oJxeAGZ2sGYuiCQ9zXas5BUNtaPeiOFikpthPRbIcbM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_ORD 163
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_REQUIRES_ORDS \
	5, \
	6, \
	162,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_SUPPORTS_ORDS \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_EXISTS 1
#define DT_N_INST_3_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000
#define DT_N_NODELABEL_gpio4         DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_REG_IDX_0_VAL_ADDRESS 1342824448
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_VAL_irq 26
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg {647168, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg_IDX_0 647168
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts {25, 0, 26, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_2 26
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexio@105000/flexio0-lcd
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd
 *
 * Binding (compatible = nxp,mipi-dbi-flexio-lcdif):
 *   $ZEPHYR_BASE/dts/bindings/mipi-dbi/nxp,mipi-dbi-flexio-lcdif.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PATH "/soc/peripheral@50000000/flexio@105000/flexio0-lcd"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FULL_NAME "flexio0-lcd"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FULL_NAME_UNQUOTED flexio0-lcd
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FULL_NAME_TOKEN flexio0_lcd
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FULL_NAME_UPPER_TOKEN FLEXIO0_LCD

/* Node parent (/soc/peripheral@50000000/flexio@105000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexio_105000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_NODELABEL_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_NODELABEL(fn) fn(flexio0_lcd) fn(zephyr_mipi_dbi_parallel)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexio0_lcd, __VA_ARGS__) fn(zephyr_mipi_dbi_parallel, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_HASH O5K3kpVgVuCL00q6al0jef3a9yNh4ZPCGZB7X3qhUOY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_ORD 164
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_REQUIRES_ORDS \
	9, \
	14, \
	51, \
	161, \
	163,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_EXISTS 1
#define DT_N_INST_0_nxp_mipi_dbi_flexio_lcdif   DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd
#define DT_N_NODELABEL_flexio0_lcd              DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd
#define DT_N_NODELABEL_zephyr_mipi_dbi_parallel DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_COMPAT_MATCHES_nxp_mipi_dbi_flexio_lcdif 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_COMPAT_MODEL_IDX_0 "mipi-dbi-flexio-lcdif"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexio_lcd

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_shifters_count 8
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_shifters_count_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_timers_count 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_timers_count_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_enwr_pin 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_enwr_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rd_pin 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rd_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_data_pin_start 16
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_data_pin_start_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_VAL_pin 12
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, cs_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_96000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, rs_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, rs_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, rs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, rs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_rs_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_VAL_pin 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible {"nxp,mipi-dbi-flexio-lcdif"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_IDX_0 "nxp,mipi-dbi-flexio-lcdif"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_IDX_0_STRING_UNQUOTED nxp,mipi-dbi-flexio-lcdif
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_IDX_0_STRING_TOKEN nxp_mipi_dbi_flexio_lcdif
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MIPI_DBI_FLEXIO_LCDIF
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_mux 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_source 61
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_PH DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_VAL_source DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_IDX_0_VAL_source
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_NAME_tx_VAL_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dmas, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dmas_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names {"tx"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dma_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, dma_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexio_lcd
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexio_lcd
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@ce000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000
 *
 * Binding (compatible = nxp,flexpwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_PATH "/soc/peripheral@50000000/flexpwm@ce000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FULL_NAME "flexpwm@ce000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FULL_NAME_UNQUOTED flexpwm@ce000
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FULL_NAME_TOKEN flexpwm_ce000
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FULL_NAME_UPPER_TOKEN FLEXPWM_CE000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_NODELABEL(fn) fn(flexpwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_HASH Ge44E5s4OzgMz_UC7saspMqnnAnONkt_4E_Ag8EY0QM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_ORD 165
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_SUPPORTS_ORDS \
	166, \
	167, \
	168, \
	169,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_EXISTS 1
#define DT_N_INST_0_nxp_flexpwm DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000
#define DT_N_NODELABEL_flexpwm0 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_REG_IDX_0_VAL_ADDRESS 1343021056
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_irq 112
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_irq 113
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_reload_error_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_reload_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_reload_error_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_reload_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_reload_error_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_fault_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_fault_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_fault_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_fault_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_NAME_fault_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_COMPAT_MATCHES_nxp_flexpwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_COMPAT_MODEL_IDX_0 "flexpwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg {843776, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg_IDX_0 843776
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts {112, 0, 113, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_0 112
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_2 113
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible {"nxp,flexpwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_IDX_0 "nxp,flexpwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexpwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_IDX_0_STRING_TOKEN nxp_flexpwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXPWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names {"RELOAD-ERROR", "FAULT"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_0 "RELOAD-ERROR"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_0_STRING_UNQUOTED RELOAD-ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_0_STRING_TOKEN RELOAD_ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RELOAD_ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_1 "FAULT"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_1_STRING_UNQUOTED FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_1_STRING_TOKEN FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@ce000/pwm0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_PATH "/soc/peripheral@50000000/flexpwm@ce000/pwm0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FULL_NAME "pwm0"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FULL_NAME_UNQUOTED pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FULL_NAME_TOKEN pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FULL_NAME_UPPER_TOKEN PWM0

/* Node parent (/soc/peripheral@50000000/flexpwm@ce000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_NODELABEL(fn) fn(flexpwm0_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm0_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_HASH 7IVd8XYkPxq_RumARHPECtHFdlxOsAlrWoSm3Fro_tQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_ORD 166
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_REQUIRES_ORDS \
	5, \
	7, \
	165,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_EXISTS 1
#define DT_N_INST_1_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0
#define DT_N_NODELABEL_flexpwm0_pwm0 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_VAL_irq 114
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_index 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts {114, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts_IDX_0 114
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@ce000/pwm1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_PATH "/soc/peripheral@50000000/flexpwm@ce000/pwm1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FULL_NAME "pwm1"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FULL_NAME_UNQUOTED pwm1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FULL_NAME_TOKEN pwm1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FULL_NAME_UPPER_TOKEN PWM1

/* Node parent (/soc/peripheral@50000000/flexpwm@ce000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_NODELABEL(fn) fn(flexpwm0_pwm1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm0_pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_HASH xbovxPiE66ODhnSekXZWsssR7NZsE7fwmIz5NQkNuB4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_ORD 167
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_REQUIRES_ORDS \
	5, \
	7, \
	165,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_EXISTS 1
#define DT_N_INST_2_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1
#define DT_N_NODELABEL_flexpwm0_pwm1 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_VAL_irq 115
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_index 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts {115, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts_IDX_0 115
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@ce000/pwm2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_PATH "/soc/peripheral@50000000/flexpwm@ce000/pwm2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FULL_NAME "pwm2"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FULL_NAME_UNQUOTED pwm2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FULL_NAME_TOKEN pwm2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FULL_NAME_UPPER_TOKEN PWM2

/* Node parent (/soc/peripheral@50000000/flexpwm@ce000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_NODELABEL(fn) fn(flexpwm0_pwm2)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm0_pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_HASH Izaoimn0vKZkSh7twKgvXoGNaGcRlUxESa4z3qO8gUY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_ORD 168
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_REQUIRES_ORDS \
	5, \
	7, \
	165,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_EXISTS 1
#define DT_N_INST_3_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2
#define DT_N_NODELABEL_flexpwm0_pwm2 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_VAL_irq 116
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_index 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts {116, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts_IDX_0 116
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@ce000/pwm3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_PATH "/soc/peripheral@50000000/flexpwm@ce000/pwm3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FULL_NAME "pwm3"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FULL_NAME_UNQUOTED pwm3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FULL_NAME_TOKEN pwm3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FULL_NAME_UPPER_TOKEN PWM3

/* Node parent (/soc/peripheral@50000000/flexpwm@ce000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_NODELABEL(fn) fn(flexpwm0_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm0_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_HASH yjhgQuVmnc6LtPT4uHHcettwWWePvgrTKu_PVlbHUI8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_ORD 169
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_REQUIRES_ORDS \
	5, \
	7, \
	165,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_EXISTS 1
#define DT_N_INST_4_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3
#define DT_N_NODELABEL_flexpwm0_pwm3 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_VAL_irq 117
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_index 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts {117, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts_IDX_0 117
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@d0000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000
 *
 * Binding (compatible = nxp,flexpwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,flexpwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_PATH "/soc/peripheral@50000000/flexpwm@d0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FULL_NAME "flexpwm@d0000"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FULL_NAME_UNQUOTED flexpwm@d0000
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FULL_NAME_TOKEN flexpwm_d0000
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FULL_NAME_UPPER_TOKEN FLEXPWM_D0000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_NODELABEL(fn) fn(flexpwm1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_HASH 8U8mxSZwj19FhXDkuD5L3SACickpCfNs7WCaAU75gSE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_ORD 170
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_SUPPORTS_ORDS \
	171, \
	172, \
	173, \
	174,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_EXISTS 1
#define DT_N_INST_1_nxp_flexpwm DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000
#define DT_N_NODELABEL_flexpwm1 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_REG_IDX_0_VAL_ADDRESS 1343029248
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_irq 118
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_irq 119
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_reload_error_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_reload_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_reload_error_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_reload_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_reload_error_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_fault_VAL_irq DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_fault_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_fault_VAL_priority DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_fault_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_NAME_fault_CONTROLLER DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_COMPAT_MATCHES_nxp_flexpwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_COMPAT_MODEL_IDX_0 "flexpwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg {851968, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg_IDX_0 851968
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts {118, 0, 119, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_0 118
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_2 119
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible {"nxp,flexpwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_IDX_0 "nxp,flexpwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,flexpwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_IDX_0_STRING_TOKEN nxp_flexpwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_FLEXPWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names {"RELOAD-ERROR", "FAULT"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_0 "RELOAD-ERROR"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_0_STRING_UNQUOTED RELOAD-ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_0_STRING_TOKEN RELOAD_ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RELOAD_ERROR
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_1 "FAULT"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_1_STRING_UNQUOTED FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_1_STRING_TOKEN FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN FAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@d0000/pwm0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PATH "/soc/peripheral@50000000/flexpwm@d0000/pwm0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FULL_NAME "pwm0"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FULL_NAME_UNQUOTED pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FULL_NAME_TOKEN pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FULL_NAME_UPPER_TOKEN PWM0

/* Node parent (/soc/peripheral@50000000/flexpwm@d0000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_NODELABEL(fn) fn(flexpwm1_pwm0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm1_pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_HASH 6RUn3_zXVoy2DMoZRaXyOa8oJTVgW7mzw3_fNNkG4Lk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_ORD 171
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_REQUIRES_ORDS \
	5, \
	7, \
	55, \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_EXISTS 1
#define DT_N_ALIAS_pwm_0             DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0
#define DT_N_INST_0_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0
#define DT_N_NODELABEL_flexpwm1_pwm0 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_VAL_irq 120
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_index 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts {120, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts_IDX_0 120
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@d0000/pwm1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_PATH "/soc/peripheral@50000000/flexpwm@d0000/pwm1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FULL_NAME "pwm1"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FULL_NAME_UNQUOTED pwm1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FULL_NAME_TOKEN pwm1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FULL_NAME_UPPER_TOKEN PWM1

/* Node parent (/soc/peripheral@50000000/flexpwm@d0000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_NODELABEL(fn) fn(flexpwm1_pwm1)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm1_pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_HASH _YExfc0l2sbxNx_v79SjixZAcL6sgd0crZr_lZCP7lw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_ORD 172
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_REQUIRES_ORDS \
	5, \
	7, \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_EXISTS 1
#define DT_N_INST_5_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1
#define DT_N_NODELABEL_flexpwm1_pwm1 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_VAL_irq 121
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_index 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts {121, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts_IDX_0 121
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@d0000/pwm2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_PATH "/soc/peripheral@50000000/flexpwm@d0000/pwm2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FULL_NAME "pwm2"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FULL_NAME_UNQUOTED pwm2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FULL_NAME_TOKEN pwm2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FULL_NAME_UPPER_TOKEN PWM2

/* Node parent (/soc/peripheral@50000000/flexpwm@d0000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_NODELABEL(fn) fn(flexpwm1_pwm2)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm1_pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_HASH faxmK46exO8pAjwcf071uh6SujzJyEIipB0eOaz_NAE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_ORD 173
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_REQUIRES_ORDS \
	5, \
	7, \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_EXISTS 1
#define DT_N_INST_6_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2
#define DT_N_NODELABEL_flexpwm1_pwm2 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_VAL_irq 122
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_index 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts {122, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts_IDX_0 122
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexpwm@d0000/pwm3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3
 *
 * Binding (compatible = nxp,imx-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/nxp,imx-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_PATH "/soc/peripheral@50000000/flexpwm@d0000/pwm3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FULL_NAME "pwm3"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FULL_NAME_UNQUOTED pwm3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FULL_NAME_TOKEN pwm3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FULL_NAME_UPPER_TOKEN PWM3

/* Node parent (/soc/peripheral@50000000/flexpwm@d0000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_NODELABEL(fn) fn(flexpwm1_pwm3)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexpwm1_pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_HASH AkZFPsNM2z3UZ6HFDDovkwk9ay_fT2SrDhk8DgaCgC8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_ORD 174
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_ORD_STR_SORTABLE 00174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_REQUIRES_ORDS \
	5, \
	7, \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_EXISTS 1
#define DT_N_INST_7_nxp_imx_pwm      DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3
#define DT_N_NODELABEL_flexpwm1_pwm3 DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_VAL_irq 123
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_COMPAT_MATCHES_nxp_imx_pwm 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_COMPAT_MODEL_IDX_0 "imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_index 3
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_index_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts {123, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts_IDX_0 123
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_run_in_wait 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_run_in_wait_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_run_in_debug 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_run_in_debug_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_nxp_prescaler 128
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_nxp_prescaler_IDX_0_ENUM_IDX 7
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_nxp_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_nxp_prescaler_IDX_0_ENUM_VAL_128_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_nxp_prescaler_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible {"nxp,imx-pwm"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_IDX_0 "nxp,imx-pwm"
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_IDX_0_STRING_TOKEN nxp_imx_pwm
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_PWM
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_IDX_0_VAL_name 1024
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/syscon@0/reset
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset
 *
 * Binding (compatible = nxp,lpc-syscon-reset):
 *   $ZEPHYR_BASE/dts/bindings/reset/nxp,lpc-syscon-reset.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_PATH "/soc/peripheral@50000000/syscon@0/reset"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FULL_NAME "reset"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FULL_NAME_UNQUOTED reset
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FULL_NAME_TOKEN reset
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FULL_NAME_UPPER_TOKEN RESET

/* Node parent (/soc/peripheral@50000000/syscon@0) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_PARENT DT_N_S_soc_S_peripheral_50000000_S_syscon_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_NODELABEL(fn) fn(reset)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_NODELABEL_VARGS(fn, ...) fn(reset, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_HASH TEb2Tg9oeWI4buFGgATgTbUm4JxnUda5jQ6xIDVfezU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_ORD 175
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_ORD_STR_SORTABLE 00175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_REQUIRES_ORDS \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_SUPPORTS_ORDS \
	176,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_EXISTS 1
#define DT_N_INST_0_nxp_lpc_syscon_reset DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset
#define DT_N_NODELABEL_reset             DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_COMPAT_MATCHES_nxp_lpc_syscon_reset 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_COMPAT_MODEL_IDX_0 "lpc-syscon-reset"
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@13000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_13000
 *
 * Binding (compatible = nxp,mrt):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,mrt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_PATH "/soc/peripheral@50000000/mrt@13000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FULL_NAME "mrt@13000"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FULL_NAME_UNQUOTED mrt@13000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FULL_NAME_TOKEN mrt_13000
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FULL_NAME_UPPER_TOKEN MRT_13000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_NODELABEL(fn) fn(mrt0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_CHILD_NUM 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_HASH _F8EjDvW3UNPyW3iQP5ldQu529v4gThwC63hedc0TX8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_ORD 176
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_ORD_STR_SORTABLE 00176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	175,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_SUPPORTS_ORDS \
	177, \
	178, \
	179, \
	180,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_EXISTS 1
#define DT_N_INST_0_nxp_mrt DT_N_S_soc_S_peripheral_50000000_S_mrt_13000
#define DT_N_NODELABEL_mrt0 DT_N_S_soc_S_peripheral_50000000_S_mrt_13000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_REG_IDX_0_VAL_ADDRESS 1342255104
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_COMPAT_MATCHES_nxp_mrt 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_COMPAT_MODEL_IDX_0 "mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg {77824, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg_IDX_0 77824
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts {30, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_num_channels 4
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_num_channels_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_num_bits 24
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_num_bits_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_IDX_0_VAL_name 2816
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible {"nxp,mrt"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_IDX_0 "nxp,mrt"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_IDX_0_STRING_TOKEN nxp_mrt
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_IDX_0_VAL_id 65536
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_IDX_0_VAL_id_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, resets, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, resets, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_P_resets_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@13000/mrt0_channel@0
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_PATH "/soc/peripheral@50000000/mrt@13000/mrt0_channel@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FULL_NAME "mrt0_channel@0"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FULL_NAME_UNQUOTED mrt0_channel@0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FULL_NAME_TOKEN mrt0_channel_0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_0

/* Node parent (/soc/peripheral@50000000/mrt@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_NODELABEL(fn) fn(mrt0_channel0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_HASH N_mKiPgs9i5ZzFCcNwdJzSyNqk_G1il5pCheN4zCKdo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_ORD 177
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_ORD_STR_SORTABLE 00177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_REQUIRES_ORDS \
	176,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_EXISTS 1
#define DT_N_INST_0_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0
#define DT_N_NODELABEL_mrt0_channel0 DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_reg {0}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@13000/mrt0_channel@1
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_PATH "/soc/peripheral@50000000/mrt@13000/mrt0_channel@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FULL_NAME "mrt0_channel@1"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FULL_NAME_UNQUOTED mrt0_channel@1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FULL_NAME_TOKEN mrt0_channel_1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_1

/* Node parent (/soc/peripheral@50000000/mrt@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_NODELABEL(fn) fn(mrt0_channel1)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel1, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_HASH jah6LLjHXu_NBug2isiRJPZeRg9A_wHiiQMjy1d_c_U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_ORD 178
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_ORD_STR_SORTABLE 00178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_REQUIRES_ORDS \
	176,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_EXISTS 1
#define DT_N_INST_1_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1
#define DT_N_NODELABEL_mrt0_channel1 DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_REG_IDX_0_VAL_ADDRESS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_reg {1}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@13000/mrt0_channel@2
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_PATH "/soc/peripheral@50000000/mrt@13000/mrt0_channel@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FULL_NAME "mrt0_channel@2"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FULL_NAME_UNQUOTED mrt0_channel@2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FULL_NAME_TOKEN mrt0_channel_2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_2

/* Node parent (/soc/peripheral@50000000/mrt@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_NODELABEL(fn) fn(mrt0_channel2)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_HASH gFHoL_6eZ2ZDlRtzRy5vi0j23UiyihSQiYUMUGrnFDY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_ORD 179
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_ORD_STR_SORTABLE 00179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_REQUIRES_ORDS \
	176,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_EXISTS 1
#define DT_N_INST_2_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2
#define DT_N_NODELABEL_mrt0_channel2 DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_REG_IDX_0_VAL_ADDRESS 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_reg {2}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/mrt@13000/mrt0_channel@3
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3
 *
 * Binding (compatible = nxp,mrt-channel):
 *   $ZEPHYR_BASE/dts/bindings/counter/nxp,mrt-channel.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_PATH "/soc/peripheral@50000000/mrt@13000/mrt0_channel@3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FULL_NAME "mrt0_channel@3"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FULL_NAME_UNQUOTED mrt0_channel@3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FULL_NAME_TOKEN mrt0_channel_3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FULL_NAME_UPPER_TOKEN MRT0_CHANNEL_3

/* Node parent (/soc/peripheral@50000000/mrt@13000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_PARENT DT_N_S_soc_S_peripheral_50000000_S_mrt_13000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_NODELABEL(fn) fn(mrt0_channel3)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(mrt0_channel3, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_HASH KSZ6tm_5DuZcM8Fs8BISrqQXOOsKy9qzwNH1l4S3ZV0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_ORD 180
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_ORD_STR_SORTABLE 00180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_REQUIRES_ORDS \
	176,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_EXISTS 1
#define DT_N_INST_3_nxp_mrt_channel  DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3
#define DT_N_NODELABEL_mrt0_channel3 DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_REG_IDX_0_VAL_ADDRESS 3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_COMPAT_MATCHES_nxp_mrt_channel 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_COMPAT_MODEL_IDX_0 "mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_reg {3}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_reg_IDX_0 3
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible {"nxp,mrt-channel"}
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_IDX_0 "nxp,mrt-channel"
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_UNQUOTED nxp,mrt-channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_TOKEN nxp_mrt_channel
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_MRT_CHANNEL
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/smartdma@33000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000
 *
 * Binding (compatible = nxp,smartdma):
 *   $ZEPHYR_BASE/dts/bindings/dma/nxp,smartdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_PATH "/soc/peripheral@50000000/smartdma@33000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FULL_NAME "smartdma@33000"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FULL_NAME_UNQUOTED smartdma@33000
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FULL_NAME_TOKEN smartdma_33000
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FULL_NAME_UPPER_TOKEN SMARTDMA_33000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_NODELABEL(fn) fn(smartdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_NODELABEL_VARGS(fn, ...) fn(smartdma, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_HASH RdyWAHl9x4k3o6wfrbDoihqmm3uKx1hWq_Ib_HKssd4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_ORD 181
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_ORD_STR_SORTABLE 00181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_REQUIRES_ORDS \
	5, \
	6,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_SUPPORTS_ORDS \
	184,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_EXISTS 1
#define DT_N_INST_0_nxp_smartdma DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000
#define DT_N_NODELABEL_smartdma  DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_REG_IDX_0_VAL_ADDRESS 1342386176
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_COMPAT_MATCHES_nxp_smartdma 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_COMPAT_MODEL_IDX_0 "smartdma"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg {208896, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg_IDX_0 208896
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts {53, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_program_mem 67108864
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_program_mem_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible {"nxp,smartdma"}
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_IDX_0 "nxp,smartdma"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_IDX_0_STRING_UNQUOTED nxp,smartdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_IDX_0_STRING_TOKEN nxp_smartdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SMARTDMA
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800
 *
 * Binding (compatible = nxp,lpi2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nxp,lpi2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PATH "/soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FULL_NAME "lpi2c@b7800"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FULL_NAME_UNQUOTED lpi2c@b7800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FULL_NAME_TOKEN lpi2c_b7800
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FULL_NAME_UPPER_TOKEN LPI2C_B7800

/* Node parent (/soc/peripheral@50000000/flexcomm@b7000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_NODELABEL(fn) fn(flexcomm7_lpi2c7)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexcomm7_lpi2c7, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_HASH sDYj4XwUrlpoHdXBKwqegtnAgh2SyVhcbVOtEo_vlX8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_ORD 182
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_ORD_STR_SORTABLE 00182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_REQUIRES_ORDS \
	7, \
	37, \
	150,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_SUPPORTS_ORDS \
	183,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_EXISTS 1
#define DT_N_INST_1_nxp_lpi2c           DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800
#define DT_N_NODELABEL_flexcomm7_lpi2c7 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_REG_IDX_0_VAL_ADDRESS 1342928896
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_COMPAT_MATCHES_nxp_lpi2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_COMPAT_MODEL_IDX_0 "lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg {751616, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg_IDX_0 751616
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clock_frequency 100000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_sq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_cq_size 4
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible {"nxp,lpi2c"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_IDX_0 "nxp,lpi2c"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_IDX_0_STRING_UNQUOTED nxp,lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_IDX_0_STRING_TOKEN nxp_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_LPI2C
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_IDX_0_VAL_name 263
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800/ov7670@21
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21
 *
 * Binding (compatible = ovti,ov7670):
 *   $ZEPHYR_BASE/dts/bindings/video/ovti,ov7670.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_PATH "/soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800/ov7670@21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FULL_NAME "ov7670@21"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FULL_NAME_UNQUOTED ov7670@21
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FULL_NAME_TOKEN ov7670_21
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FULL_NAME_UPPER_TOKEN OV7670_21

/* Node parent (/soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_PARENT DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_NODELABEL(fn) fn(ov7670)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_NODELABEL_VARGS(fn, ...) fn(ov7670, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_HASH Lv2j7UdXuPA9ZZg3AIPkglYwVthr_dgYDbDEHS9oX1g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_ORD 183
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_ORD_STR_SORTABLE 00183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_REQUIRES_ORDS \
	11, \
	182,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_SUPPORTS_ORDS \
	184,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_EXISTS 1
#define DT_N_INST_0_ovti_ov7670 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21
#define DT_N_NODELABEL_ov7670   DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21

/* Bus info (controller: '/soc/peripheral@50000000/flexcomm@b7000/lpi2c@b7800', type: '['i2c']') */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_BUS_i2c 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_BUS DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_REG_IDX_0_VAL_ADDRESS 33
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_COMPAT_MATCHES_ovti_ov7670 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_COMPAT_VENDOR_IDX_0 "OmniVision Technologies Co., Ltd."
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_COMPAT_MODEL_IDX_0 "ov7670"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_VAL_pin 19
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, reset_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_98000
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_VAL_pin 18
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, pwdn_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, pwdn_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, pwdn_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, pwdn_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_pwdn_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reg {33}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reg_IDX_0 33
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible {"ovti,ov7670"}
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_IDX_0 "ovti,ov7670"
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_IDX_0_STRING_UNQUOTED ovti,ov7670
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_IDX_0_STRING_TOKEN ovti_ov7670
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_IDX_0_STRING_UPPER_TOKEN OVTI_OV7670
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/smartdma@33000/video-sdma
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma
 *
 * Binding (compatible = nxp,video-smartdma):
 *   $ZEPHYR_BASE/dts/bindings/video/nxp,video-smartdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PATH "/soc/peripheral@50000000/smartdma@33000/video-sdma"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FULL_NAME "video-sdma"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FULL_NAME_UNQUOTED video-sdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FULL_NAME_TOKEN video_sdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FULL_NAME_UPPER_TOKEN VIDEO_SDMA

/* Node parent (/soc/peripheral@50000000/smartdma@33000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PARENT DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_NODELABEL(fn) fn(video_sdma)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_NODELABEL_VARGS(fn, ...) fn(video_sdma, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_HASH x_zaUVQWI99Y5HbIl4tD35MEYTu63Rcxem_wFBr3YnQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_ORD 184
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_ORD_STR_SORTABLE 00184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_REQUIRES_ORDS \
	77, \
	181, \
	183,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_EXISTS 1
#define DT_N_INST_0_nxp_video_smartdma DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma
#define DT_N_NODELABEL_video_sdma      DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma

/* Bus info (controller: '/soc/peripheral@50000000/smartdma@33000', type: '['dma']') */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_BUS_dma 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_BUS DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_COMPAT_MATCHES_nxp_video_smartdma 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_COMPAT_MODEL_IDX_0 "video-smartdma"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_smartdma_camera

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, sensor, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, sensor, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, sensor, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, sensor, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_sensor_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_vsync_pin 4
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_vsync_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_hsync_pin 11
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_hsync_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pclk_pin 5
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pclk_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible {"nxp,video-smartdma"}
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_IDX_0 "nxp,video-smartdma"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_IDX_0_STRING_UNQUOTED nxp,video-smartdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_IDX_0_STRING_TOKEN nxp_video_smartdma
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_VIDEO_SMARTDMA
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_smartdma_camera
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_smartdma_camera
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_names, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/pinmux@118000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000
 *
 * Binding (compatible = nxp,port-pinmux):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,port-pinmux.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_PATH "/soc/peripheral@50000000/pinmux@118000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FULL_NAME "pinmux@118000"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FULL_NAME_UNQUOTED pinmux@118000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FULL_NAME_TOKEN pinmux_118000
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FULL_NAME_UPPER_TOKEN PINMUX_118000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_NODELABEL(fn) fn(portc)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_NODELABEL_VARGS(fn, ...) fn(portc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_HASH Z_MVyhaVC7_nF9oJkfyddKDkuzlrvOcjDR37lf7xvuY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_ORD 185
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_ORD_STR_SORTABLE 00185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_REQUIRES_ORDS \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_SUPPORTS_ORDS \
	186,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_EXISTS 1
#define DT_N_INST_2_nxp_port_pinmux DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000
#define DT_N_NODELABEL_portc        DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_REG_IDX_0_VAL_ADDRESS 1343324160
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_COMPAT_MATCHES_nxp_port_pinmux 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_COMPAT_MODEL_IDX_0 "port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg {1146880, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg_IDX_0 1146880
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_IDX_0_VAL_name 3074
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible {"nxp,port-pinmux"}
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_IDX_0 "nxp,port-pinmux"
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_IDX_0_STRING_UNQUOTED nxp,port-pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_IDX_0_STRING_TOKEN nxp_port_pinmux
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_PORT_PINMUX
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/gpio@9a000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000
 *
 * Binding (compatible = nxp,kinetis-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nxp,kinetis-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_PATH "/soc/peripheral@50000000/gpio@9a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FULL_NAME "gpio@9a000"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FULL_NAME_UNQUOTED gpio@9a000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FULL_NAME_TOKEN gpio_9a000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FULL_NAME_UPPER_TOKEN GPIO_9A000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_NODELABEL(fn) fn(gpio2)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_HASH sO89uqYMPUBKoE2aLDKxzdm9u8NuFA2Rhl1Eub_yHy0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_ORD 186
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_ORD_STR_SORTABLE 00186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_REQUIRES_ORDS \
	5, \
	6, \
	185,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_SUPPORTS_ORDS \
	187,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_EXISTS 1
#define DT_N_INST_2_nxp_kinetis_gpio DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000
#define DT_N_NODELABEL_gpio2         DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_REG_IDX_0_VAL_ADDRESS 1342808064
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_NUM 2
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_VAL_irq 22
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_COMPAT_MATCHES_nxp_kinetis_gpio 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_COMPAT_MODEL_IDX_0 "kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg {630784, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg_IDX_0 630784
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_IDX_0 DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, nxp_kinetis_port, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, nxp_kinetis_port, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_nxp_kinetis_port_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_gpio_port_offest 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_gpio_port_offest_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_gpio_controller 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_ngpios 32
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible {"nxp,kinetis-gpio"}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_IDX_0 "nxp,kinetis-gpio"
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_IDX_0_STRING_UNQUOTED nxp,kinetis-gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_IDX_0_STRING_TOKEN nxp_kinetis_gpio
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_KINETIS_GPIO
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts {21, 0, 22, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_0 21
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_2 22
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@109000
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000
 *
 * Binding (compatible = nxp,imx-usdhc):
 *   $ZEPHYR_BASE/dts/bindings/sdhc/nxp,imx-usdhc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PATH "/soc/peripheral@50000000/usdhc@109000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FULL_NAME "usdhc@109000"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FULL_NAME_UNQUOTED usdhc@109000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FULL_NAME_TOKEN usdhc_109000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FULL_NAME_UPPER_TOKEN USDHC_109000

/* Node parent (/soc/peripheral@50000000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PARENT DT_N_S_soc_S_peripheral_50000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_NODELABEL_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_NODELABEL(fn) fn(usdhc0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usdhc0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_CHILD_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_HASH VAPFJNMqpYRuUgEzuF_wtyobFS0V0TFTxGHHhJvC7wM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_ORD 187
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_ORD_STR_SORTABLE 00187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_REQUIRES_ORDS \
	5, \
	6, \
	7, \
	79, \
	186,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_SUPPORTS_ORDS \
	188,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_EXISTS 1
#define DT_N_ALIAS_sdhc0          DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000
#define DT_N_INST_0_nxp_imx_usdhc DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000
#define DT_N_NODELABEL_usdhc0     DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_REG_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_REG_IDX_0_VAL_ADDRESS 1343262720
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_NUM 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_IRQ_LEVEL 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_COMPAT_MATCHES_nxp_imx_usdhc 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_COMPAT_MODEL_IDX_0 "imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NUM 3
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_1_TOKEN slow
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_1_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_slow_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_slow_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_slow_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_2_TOKEN med
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_IDX_2_UPPER_TOKEN MED
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_med_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_med_IDX 2
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_PINCTRL_NAME_med_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg {1085440, 4096}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg_IDX_0 1085440
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_reg_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_data_timeout 15
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_data_timeout_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_read_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_read_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_write_watermark 128
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_write_watermark_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_330 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_330_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_IDX_0_VAL_name 512
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, clocks, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_VAL_pin 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, cd_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, cd_gpios, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, cd_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_cd_gpios_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_no_1_8_v 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_no_1_8_v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_detect_dat3 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_detect_dat3_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_detect_cd 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_detect_cd_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_300 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_300_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_180 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_current_180_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_bus_freq 52000000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_max_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_min_bus_freq 400000
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_min_bus_freq_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_power_delay_ms 500
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_power_delay_ms_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_mmc_hs200_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_mmc_hs200_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_mmc_hs400_1_8v 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_mmc_hs400_1_8v_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible {"nxp,imx-usdhc"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_IDX_0 "nxp,imx-usdhc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_usdhc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_USDHC
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts {61, 0}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_0, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_IDX_0 DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_1, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_1, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_IDX_0 DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_IDX_0_PH DT_N_S_pinctrl_S_pinmux_usdhc0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_2, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_2, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_2, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_2, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names {"default", "slow", "med"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_1 "slow"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_1_STRING_UNQUOTED slow
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_1_STRING_TOKEN slow
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_1_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_2 "med"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_2_STRING_UNQUOTED med
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_2_STRING_TOKEN med
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_IDX_2_STRING_UPPER_TOKEN MED
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 0) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 1) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 2)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, pinctrl_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_LEN 3
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/peripheral@50000000/usdhc@109000/sdmmc
 *
 * Node identifier: DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc
 *
 * Binding (compatible = zephyr,sdmmc-disk):
 *   $ZEPHYR_BASE/dts/bindings/sd/zephyr,sdmmc-disk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_PATH "/soc/peripheral@50000000/usdhc@109000/sdmmc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FULL_NAME "sdmmc"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FULL_NAME_UNQUOTED sdmmc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FULL_NAME_TOKEN sdmmc
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FULL_NAME_UPPER_TOKEN SDMMC

/* Node parent (/soc/peripheral@50000000/usdhc@109000) identifier: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_PARENT DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_NODELABEL_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_CHILD_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_HASH z_PIPVqXWbPbCDu_ZqsWBDy7_Ids4wLHum53f4ZBYIQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_ORD 188
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_ORD_STR_SORTABLE 00188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_REQUIRES_ORDS \
	187,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_EXISTS 1
#define DT_N_INST_0_zephyr_sdmmc_disk DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc

/* Bus info (controller: '/soc/peripheral@50000000/usdhc@109000', type: '['sd']') */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_BUS_sd 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_BUS DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_REG_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_RANGES_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_IRQ_NUM 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_IRQ_LEVEL 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_COMPAT_MATCHES_zephyr_sdmmc_disk 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_COMPAT_MODEL_IDX_0 "sdmmc-disk"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name "SD"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_STRING_UNQUOTED SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_STRING_TOKEN SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_STRING_UPPER_TOKEN SD
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_IDX_0 "SD"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, disk_name, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, disk_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_disk_name_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, status, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_status_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible {"zephyr,sdmmc-disk"}
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_IDX_0 "zephyr,sdmmc-disk"
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_IDX_0_STRING_UNQUOTED zephyr,sdmmc-disk
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_IDX_0_STRING_TOKEN zephyr_sdmmc_disk
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SDMMC_DISK
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, compatible, 0)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_LEN 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_wakeup_source 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@500c8000
 *
 * Node identifier: DT_N_S_soc_S_spi_500c8000
 *
 * Binding (compatible = nxp,imx-flexspi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nxp,imx-flexspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_500c8000_PATH "/soc/spi@500c8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_500c8000_FULL_NAME "spi@500c8000"
#define DT_N_S_soc_S_spi_500c8000_FULL_NAME_UNQUOTED spi@500c8000
#define DT_N_S_soc_S_spi_500c8000_FULL_NAME_TOKEN spi_500c8000
#define DT_N_S_soc_S_spi_500c8000_FULL_NAME_UPPER_TOKEN SPI_500C8000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_500c8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_500c8000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_500c8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_500c8000_FOREACH_NODELABEL(fn) fn(flexspi)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flexspi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_500c8000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_500c8000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_500c8000_HASH RFFrIuZ3Fd1pYEMAP7ACgM8cFPi017RgBxl8t5bcvBI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_500c8000_ORD 189
#define DT_N_S_soc_S_spi_500c8000_ORD_STR_SORTABLE 00189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_500c8000_REQUIRES_ORDS \
	4, \
	5, \
	7, \
	61,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_500c8000_SUPPORTS_ORDS \
	190,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_500c8000_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi DT_N_S_soc_S_spi_500c8000
#define DT_N_NODELABEL_flexspi      DT_N_S_soc_S_spi_500c8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_500c8000_REG_NUM 2
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_0_VAL_ADDRESS 1342996480
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_1_VAL_ADDRESS 2415919104
#define DT_N_S_soc_S_spi_500c8000_REG_IDX_1_VAL_SIZE 8388608
#define DT_N_S_soc_S_spi_500c8000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_500c8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_500c8000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_VAL_irq 58
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_500c8000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_500c8000_COMPAT_MATCHES_nxp_imx_flexspi 1
#define DT_N_S_soc_S_spi_500c8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_500c8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_COMPAT_MODEL_IDX_0 "imx-flexspi"
#define DT_N_S_soc_S_spi_500c8000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_500c8000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexspi

/* Generic property macros: */
#define DT_N_S_soc_S_spi_500c8000_P_reg {1342996480, 4096, 2415919104, 8388608}
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_0 1342996480
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_2 2415919104
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_reg_IDX_3 8388608
#define DT_N_S_soc_S_spi_500c8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_interrupts {58, 0}
#define DT_N_S_soc_S_spi_500c8000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_interrupts_IDX_0 58
#define DT_N_S_soc_S_spi_500c8000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_500c8000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_bufferable 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_bufferable_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_cacheable 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_cacheable_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_prefetch 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_prefetch_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_read_addr_opt 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_read_addr_opt_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_combination_mode 1
#define DT_N_S_soc_S_spi_500c8000_P_combination_mode_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_sck_differential_clock 0
#define DT_N_S_soc_S_spi_500c8000_P_sck_differential_clock_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_b 0
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_b_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_b_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_b_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_rx_clock_source_b_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary "no-boundary"
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_STRING_UNQUOTED no-boundary
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_STRING_TOKEN no_boundary
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_STRING_UPPER_TOKEN NO_BOUNDARY
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_IDX_0 "no-boundary"
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_IDX_0_ENUM_VAL_no_boundary_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, ahb_boundary, 0)
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, ahb_boundary, 0)
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, ahb_boundary, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_ahb_boundary_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_status "okay"
#define DT_N_S_soc_S_spi_500c8000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_500c8000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_500c8000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_500c8000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_500c8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_500c8000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, status, 0)
#define DT_N_S_soc_S_spi_500c8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, status, 0)
#define DT_N_S_soc_S_spi_500c8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_status_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_compatible {"nxp,imx-flexspi"}
#define DT_N_S_soc_S_spi_500c8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_compatible_IDX_0 "nxp,imx-flexspi"
#define DT_N_S_soc_S_spi_500c8000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi
#define DT_N_S_soc_S_spi_500c8000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi
#define DT_N_S_soc_S_spi_500c8000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI
#define DT_N_S_soc_S_spi_500c8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, compatible, 0)
#define DT_N_S_soc_S_spi_500c8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, compatible, 0)
#define DT_N_S_soc_S_spi_500c8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_clocks_IDX_0_PH DT_N_S_soc_S_peripheral_50000000_S_syscon_0
#define DT_N_S_soc_S_spi_500c8000_P_clocks_IDX_0_VAL_name 2560
#define DT_N_S_soc_S_spi_500c8000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, clocks, 0)
#define DT_N_S_soc_S_spi_500c8000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, clocks, 0)
#define DT_N_S_soc_S_spi_500c8000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_500c8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_500c8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_500c8000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_pinmux_flexspi
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_pinmux_flexspi
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_500c8000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@500c8000/w25q64jvssiq@0
 *
 * Node identifier: DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0
 *
 * Binding (compatible = nxp,imx-flexspi-nor):
 *   $ZEPHYR_BASE/dts/bindings/mtd/nxp,imx-flexspi-nor.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_PATH "/soc/spi@500c8000/w25q64jvssiq@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FULL_NAME "w25q64jvssiq@0"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FULL_NAME_UNQUOTED w25q64jvssiq@0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FULL_NAME_TOKEN w25q64jvssiq_0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FULL_NAME_UPPER_TOKEN W25Q64JVSSIQ_0

/* Node parent (/soc/spi@500c8000) identifier: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_PARENT DT_N_S_soc_S_spi_500c8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_NODELABEL(fn) fn(w25q64jvssiq)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(w25q64jvssiq, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_500c8000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_CHILD_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_HASH hym819VpKDJr89K1S_CJsARldRxYH8C29E40LGk40Rs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_ORD 190
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_ORD_STR_SORTABLE 00190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_REQUIRES_ORDS \
	189,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_SUPPORTS_ORDS \
	191,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_EXISTS 1
#define DT_N_INST_0_nxp_imx_flexspi_nor DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0
#define DT_N_NODELABEL_w25q64jvssiq     DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0

/* Bus info (controller: '/soc/spi@500c8000', type: '['spi']') */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_BUS_spi 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_BUS DT_N_S_soc_S_spi_500c8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_REG_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_COMPAT_MATCHES_nxp_imx_flexspi_nor 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_COMPAT_MODEL_IDX_0 "imx-flexspi-nor"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_unit 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_unit_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_unit_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval 2
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_interval_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_setup_time 3
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_setup_time_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_hold_time 3
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_cs_hold_time_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_data_valid_time 2
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_data_valid_time_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_column_space 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_column_space_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_word_addressable 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_word_addressable_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_unit 2
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_unit_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_unit_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_unit_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_unit_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_interval 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_ahb_write_wait_interval_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_reg {0}
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_max_frequency 133000000
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_duplex 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_frame_format 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_cpol 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_cpha 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status "okay"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, status, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, status, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_LEN 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible {"nxp,imx-flexspi-nor"}
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_IDX_0 "nxp,imx-flexspi-nor"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-flexspi-nor
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_IDX_0_STRING_TOKEN nxp_imx_flexspi_nor
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_FLEXSPI_NOR
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, compatible, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, compatible, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_wakeup_source 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id {239, 64, 23}
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_0 239
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_1 64
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_IDX_2 23
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 0) \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 1) \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 2)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 2)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, jedec_id, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_LEN 3
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_jedec_id_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_size 67108864
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_size_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_erase_block_size 4096
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_write_block_size 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/spi@500c8000/w25q64jvssiq@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_PATH "/soc/spi@500c8000/w25q64jvssiq@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/spi@500c8000/w25q64jvssiq@0) identifier: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_PARENT DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0) fn(DT_N_S_soc_S_spi_500c8000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_CHILD_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_HASH mw6QEy9EVRVd5UPWCanZQFTaOhqxcBOLr_N2URotkbU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_ORD 191
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_ORD_STR_SORTABLE 00191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_REQUIRES_ORDS \
	190,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_SUPPORTS_ORDS \
	192,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_EXISTS 1
#define DT_N_INST_1_fixed_partitions DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@500c8000/w25q64jvssiq@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_PATH "/soc/spi@500c8000/w25q64jvssiq@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/spi@500c8000/w25q64jvssiq@0/partitions) identifier: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0) fn(DT_N_S_soc_S_spi_500c8000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_HASH VX_Et8llfko_GtQxLeEllmmupAwt3qFzZpvebkQw9kg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_ORD 192
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	191,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 8388608
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_PARTITION_ID 5

/* Generic property macros: */
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label "storage"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg {0, 8388608}
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg_IDX_1 8388608
#define DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_PATH "/soc/sram@14000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_FULL_NAME "sram@14000000"
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_UNQUOTED sram@14000000
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_TOKEN sram_14000000
#define DT_N_S_soc_S_sram_14000000_FULL_NAME_UPPER_TOKEN SRAM_14000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sram_14000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_FOREACH_NODELABEL(fn) fn(sram)
#define DT_N_S_soc_S_sram_14000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_CHILD_NUM 4
#define DT_N_S_soc_S_sram_14000000_CHILD_NUM_STATUS_OKAY 4
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_HASH fTWKxOnuUOgQSWbHx0n60GBEJD87RM6biYsflKjomA4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_ORD 193
#define DT_N_S_soc_S_sram_14000000_ORD_STR_SORTABLE 00193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_REQUIRES_ORDS \
	4,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_SUPPORTS_ORDS \
	194, \
	195, \
	196, \
	197,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_EXISTS 1
#define DT_N_NODELABEL_sram DT_N_S_soc_S_sram_14000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_REG_NUM 0
#define DT_N_S_soc_S_sram_14000000_RANGES_NUM 1
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 67108864
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 335544320
#define DT_N_S_soc_S_sram_14000000_RANGES_IDX_0_VAL_LENGTH 536870912
#define DT_N_S_soc_S_sram_14000000_FOREACH_RANGE(fn) fn(DT_N_S_soc_S_sram_14000000, 0)
#define DT_N_S_soc_S_sram_14000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000/memory@4000000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000_S_memory_4000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_PATH "/soc/sram@14000000/memory@4000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FULL_NAME "memory@4000000"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FULL_NAME_UNQUOTED memory@4000000
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FULL_NAME_TOKEN memory_4000000
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FULL_NAME_UPPER_TOKEN MEMORY_4000000

/* Node parent (/soc/sram@14000000) identifier: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_PARENT DT_N_S_soc_S_sram_14000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_NODELABEL(fn) fn(sramx)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sramx, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_HASH UauvQltW2HKmAYwh9VktDXqMd3hqJe06UpgIi47kT1U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_ORD 194
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_ORD_STR_SORTABLE 00194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_REQUIRES_ORDS \
	193,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_soc_S_sram_14000000_S_memory_4000000
#define DT_N_INST_0_mmio_sram            DT_N_S_soc_S_sram_14000000_S_memory_4000000
#define DT_N_NODELABEL_sramx             DT_N_S_soc_S_sram_14000000_S_memory_4000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_REG_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_REG_IDX_0_VAL_ADDRESS 335544320
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_REG_IDX_0_VAL_SIZE 98304
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region "SRAM1"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_STRING_UNQUOTED SRAM1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_STRING_TOKEN SRAM1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_STRING_UPPER_TOKEN SRAM1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_IDX_0 "SRAM1"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, zephyr_memory_region, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible {"zephyr,memory-region", "mmio-sram"}
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_1 "mmio-sram"
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_1_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_1_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_IDX_1_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 0) \
	fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 1)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 1)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_LEN 2
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg {67108864, 98304}
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg_IDX_0 67108864
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg_IDX_1 98304
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_attr 1048576
#define DT_N_S_soc_S_sram_14000000_S_memory_4000000_P_zephyr_memory_attr_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_PATH "/soc/sram@14000000/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/soc/sram@14000000) identifier: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_PARENT DT_N_S_soc_S_sram_14000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_HASH rZf8QSj1D6VyNaJg0BXScyVuBtuEEYk01rH2lHYaYYI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_ORD 195
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_ORD_STR_SORTABLE 00195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_REQUIRES_ORDS \
	193,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_soc_S_sram_14000000_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_sram_14000000_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 805306368
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_REG_IDX_0_VAL_SIZE 327680
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg {536870912, 327680}
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg_IDX_1 327680
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000/memory@20050000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000_S_memory_20050000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_PATH "/soc/sram@14000000/memory@20050000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FULL_NAME "memory@20050000"
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FULL_NAME_UNQUOTED memory@20050000
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FULL_NAME_TOKEN memory_20050000
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FULL_NAME_UPPER_TOKEN MEMORY_20050000

/* Node parent (/soc/sram@14000000) identifier: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_PARENT DT_N_S_soc_S_sram_14000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_NODELABEL(fn) fn(sramg)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sramg, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_HASH qXTmunEGpw0zzHLWptTaL_0PxrGYaXV_wI9aWpOl7so

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_ORD 196
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_ORD_STR_SORTABLE 00196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_REQUIRES_ORDS \
	193,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_EXISTS 1
#define DT_N_INST_2_mmio_sram DT_N_S_soc_S_sram_14000000_S_memory_20050000
#define DT_N_NODELABEL_sramg  DT_N_S_soc_S_sram_14000000_S_memory_20050000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_REG_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_REG_IDX_0_VAL_ADDRESS 805634048
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_REG_IDX_0_VAL_SIZE 65536
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg {537198592, 65536}
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg_IDX_0 537198592
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20050000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sram@14000000/memory@20060000
 *
 * Node identifier: DT_N_S_soc_S_sram_14000000_S_memory_20060000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_PATH "/soc/sram@14000000/memory@20060000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FULL_NAME "memory@20060000"
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FULL_NAME_UNQUOTED memory@20060000
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FULL_NAME_TOKEN memory_20060000
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FULL_NAME_UPPER_TOKEN MEMORY_20060000

/* Node parent (/soc/sram@14000000) identifier: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_PARENT DT_N_S_soc_S_sram_14000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_NODELABEL(fn) fn(sramh)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sramh, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_CHILD_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_HASH x5eLEQSQxjblo8yi3SW7xQX8uNrYg2SJjVDmH9RfuNE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_ORD 197
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_ORD_STR_SORTABLE 00197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_REQUIRES_ORDS \
	193,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_EXISTS 1
#define DT_N_INST_3_mmio_sram DT_N_S_soc_S_sram_14000000_S_memory_20060000
#define DT_N_NODELABEL_sramh  DT_N_S_soc_S_sram_14000000_S_memory_20060000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_REG_NUM 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_REG_IDX_0_VAL_ADDRESS 805699584
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_REG_IDX_0_VAL_SIZE 32768
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_RANGES_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_IRQ_NUM 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_IRQ_LEVEL 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg {537264128, 32768}
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg_IDX_0 537264128
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, compatible, 0)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_LEN 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_wakeup_source 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sram_14000000_S_memory_20060000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram                       DT_N_S_soc_S_sram_14000000_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS                1
#define DT_CHOSEN_zephyr_flash                      DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS               1
#define DT_CHOSEN_zephyr_flash_controller           DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS    1
#define DT_CHOSEN_zephyr_code_partition             DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000
#define DT_CHOSEN_zephyr_code_partition_EXISTS      1
#define DT_CHOSEN_zephyr_uart_mcumgr                DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_CHOSEN_zephyr_uart_mcumgr_EXISTS         1
#define DT_CHOSEN_zephyr_console                    DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_CHOSEN_zephyr_console_EXISTS             1
#define DT_CHOSEN_zephyr_shell_uart                 DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS          1
#define DT_CHOSEN_zephyr_canbus                     DT_N_S_soc_S_peripheral_50000000_S_can_d4000
#define DT_CHOSEN_zephyr_canbus_EXISTS              1
#define DT_CHOSEN_zephyr_code_cpu1_partition        DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000
#define DT_CHOSEN_zephyr_code_cpu1_partition_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000) fn(DT_N_S_soc_S_spi_500c8000) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_pinctrl_S_pinmux_dac0) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_sai1) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_sai0) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1) fn(DT_N_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_lcd_8080_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_sram_14000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000) fn(DT_N_S_soc_S_peripheral_50000000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000) fn(DT_N_S_soc_S_spi_500c8000) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1) fn(DT_N_S_pinctrl_S_pinmux_dac0) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_sai1) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_sai0) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_enet_qos) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1) fn(DT_N_S_pinctrl_S_pinmux_lpadc0) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1) fn(DT_N_S_pinctrl_S_pinmux_sctimer) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_3) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_lcd_8080_connector) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_40000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpuart_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_spi_92000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_92000_S_lpi2c_92800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpuart_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_lpi2c_93800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_spi_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpuart_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_spi_95000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_95000_S_lpi2c_95800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_spi_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpi2c_b4800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpuart_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_spi_b5000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b5000_S_lpi2c_b5800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpuart_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_spi_b6000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b6000_S_lpi2c_b6800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpuart_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_spi_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpuart_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_spi_b8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b8000_S_lpi2c_b8800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpuart_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_spi_b9000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b9000_S_lpi2c_b9800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_a0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_timers_49000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_112000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000_S_pwm3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_10000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_dd000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_52000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_53000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d8000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_21000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000_S_flexio0_lcd, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_1, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_2, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_3, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm1_lpspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpi2c_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pimux_flexcomm7_lpi2c_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm2_lpuart_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcomm4_lpuart_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexspi_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_dac0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sai0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mdio_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_enet_qos_S_mac_group, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexpwm1_pwm2_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_smartdma_camera_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_usdhc0_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpadc0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_lpcmp0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexcan0_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_i3c1_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_sctimer_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group0, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_pinmux_flexio_lcd_S_group2, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_3, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_lcd_8080_connector, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_14000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_f2000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_cpu1_image DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions_S_partition_1d0000
#define DT_COMPAT_fixed_partitions_LABEL_cpu1_image_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp_mcxn947 1
#define DT_COMPAT_HAS_OKAY_nxp_mcx 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_nxp_msf1 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_uid 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_syscon 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_syscon_reset 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinmux 1
#define DT_COMPAT_HAS_OKAY_nxp_kinetis_gpio 1
#define DT_COMPAT_HAS_OKAY_nxp_lp_flexcomm 1
#define DT_COMPAT_HAS_OKAY_nxp_lpspi 1
#define DT_COMPAT_HAS_OKAY_nxp_lpuart 1
#define DT_COMPAT_HAS_OKAY_nxp_lpi2c 1
#define DT_COMPAT_HAS_OKAY_ovti_ov7670 1
#define DT_COMPAT_HAS_OKAY_nxp_mbox_mailbox 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_edma 1
#define DT_COMPAT_HAS_OKAY_nxp_lpdac 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_qos 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_qos_mac 1
#define DT_COMPAT_HAS_OKAY_nxp_enet_qos_mdio 1
#define DT_COMPAT_HAS_OKAY_ethernet_phy 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_wwdt 1
#define DT_COMPAT_HAS_OKAY_nxp_flexpwm 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_ctimer 1
#define DT_COMPAT_HAS_OKAY_nxp_sctimer_pwm 1
#define DT_COMPAT_HAS_OKAY_nxp_smartdma 1
#define DT_COMPAT_HAS_OKAY_nxp_video_smartdma 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_usdhc 1
#define DT_COMPAT_HAS_OKAY_zephyr_sdmmc_disk 1
#define DT_COMPAT_HAS_OKAY_nxp_vref 1
#define DT_COMPAT_HAS_OKAY_nxp_lpc_lpadc 1
#define DT_COMPAT_HAS_OKAY_nxp_ehci 1
#define DT_COMPAT_HAS_OKAY_zephyr_cdc_acm_uart 1
#define DT_COMPAT_HAS_OKAY_nxp_usbphy 1
#define DT_COMPAT_HAS_OKAY_nxp_lpcmp 1
#define DT_COMPAT_HAS_OKAY_nxp_flexcan 1
#define DT_COMPAT_HAS_OKAY_nxp_lptmr 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_i3c 1
#define DT_COMPAT_HAS_OKAY_nxp_flexio 1
#define DT_COMPAT_HAS_OKAY_nxp_mrt 1
#define DT_COMPAT_HAS_OKAY_nxp_mrt_channel 1
#define DT_COMPAT_HAS_OKAY_nxp_irtc 1
#define DT_COMPAT_HAS_OKAY_nxp_mcux_i2s 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_flexspi_nor 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33f 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_nxp_port_pinctrl 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_nxp_lcd_8080 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_mcxn947_NUM_OKAY 1
#define DT_N_INST_nxp_mcx_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 4
#define DT_N_INST_nxp_msf1_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 2
#define DT_N_INST_nxp_lpc_uid_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_syscon_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_syscon_reset_NUM_OKAY 1
#define DT_N_INST_nxp_port_pinmux_NUM_OKAY 6
#define DT_N_INST_nxp_kinetis_gpio_NUM_OKAY 4
#define DT_N_INST_nxp_lp_flexcomm_NUM_OKAY 4
#define DT_N_INST_nxp_lpspi_NUM_OKAY 1
#define DT_N_INST_nxp_lpuart_NUM_OKAY 2
#define DT_N_INST_nxp_lpi2c_NUM_OKAY 2
#define DT_N_INST_ovti_ov7670_NUM_OKAY 1
#define DT_N_INST_nxp_mbox_mailbox_NUM_OKAY 1
#define DT_N_INST_nxp_mcux_edma_NUM_OKAY 1
#define DT_N_INST_nxp_lpdac_NUM_OKAY 1
#define DT_N_INST_nxp_enet_qos_NUM_OKAY 1
#define DT_N_INST_nxp_enet_qos_mac_NUM_OKAY 1
#define DT_N_INST_nxp_enet_qos_mdio_NUM_OKAY 1
#define DT_N_INST_ethernet_phy_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_wwdt_NUM_OKAY 1
#define DT_N_INST_nxp_flexpwm_NUM_OKAY 2
#define DT_N_INST_nxp_imx_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_ctimer_NUM_OKAY 1
#define DT_N_INST_nxp_sctimer_pwm_NUM_OKAY 1
#define DT_N_INST_nxp_smartdma_NUM_OKAY 1
#define DT_N_INST_nxp_video_smartdma_NUM_OKAY 1
#define DT_N_INST_nxp_imx_usdhc_NUM_OKAY 1
#define DT_N_INST_zephyr_sdmmc_disk_NUM_OKAY 1
#define DT_N_INST_nxp_vref_NUM_OKAY 1
#define DT_N_INST_nxp_lpc_lpadc_NUM_OKAY 1
#define DT_N_INST_nxp_ehci_NUM_OKAY 1
#define DT_N_INST_zephyr_cdc_acm_uart_NUM_OKAY 1
#define DT_N_INST_nxp_usbphy_NUM_OKAY 1
#define DT_N_INST_nxp_lpcmp_NUM_OKAY 1
#define DT_N_INST_nxp_flexcan_NUM_OKAY 1
#define DT_N_INST_nxp_lptmr_NUM_OKAY 2
#define DT_N_INST_nxp_mcux_i3c_NUM_OKAY 1
#define DT_N_INST_nxp_flexio_NUM_OKAY 1
#define DT_N_INST_nxp_mrt_NUM_OKAY 1
#define DT_N_INST_nxp_mrt_channel_NUM_OKAY 1
#define DT_N_INST_nxp_irtc_NUM_OKAY 1
#define DT_N_INST_nxp_mcux_i2s_NUM_OKAY 2
#define DT_N_INST_nxp_imx_flexspi_NUM_OKAY 1
#define DT_N_INST_nxp_imx_flexspi_nor_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33f_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_nxp_port_pinctrl_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_nxp_lcd_8080_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp_mcxn947(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mcxn947(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcxn947(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcxn947(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcx(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp_mcx(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcx(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcx(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_sram_14000000_S_memory_4000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20050000, __VA_ARGS__) fn(DT_N_S_soc_S_sram_14000000_S_memory_20060000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_msf1(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000)
#define DT_FOREACH_OKAY_VARGS_nxp_msf1(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_msf1(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_msf1(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_uid(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_uid(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flash_controller_43000_S_uuid_1100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_uid(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_uid(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_syscon(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_syscon(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_syscon(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_syscon(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_syscon_reset(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_syscon_reset(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_syscon_0_S_reset, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_syscon_reset(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_syscon_reset(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinmux(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinmux(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_116000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_117000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_118000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_119000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_11a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_pinmux_42000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinmux(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinmux(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_kinetis_gpio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000)
#define DT_FOREACH_OKAY_VARGS_nxp_kinetis_gpio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_96000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_98000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_gpio_9e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_kinetis_gpio(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_kinetis_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lp_flexcomm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000)
#define DT_FOREACH_OKAY_VARGS_nxp_lp_flexcomm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lp_flexcomm(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lp_flexcomm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpspi(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpspi(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_93000_S_spi_93000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpuart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpuart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpuart_94000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b4000_S_lpuart_b4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpuart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpuart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpi2c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800)
#define DT_FOREACH_OKAY_VARGS_nxp_lpi2c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_94000_S_lpi2c_94800, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpi2c(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpi2c(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_ovti_ov7670(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21)
#define DT_FOREACH_OKAY_VARGS_ovti_ov7670(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexcomm_b7000_S_lpi2c_b7800_S_ov7670_21, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ovti_ov7670(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ovti_ov7670(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mbox_mailbox(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000)
#define DT_FOREACH_OKAY_VARGS_nxp_mbox_mailbox(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mbox_b2000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mbox_mailbox(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mbox_mailbox(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_edma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_edma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dma_controller_80000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_edma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_edma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpdac(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpdac(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_dac_10f000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpdac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpdac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_qos(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_qos(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_qos(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_qos(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_qos_mac(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_qos_mac(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_ethernet, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_qos_mac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_qos_mac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_enet_qos_mdio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio)
#define DT_FOREACH_OKAY_VARGS_nxp_enet_qos_mdio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_enet_qos_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_enet_qos_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_ethernet_phy(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0)
#define DT_FOREACH_OKAY_VARGS_ethernet_phy(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ethernet_40100000_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ethernet_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ethernet_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_wwdt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_wwdt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_watchdog_16000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_wwdt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_wwdt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_flexpwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000)
#define DT_FOREACH_OKAY_VARGS_nxp_flexpwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_ce000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_flexpwm(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_flexpwm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_pwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexpwm_d0000_S_pwm0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_ctimer(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_ctimer(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_ctimer_c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_ctimer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_ctimer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_sctimer_pwm(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000)
#define DT_FOREACH_OKAY_VARGS_nxp_sctimer_pwm(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_pwm_91000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_sctimer_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_sctimer_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_smartdma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000)
#define DT_FOREACH_OKAY_VARGS_nxp_smartdma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_smartdma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_smartdma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_video_smartdma(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma)
#define DT_FOREACH_OKAY_VARGS_nxp_video_smartdma(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_smartdma_33000_S_video_sdma, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_video_smartdma(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_video_smartdma(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_usdhc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_usdhc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_usdhc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_usdhc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_sdmmc_disk(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc)
#define DT_FOREACH_OKAY_VARGS_zephyr_sdmmc_disk(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usdhc_109000_S_sdmmc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_sdmmc_disk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_sdmmc_disk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_vref(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000)
#define DT_FOREACH_OKAY_VARGS_nxp_vref(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_vref_111000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_vref(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_vref(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpc_lpadc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpc_lpadc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_adc_10d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpc_lpadc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpc_lpadc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_ehci(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000)
#define DT_FOREACH_OKAY_VARGS_nxp_ehci(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_ehci(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_ehci(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_cdc_acm_uart(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0)
#define DT_FOREACH_OKAY_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbd_10b000_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_cdc_acm_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_usbphy(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000)
#define DT_FOREACH_OKAY_VARGS_nxp_usbphy(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_usbphy_10a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_usbphy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_usbphy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lpcmp(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000)
#define DT_FOREACH_OKAY_VARGS_nxp_lpcmp(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lpcmp_51000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lpcmp(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lpcmp(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_flexcan(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000)
#define DT_FOREACH_OKAY_VARGS_nxp_flexcan(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_can_d4000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_flexcan(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_flexcan(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lptmr(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000)
#define DT_FOREACH_OKAY_VARGS_nxp_lptmr(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4a000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_lptmr_4b000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lptmr(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lptmr(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_i3c(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_i3c(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_i3c_22000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_i3c(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_i3c(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_flexio(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000)
#define DT_FOREACH_OKAY_VARGS_nxp_flexio(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_flexio_105000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_flexio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_flexio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mrt(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000)
#define DT_FOREACH_OKAY_VARGS_nxp_mrt(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mrt(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mrt(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mrt_channel(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0)
#define DT_FOREACH_OKAY_VARGS_nxp_mrt_channel(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_mrt_13000_S_mrt0_channel_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mrt_channel(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mrt_channel(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_irtc(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000)
#define DT_FOREACH_OKAY_VARGS_nxp_irtc(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_rtc_4c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_irtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_irtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_mcux_i2s(fn) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000)
#define DT_FOREACH_OKAY_VARGS_nxp_mcux_i2s(fn, ...) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_106000, __VA_ARGS__) fn(DT_N_S_soc_S_peripheral_50000000_S_sai_107000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_mcux_i2s(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_mcux_i2s(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi(fn) fn(DT_N_S_soc_S_spi_500c8000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi(fn, ...) fn(DT_N_S_soc_S_spi_500c8000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_flexspi_nor(fn) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(DT_N_S_soc_S_spi_500c8000_S_w25q64jvssiq_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_flexspi_nor(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_flexspi_nor(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_port_pinctrl(fn) fn(DT_N_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_port_pinctrl(fn, ...) fn(DT_N_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_port_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_port_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_lcd_8080(fn) fn(DT_N_S_lcd_8080_connector)
#define DT_FOREACH_OKAY_VARGS_nxp_lcd_8080(fn, ...) fn(DT_N_S_lcd_8080_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_lcd_8080(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_lcd_8080(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_ovti_ov7670_BUS_i2c 1
#define DT_COMPAT_ethernet_phy_BUS_mdio 1
#define DT_COMPAT_nxp_video_smartdma_BUS_dma 1
#define DT_COMPAT_zephyr_sdmmc_disk_BUS_sd 1
#define DT_COMPAT_zephyr_cdc_acm_uart_BUS_usb 1
#define DT_COMPAT_nxp_imx_flexspi_nor_BUS_spi 1
