{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731502980268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731502980269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 21:03:00 2024 " "Processing started: Wed Nov 13 21:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731502980269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502980269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_codelock -c my_codelock " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_codelock -c my_codelock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502980269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731502980441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731502980441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_codelock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_codelock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_codelock " "Found entity 1: my_codelock" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731502984643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502984643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Verilog2.v" "" { Text "C:/Verilog/week6/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731502984644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502984644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncce " "Found entity 1: debouncce" {  } { { "Verilog3.v" "" { Text "C:/Verilog/week6/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731502984645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502984645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_codelock " "Elaborating entity \"my_codelock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731502984657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 my_codelock.v(40) " "Verilog HDL assignment warning at my_codelock.v(40): truncated value with size 4 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984661 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(45) " "Verilog HDL assignment warning at my_codelock.v(45): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(96) " "Verilog HDL assignment warning at my_codelock.v(96): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(104) " "Verilog HDL assignment warning at my_codelock.v(104): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(112) " "Verilog HDL assignment warning at my_codelock.v(112): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(120) " "Verilog HDL assignment warning at my_codelock.v(120): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 my_codelock.v(150) " "Verilog HDL assignment warning at my_codelock.v(150): truncated value with size 32 to match size of target (24)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 my_codelock.v(179) " "Verilog HDL assignment warning at my_codelock.v(179): truncated value with size 32 to match size of target (1)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984662 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_codelock.v(184) " "Verilog HDL assignment warning at my_codelock.v(184): truncated value with size 32 to match size of target (4)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984663 "|my_codelock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_codelock.v(188) " "Verilog HDL assignment warning at my_codelock.v(188): truncated value with size 32 to match size of target (4)" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984663 "|my_codelock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 my_codelock.v(32) " "Net \"seg.data_a\" at my_codelock.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731502984664 "|my_codelock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 my_codelock.v(32) " "Net \"seg.waddr_a\" at my_codelock.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731502984664 "|my_codelock"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 my_codelock.v(32) " "Net \"seg.we_a\" at my_codelock.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731502984664 "|my_codelock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncce debouncce:u1 " "Elaborating entity \"debouncce\" for hierarchy \"debouncce:u1\"" {  } { { "my_codelock.v" "u1" { Text "C:/Verilog/week6/my_codelock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731502984671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Verilog3.v(43) " "Verilog HDL assignment warning at Verilog3.v(43): truncated value with size 32 to match size of target (18)" {  } { { "Verilog3.v" "" { Text "C:/Verilog/week6/Verilog3.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731502984671 "|my_codelock|debouncce:u1"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Verilog/week6/db/my_codelock.ram0_my_codelock_d42a3564.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Verilog/week6/db/my_codelock.ram0_my_codelock_d42a3564.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1731502984743 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "seg " "RAM logic \"seg\" is uninferred because MIF is not supported for the selected family" {  } { { "my_codelock.v" "seg" { Text "C:/Verilog/week6/my_codelock.v" 32 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1731502984750 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731502984750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731502984833 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Verilog3.v" "" { Text "C:/Verilog/week6/Verilog3.v" 53 -1 0 } } { "Verilog3.v" "" { Text "C:/Verilog/week6/Verilog3.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731502984835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731502984835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RGB_led_L\[2\] VCC " "Pin \"RGB_led_L\[2\]\" is stuck at VCC" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|RGB_led_L[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB_led_R\[2\] VCC " "Pin \"RGB_led_R\[2\]\" is stuck at VCC" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|RGB_led_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] GND " "Pin \"seg1\[7\]\" is stuck at GND" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[8\] GND " "Pin \"seg1\[8\]\" is stuck at GND" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|seg1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] GND " "Pin \"seg2\[7\]\" is stuck at GND" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[8\] GND " "Pin \"seg2\[8\]\" is stuck at GND" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731502984864 "|my_codelock|seg2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731502984864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731502984890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731502985078 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731502985078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "my_codelock.v" "" { Text "C:/Verilog/week6/my_codelock.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731502985096 "|my_codelock|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731502985096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731502985096 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731502985096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731502985096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731502985096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731502985107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 13 21:03:05 2024 " "Processing ended: Wed Nov 13 21:03:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731502985107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731502985107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731502985107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731502985107 ""}
