// Seed: 1014794309
module module_0;
  wire id_2 = id_2;
  id_3 :
  assert property (@(posedge 1 or 1 or posedge id_3) id_1) id_1 = id_3 + id_1;
  localparam id_4 = $realtime;
endmodule
module module_1 (
    input wor id_0
);
  parameter id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_19(
      -1, id_10, -1 - 1, -1'b0
  );
  module_0 modCall_1 ();
  bit id_20;
  tri id_21 = 1'h0;
  final id_14 <= id_20;
  assign id_20 = -1;
endmodule
