# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assign_5a.srcs/sources_1/new/assign_5a.vhd" \
"../../../../assign_5a.srcs/sim_1/new/test_5a.vhd" \

# Do not sort compile order
nosort
