{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759216946923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759216946924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 09:22:26 2025 " "Processing started: Tue Sep 30 09:22:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759216946924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759216946924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NanoPipets -c NanoPipets " "Command: quartus_map --read_settings_files=on --write_settings_files=off NanoPipets -c NanoPipets" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759216946924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759216947482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759216947483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nanopipets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nanopipets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NanoPipets-comp " "Found design unit 1: NanoPipets-comp" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759216955624 ""} { "Info" "ISGN_ENTITY_NAME" "1 NanoPipets " "Found entity 1: NanoPipets" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759216955624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759216955624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NanoPipets " "Elaborating entity \"NanoPipets\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759216955669 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX NanoPipets.vhd(8) " "VHDL Signal Declaration warning at NanoPipets.vhd(8): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955675 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC_SCLK NanoPipets.vhd(9) " "VHDL Signal Declaration warning at NanoPipets.vhd(9): used implicit default value for signal \"DAC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955675 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC_SDI NanoPipets.vhd(9) " "VHDL Signal Declaration warning at NanoPipets.vhd(9): used implicit default value for signal \"DAC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955675 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DAC_CS NanoPipets.vhd(9) " "VHDL Signal Declaration warning at NanoPipets.vhd(9): used implicit default value for signal \"DAC_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955675 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC1_SDI NanoPipets.vhd(12) " "VHDL Signal Declaration warning at NanoPipets.vhd(12): used implicit default value for signal \"ADC1_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC1_SCLK NanoPipets.vhd(12) " "VHDL Signal Declaration warning at NanoPipets.vhd(12): used implicit default value for signal \"ADC1_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC1_CS NanoPipets.vhd(12) " "VHDL Signal Declaration warning at NanoPipets.vhd(12): used implicit default value for signal \"ADC1_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC2_SDI NanoPipets.vhd(14) " "VHDL Signal Declaration warning at NanoPipets.vhd(14): used implicit default value for signal \"ADC2_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC2_SCLK NanoPipets.vhd(14) " "VHDL Signal Declaration warning at NanoPipets.vhd(14): used implicit default value for signal \"ADC2_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC2_CS NanoPipets.vhd(14) " "VHDL Signal Declaration warning at NanoPipets.vhd(14): used implicit default value for signal \"ADC2_CS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759216955676 "|NanoPipets"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SCLK GND " "Pin \"DAC_SCLK\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|DAC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SDI GND " "Pin \"DAC_SDI\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|DAC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_CS GND " "Pin \"DAC_CS\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|DAC_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC1_SDI GND " "Pin \"ADC1_SDI\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC1_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC1_SCLK GND " "Pin \"ADC1_SCLK\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC1_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC1_CS GND " "Pin \"ADC1_CS\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC1_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC2_SDI GND " "Pin \"ADC2_SDI\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC2_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC2_SCLK GND " "Pin \"ADC2_SCLK\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC2_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC2_CS GND " "Pin \"ADC2_CS\" is stuck at GND" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1759216956156 "|NanoPipets|ADC2_CS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1759216956156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759216956355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759216956355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAC_SDO " "No output dependent on input pin \"DAC_SDO\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|DAC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_SDOA " "No output dependent on input pin \"ADC1_SDOA\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC1_SDOA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_SDOB " "No output dependent on input pin \"ADC1_SDOB\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC1_SDOB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_SDOC " "No output dependent on input pin \"ADC1_SDOC\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC1_SDOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC1_SDOD " "No output dependent on input pin \"ADC1_SDOD\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC1_SDOD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_SDOA " "No output dependent on input pin \"ADC2_SDOA\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC2_SDOA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_SDOB " "No output dependent on input pin \"ADC2_SDOB\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC2_SDOB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_SDOC " "No output dependent on input pin \"ADC2_SDOC\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC2_SDOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC2_SDOD " "No output dependent on input pin \"ADC2_SDOD\"" {  } { { "NanoPipets.vhd" "" { Text "C:/FPGA/NanoPipetas/NanoPipets.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759216956469 "|NanoPipets|ADC2_SDOD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1759216956469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759216956470 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759216956470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759216956470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759216956493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 30 09:22:36 2025 " "Processing ended: Tue Sep 30 09:22:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759216956493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759216956493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759216956493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759216956493 ""}
