
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_37760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:113280*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113280*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:113283*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113283*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1800000; valaddr_reg:x3; val_offset:113286*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113286*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1800001; valaddr_reg:x3; val_offset:113289*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113289*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1800003; valaddr_reg:x3; val_offset:113292*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113292*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1800007; valaddr_reg:x3; val_offset:113295*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113295*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb180000f; valaddr_reg:x3; val_offset:113298*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113298*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb180001f; valaddr_reg:x3; val_offset:113301*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113301*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb180003f; valaddr_reg:x3; val_offset:113304*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113304*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb180007f; valaddr_reg:x3; val_offset:113307*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113307*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb18000ff; valaddr_reg:x3; val_offset:113310*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113310*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb18001ff; valaddr_reg:x3; val_offset:113313*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113313*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb18003ff; valaddr_reg:x3; val_offset:113316*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113316*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb18007ff; valaddr_reg:x3; val_offset:113319*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113319*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1800fff; valaddr_reg:x3; val_offset:113322*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113322*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1801fff; valaddr_reg:x3; val_offset:113325*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113325*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1803fff; valaddr_reg:x3; val_offset:113328*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113328*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1807fff; valaddr_reg:x3; val_offset:113331*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113331*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb180ffff; valaddr_reg:x3; val_offset:113334*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113334*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb181ffff; valaddr_reg:x3; val_offset:113337*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113337*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb183ffff; valaddr_reg:x3; val_offset:113340*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113340*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb187ffff; valaddr_reg:x3; val_offset:113343*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113343*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb18fffff; valaddr_reg:x3; val_offset:113346*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113346*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb19fffff; valaddr_reg:x3; val_offset:113349*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113349*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1bfffff; valaddr_reg:x3; val_offset:113352*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113352*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1c00000; valaddr_reg:x3; val_offset:113355*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113355*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1e00000; valaddr_reg:x3; val_offset:113358*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113358*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1f00000; valaddr_reg:x3; val_offset:113361*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113361*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1f80000; valaddr_reg:x3; val_offset:113364*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113364*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fc0000; valaddr_reg:x3; val_offset:113367*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113367*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fe0000; valaddr_reg:x3; val_offset:113370*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113370*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ff0000; valaddr_reg:x3; val_offset:113373*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113373*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ff8000; valaddr_reg:x3; val_offset:113376*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113376*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffc000; valaddr_reg:x3; val_offset:113379*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113379*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffe000; valaddr_reg:x3; val_offset:113382*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113382*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fff000; valaddr_reg:x3; val_offset:113385*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113385*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fff800; valaddr_reg:x3; val_offset:113388*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113388*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffc00; valaddr_reg:x3; val_offset:113391*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113391*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffe00; valaddr_reg:x3; val_offset:113394*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113394*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffff00; valaddr_reg:x3; val_offset:113397*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113397*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffff80; valaddr_reg:x3; val_offset:113400*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113400*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffffc0; valaddr_reg:x3; val_offset:113403*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113403*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffffe0; valaddr_reg:x3; val_offset:113406*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113406*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffff0; valaddr_reg:x3; val_offset:113409*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113409*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffff8; valaddr_reg:x3; val_offset:113412*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113412*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffffc; valaddr_reg:x3; val_offset:113415*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113415*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1fffffe; valaddr_reg:x3; val_offset:113418*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113418*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cc715 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x63 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cc715; op2val:0x80000000;
op3val:0xb1ffffff; valaddr_reg:x3; val_offset:113421*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113421*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:113424*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113424*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:113427*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113427*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:113430*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113430*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:113433*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113433*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:113436*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113436*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:113439*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113439*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:113442*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113442*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:113445*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113445*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:113448*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113448*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:113451*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113451*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:113454*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113454*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:113457*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113457*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:113460*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113460*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:113463*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113463*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:113466*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113466*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:113469*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113469*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe000000; valaddr_reg:x3; val_offset:113472*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113472*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe000001; valaddr_reg:x3; val_offset:113475*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113475*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe000003; valaddr_reg:x3; val_offset:113478*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113478*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe000007; valaddr_reg:x3; val_offset:113481*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113481*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe00000f; valaddr_reg:x3; val_offset:113484*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113484*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe00001f; valaddr_reg:x3; val_offset:113487*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113487*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe00003f; valaddr_reg:x3; val_offset:113490*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113490*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe00007f; valaddr_reg:x3; val_offset:113493*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113493*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe0000ff; valaddr_reg:x3; val_offset:113496*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113496*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe0001ff; valaddr_reg:x3; val_offset:113499*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113499*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe0003ff; valaddr_reg:x3; val_offset:113502*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113502*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe0007ff; valaddr_reg:x3; val_offset:113505*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113505*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe000fff; valaddr_reg:x3; val_offset:113508*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113508*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe001fff; valaddr_reg:x3; val_offset:113511*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113511*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe003fff; valaddr_reg:x3; val_offset:113514*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113514*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe007fff; valaddr_reg:x3; val_offset:113517*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113517*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe00ffff; valaddr_reg:x3; val_offset:113520*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113520*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe01ffff; valaddr_reg:x3; val_offset:113523*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113523*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe03ffff; valaddr_reg:x3; val_offset:113526*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113526*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe07ffff; valaddr_reg:x3; val_offset:113529*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113529*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe0fffff; valaddr_reg:x3; val_offset:113532*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113532*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe1fffff; valaddr_reg:x3; val_offset:113535*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113535*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe3fffff; valaddr_reg:x3; val_offset:113538*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113538*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe400000; valaddr_reg:x3; val_offset:113541*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113541*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe600000; valaddr_reg:x3; val_offset:113544*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113544*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe700000; valaddr_reg:x3; val_offset:113547*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113547*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe780000; valaddr_reg:x3; val_offset:113550*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113550*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7c0000; valaddr_reg:x3; val_offset:113553*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113553*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7e0000; valaddr_reg:x3; val_offset:113556*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113556*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7f0000; valaddr_reg:x3; val_offset:113559*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113559*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7f8000; valaddr_reg:x3; val_offset:113562*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113562*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fc000; valaddr_reg:x3; val_offset:113565*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113565*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fe000; valaddr_reg:x3; val_offset:113568*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113568*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ff000; valaddr_reg:x3; val_offset:113571*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113571*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ff800; valaddr_reg:x3; val_offset:113574*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113574*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffc00; valaddr_reg:x3; val_offset:113577*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113577*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffe00; valaddr_reg:x3; val_offset:113580*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113580*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fff00; valaddr_reg:x3; val_offset:113583*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113583*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fff80; valaddr_reg:x3; val_offset:113586*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113586*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fffc0; valaddr_reg:x3; val_offset:113589*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113589*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fffe0; valaddr_reg:x3; val_offset:113592*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113592*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffff0; valaddr_reg:x3; val_offset:113595*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113595*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37866:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffff8; valaddr_reg:x3; val_offset:113598*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113598*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37867:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffffc; valaddr_reg:x3; val_offset:113601*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113601*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37868:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7ffffe; valaddr_reg:x3; val_offset:113604*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113604*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37869:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3cceee and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3cceee; op2val:0x0;
op3val:0xe7fffff; valaddr_reg:x3; val_offset:113607*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113607*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37870:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c800000; valaddr_reg:x3; val_offset:113610*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113610*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c800001; valaddr_reg:x3; val_offset:113613*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113613*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c800003; valaddr_reg:x3; val_offset:113616*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113616*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c800007; valaddr_reg:x3; val_offset:113619*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113619*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c80000f; valaddr_reg:x3; val_offset:113622*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113622*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c80001f; valaddr_reg:x3; val_offset:113625*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113625*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37876:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c80003f; valaddr_reg:x3; val_offset:113628*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113628*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37877:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c80007f; valaddr_reg:x3; val_offset:113631*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113631*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37878:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c8000ff; valaddr_reg:x3; val_offset:113634*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113634*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37879:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c8001ff; valaddr_reg:x3; val_offset:113637*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113637*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37880:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c8003ff; valaddr_reg:x3; val_offset:113640*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113640*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37881:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c8007ff; valaddr_reg:x3; val_offset:113643*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113643*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37882:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c800fff; valaddr_reg:x3; val_offset:113646*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113646*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37883:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c801fff; valaddr_reg:x3; val_offset:113649*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113649*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37884:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c803fff; valaddr_reg:x3; val_offset:113652*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113652*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37885:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c807fff; valaddr_reg:x3; val_offset:113655*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113655*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c80ffff; valaddr_reg:x3; val_offset:113658*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113658*0 + 3*295*FLEN/8, x4, x1, x2)

inst_37887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3d81e9 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x2ce94f and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3d81e9; op2val:0x3face94f;
op3val:0x6c81ffff; valaddr_reg:x3; val_offset:113661*0 + 3*295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 113661*0 + 3*295*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955840,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955841,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955843,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955847,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955855,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955871,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955903,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977955967,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977956095,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977956351,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977956863,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977957887,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977959935,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977964031,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977972223,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2977988607,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2978021375,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2978086911,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2978217983,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2978480127,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2979004415,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2980052991,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2982150143,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2982150144,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2984247296,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2985295872,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2985820160,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986082304,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986213376,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986278912,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986311680,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986328064,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986336256,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986340352,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986342400,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986343424,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986343936,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344192,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344320,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344384,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344416,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344432,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344440,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344444,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344446,32,FLEN)
NAN_BOXED(2134689557,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2986344447,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881024,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881025,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881027,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881031,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881039,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881055,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881087,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881151,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881279,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881535,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234882047,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234883071,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234885119,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234889215,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234897407,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234913791,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234946559,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235012095,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235143167,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235405311,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(235929599,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(236978175,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(239075327,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(239075328,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(241172480,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(242221056,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(242745344,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243007488,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243138560,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243204096,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243236864,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243253248,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243261440,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243265536,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243267584,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243268608,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269120,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269376,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269504,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269568,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269600,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269616,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269624,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269628,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269630,32,FLEN)
NAN_BOXED(2134691566,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(243269631,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327936,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327937,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327939,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327943,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327951,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327967,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820327999,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820328063,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820328191,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820328447,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820328959,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820329983,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820332031,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820336127,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820344319,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820360703,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820393471,32,FLEN)
NAN_BOXED(2134737385,32,FLEN)
NAN_BOXED(1068296527,32,FLEN)
NAN_BOXED(1820459007,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
