<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: ym2612                              Date:  2-19-2019,  9:07AM
Device Used: XC9536-15-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
5  /36  ( 14%) 4   /180  (  2%) 15 /72  ( 21%)   2  /36  (  6%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           5/18       15/36       15           4/90       4/17
FB2           0/18        0/36        0           0/90       0/17
             -----       -----                   -----       -----     
              5/36       15/72                    4/180      4/34 

* - Resource is exhausted

** Global Control Resources **

The complement of 'CLK14M' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   14          14    |  I/O              :    14      28
Output        :    4           4    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 5 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ym2612.ise'.
*************************  Summary of Mapped Logic  ************************

** 4 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
RD                  1     1     FB1_1   2    I/O     O       STD  FAST 
CLK3M6              1     1     FB1_2   3    I/O     O       STD  FAST RESET
WR                  1     1     FB1_4   4    I/O     O       STD  FAST 
CS                  1     13    FB1_6   8    I/O     O       STD  FAST 

** 1 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
clk<0>              0     0     FB1_18  STD  RESET

** 15 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
PHI2                FB1_3   5    GCK/I/O I
CLK14M              FB1_5   6    GCK/I/O GCK
A<15>               FB2_1   1    I/O     I
A<14>               FB2_2   44   I/O     I
A<12>               FB2_3   42   GTS/I/O I
A<13>               FB2_4   43   I/O     I
A<11>               FB2_5   40   GTS/I/O I
A<10>               FB2_6   39   GSR/I/O I
A<9>                FB2_7   38   I/O     I
A<8>                FB2_8   37   I/O     I
A<7>                FB2_9   36   I/O     I
A<6>                FB2_10  35   I/O     I
A<5>                FB2_11  34   I/O     I
A<4>                FB2_12  33   I/O     I
RW                  FB2_13  29   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/21
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
RD                    1       0     0   4     FB1_1   2     I/O     O
CLK3M6                1       0     0   4     FB1_2   3     I/O     O
(unused)              0       0     0   5     FB1_3   5     GCK/I/O I
WR                    1       0     0   4     FB1_4   4     I/O     O
(unused)              0       0     0   5     FB1_5   6     GCK/I/O GCK
CS                    1       0     0   4     FB1_6   8     I/O     O
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     
(unused)              0       0     0   5     FB1_9   11    I/O     
(unused)              0       0     0   5     FB1_10  12    I/O     
(unused)              0       0     0   5     FB1_11  13    I/O     
(unused)              0       0     0   5     FB1_12  14    I/O     
(unused)              0       0     0   5     FB1_13  18    I/O     
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16  22    I/O     
(unused)              0       0     0   5     FB1_17  24    I/O     
clk<0>                0       0     0   5     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<10>              6: A<15>             11: A<8> 
  2: A<11>              7: A<4>              12: A<9> 
  3: A<12>              8: A<5>              13: PHI2 
  4: A<13>              9: A<6>              14: RW 
  5: A<14>             10: A<7>              15: clk<0> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
RD                   .............X.......................... 1       1
CLK3M6               ..............X......................... 1       1
WR                   .............X.......................... 1       1
CS                   XXXXXXXXXXXXX........................... 13      13
clk<0>               ........................................ 0       0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     I
(unused)              0       0     0   5     FB2_2   44    I/O     I
(unused)              0       0     0   5     FB2_3   42    GTS/I/O I
(unused)              0       0     0   5     FB2_4   43    I/O     I
(unused)              0       0     0   5     FB2_5   40    GTS/I/O I
(unused)              0       0     0   5     FB2_6   39    GSR/I/O I
(unused)              0       0     0   5     FB2_7   38    I/O     I
(unused)              0       0     0   5     FB2_8   37    I/O     I
(unused)              0       0     0   5     FB2_9   36    I/O     I
(unused)              0       0     0   5     FB2_10  35    I/O     I
(unused)              0       0     0   5     FB2_11  34    I/O     I
(unused)              0       0     0   5     FB2_12  33    I/O     I
(unused)              0       0     0   5     FB2_13  29    I/O     I
(unused)              0       0     0   5     FB2_14  28    I/O     
(unused)              0       0     0   5     FB2_15  27    I/O     
(unused)              0       0     0   5     FB2_16  26    I/O     
(unused)              0       0     0   5     FB2_17  25    I/O     
(unused)              0       0     0   5     FB2_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_CLK3M6: FDCPE port map (CLK3M6,clk(0),NOT CLK14M,'0','0');


CS <= NOT ((PHI2 AND A(9) AND A(8) AND A(7) AND A(5) AND A(4) AND 
	A(11) AND A(10) AND NOT A(14) AND A(15) AND A(12) AND A(13) AND NOT A(6)));


RD <= NOT RW;


WR <= RW;

FTCPE_clk0: FTCPE port map (clk(0),'1',NOT CLK14M,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-15-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-15-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 A<15>                            23 GND                           
  2 RD                               24 TIE                           
  3 CLK3M6                           25 TIE                           
  4 WR                               26 TIE                           
  5 PHI2                             27 TIE                           
  6 CLK14M                           28 TIE                           
  7 TIE                              29 RW                            
  8 CS                               30 TDO                           
  9 TIE                              31 GND                           
 10 GND                              32 VCC                           
 11 TIE                              33 A<4>                          
 12 TIE                              34 A<5>                          
 13 TIE                              35 A<6>                          
 14 TIE                              36 A<7>                          
 15 TDI                              37 A<8>                          
 16 TMS                              38 A<9>                          
 17 TCK                              39 A<10>                         
 18 TIE                              40 A<11>                         
 19 TIE                              41 VCC                           
 20 TIE                              42 A<12>                         
 21 VCC                              43 A<13>                         
 22 TIE                              44 A<14>                         


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-15-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
