#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 22 16:11:40 2024
# Process ID: 14076
# Current directory: F:/BlockRAM_FM/ZPhotonDetector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6076 F:\BlockRAM_FM\ZPhotonDetector\ZPhotonDetector.xpr
# Log file: F:/BlockRAM_FM/ZPhotonDetector/vivado.log
# Journal file: F:/BlockRAM_FM/ZPhotonDetector\vivado.jou
# Running On: DESKTOP-R1EC6M9, OS: Windows, CPU Frequency: 3096 MHz, CPU Physical cores: 6, Host memory: 8288 MB
#-----------------------------------------------------------
start_gui
open_project F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/MySoftware/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/MyTemporary/Github/PhotonDetector/Processing_Board/BlockRAM_FM/ZPhotonDetector' since last save.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/MySoftware/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0' generated file not found 'f:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ip/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0' generated file not found 'f:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ip/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0' generated file not found 'f:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ip/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0' generated file not found 'f:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ip/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0' generated file not found 'f:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ip/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2555.832 ; gain = 480.000
reset_run synth_1
reset_run ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0
[Fri Mar 22 16:12:50 2024] Launched ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1, synth_1...
Run output will be captured here:
ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1/runme.log
synth_1: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/synth_1/runme.log
[Fri Mar 22 16:12:50 2024] Launched impl_1...
Run output will be captured here: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 2581.324 ; gain = 25.492
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
[Fri Mar 22 16:17:07 2024] Launched impl_1...
Run output will be captured here: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-23:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.262 ; gain = 3.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.bit} [get_hw_devices xc7s25_0]
set_property PROBES.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.ltx} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.ltx} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Mar-22 16:22:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '2' windows, at 2024-Mar-22 16:22:09.
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ZPhotonDetector_Block.bd}
Reading block design file <F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ZPhotonDetector_Block.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:ZPower_EN:1.0 - ZPower_EN_0
Adding component instance block -- xilinx.com:module_ref:ZEdge_Detect:1.0 - ZEdge_Detect_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:ZEdge_Detect:1.0 - ZEdge_Detect_1
Adding component instance block -- xilinx.com:module_ref:ZExtRAMSchedule:1.0 - ZExtRAMSchedule_0
Adding component instance block -- xilinx.com:module_ref:ZTick_Trigger:1.0 - ZTick_Trigger_0
Adding component instance block -- xilinx.com:module_ref:ZUARTUploadRAM:1.0 - ZUARTUploadRAM_0
Adding component instance block -- xilinx.com:module_ref:ZBlockRAMSchedule:1.0 - ZBlockRAMSchedule_0
Adding component instance block -- xilinx.com:module_ref:ZLed_Indicator:1.0 - ZLed_Indicator_0
Adding component instance block -- xilinx.com:module_ref:ZTest_Generator:1.0 - ZTest_Generator_0
Adding component instance block -- xilinx.com:module_ref:ZExtRAMModule:1.0 - ZExtRAMModule_0
Adding component instance block -- xilinx.com:module_ref:ZPulse_Counter:1.0 - ZPulse_Counter_0
Adding component instance block -- xilinx.com:module_ref:ZPulseCounter_Adapter:1.0 - ZPulseCounter_Adapter_0
Successfully read diagram <ZPhotonDetector_Block> from block design file <F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ZPhotonDetector_Block.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2731.738 ; gain = 0.000
update_module_reference ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0
Upgrading 'F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ZPhotonDetector_Block.bd'
INFO: [IP_Flow 19-3420] Updated ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0 to use current project options
Wrote  : <F:\BlockRAM_FM\ZPhotonDetector\ZVerilog\ZBlocks\ZPhotonDetector_Block\ZPhotonDetector_Block.bd> 
Wrote  : <F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/ui/bd_f2ba79ca.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.srcs/utils_1/imports/synth_1/ZPhotonDector.dcp with file F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/synth_1/ZPhotonDetector_Block_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 9
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.srcs/sources_1/ip/ila_0/ila_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <F:\BlockRAM_FM\ZPhotonDetector\ZVerilog\ZBlocks\ZPhotonDetector_Block\ZPhotonDetector_Block.bd> 
Verilog Output written to : F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/synth/ZPhotonDetector_Block.v
Verilog Output written to : F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/sim/ZPhotonDetector_Block.v
Verilog Output written to : F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/hdl/ZPhotonDetector_Block_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZPulseCounter_Adapter_0 .
Exporting to file F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/hw_handoff/ZPhotonDetector_Block.hwh
Generated Hardware Definition File F:/BlockRAM_FM/ZPhotonDetector/ZVerilog/ZBlocks/ZPhotonDetector_Block/synth/ZPhotonDetector_Block.hwdef
[Fri Mar 22 16:26:29 2024] Launched ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1, synth_1...
Run output will be captured here:
ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/ZPhotonDetector_Block_ZPulseCounter_Adapter_0_0_synth_1/runme.log
synth_1: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/synth_1/runme.log
[Fri Mar 22 16:26:29 2024] Launched impl_1...
Run output will be captured here: F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2970.270 ; gain = 238.531
set_property PROBES.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.ltx} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.ltx} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.runs/impl_1/ZPhotonDetector_Block_wrapper.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-2302] Device xc7s25 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-Mar-22 16:31:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s25_0] -filter {CELL_NAME=~"ZPhotonDetector_Block_i/ZPulseCounter_Adapter_0/inst/my_ila"}]]
INFO: [Labtools 27-2214] The ILA core 'hw_ila_1' triggered in the last of '2' windows, at 2024-Mar-22 16:31:33.
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/BlockRAM_FM/ZPhotonDetector/ZPhotonDetector.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 16:35:34 2024...
