\BOOKMARK [0][]{chapter*.1}{\315ndice general}{}% 1
\BOOKMARK [0][]{chapter*.2}{\315ndice de figuras}{}% 2
\BOOKMARK [0][]{chapter*.3}{\315ndice de cuadros}{}% 3
\BOOKMARK [0][]{chapter.1}{1 \040 Introducci\363n \040}{}% 4
\BOOKMARK [1][]{section.1.1}{1.1 Estructura del Proyecto Integrador}{chapter.1}% 5
\BOOKMARK [1][]{section.1.2}{1.2 Planteamiento del problema y motivaci\363n}{chapter.1}% 6
\BOOKMARK [1][]{section.1.3}{1.3 Objetivo}{chapter.1}% 7
\BOOKMARK [1][]{section.1.4}{1.4 Plan de Trabajo}{chapter.1}% 8
\BOOKMARK [-1][]{part.1}{I Breve rese\361a sobre el Software Libre}{}% 9
\BOOKMARK [-1][]{part.2}{II Dise\361o Digital}{}% 10
\BOOKMARK [0][]{chapter.2}{2 \040 Dise\361o Digital \040}{part.2}% 11
\BOOKMARK [1][]{section.2.1}{2.1 Introducci\363n}{chapter.2}% 12
\BOOKMARK [2][]{subsection.2.1.1}{2.1.1 Semisumador y sumador completo}{section.2.1}% 13
\BOOKMARK [1][]{section.2.2}{2.2 Selecci\363n de la arquitectura del sumador}{chapter.2}% 14
\BOOKMARK [2][]{subsection.2.2.1}{2.2.1 Costo, Retardo y \301rea de los circuitos combinacionales}{section.2.2}% 15
\BOOKMARK [2][]{subsection.2.2.2}{2.2.2 Clasificaci\363n de los sumadores}{section.2.2}% 16
\BOOKMARK [2][]{subsection.2.2.3}{2.2.3 Carry Lookahead Adders}{section.2.2}% 17
\BOOKMARK [2][]{subsection.2.2.4}{2.2.4 Desenrollando la recurrencia del acarreo}{section.2.2}% 18
\BOOKMARK [2][]{subsection.2.2.5}{2.2.5 Sumadores de Prefijo Paralelos \(Parallel Prefix Adders\)}{section.2.2}% 19
\BOOKMARK [2][]{subsection.2.2.6}{2.2.6 Selecci\363n de la arquitectura}{section.2.2}% 20
\BOOKMARK [1][]{section.2.3}{2.3 Implementaci\363n en Lenguaje de Descripci\363n de Hardware}{chapter.2}% 21
\BOOKMARK [2][]{subsection.2.3.1}{2.3.1 Implementaci\363n del RCA en lava}{section.2.3}% 22
\BOOKMARK [2][]{subsection.2.3.2}{2.3.2 Patrones de conexi\363n}{section.2.3}% 23
\BOOKMARK [2][]{subsection.2.3.3}{2.3.3 Sumador de Brent-Kung}{section.2.3}% 24
\BOOKMARK [2][]{subsection.2.3.4}{2.3.4 Simulaci\363n}{section.2.3}% 25
\BOOKMARK [2][]{subsection.2.3.5}{2.3.5 S\355ntesis del Netlist VHDL}{section.2.3}% 26
\BOOKMARK [0][]{chapter.3}{3 \040 Verificaci\363n Formal \040}{part.2}% 27
\BOOKMARK [1][]{section.3.1}{3.1 Modelo de referencia}{chapter.3}% 28
\BOOKMARK [1][]{section.3.2}{3.2 Verificaci\363n de las Propiedades}{chapter.3}% 29
\BOOKMARK [2][]{subsection.3.2.1}{3.2.1 Propiedades de la suma}{section.3.2}% 30
\BOOKMARK [2][]{subsection.3.2.2}{3.2.2 Descripci\363n de las propiedades en el RCA}{section.3.2}% 31
\BOOKMARK [-1][]{part.3}{III Dise\361o F\355sico}{}% 32
\BOOKMARK [0][]{chapter.4}{4 Flujo de Dise\361o F\355sico}{part.3}% 33
\BOOKMARK [0][]{chapter.5}{5 Sign Out y Tape Out}{part.3}% 34
\BOOKMARK [-1][]{part.4}{IV Conclusiones}{}% 35
\BOOKMARK [0][]{chapter.6}{6 Conclusiones}{part.4}% 36
\BOOKMARK [0][]{appendix.Alph1}{A \040Netlist VHDL }{part.4}% 37
\BOOKMARK [0][]{appendix*.17}{Bibliograf\355a}{part.4}% 38
