 * 4-bit Processor in Verilog

This project implements a simple 4-bit CPU using Verilog HDL.

 * Features
- Custom instruction set
- ALU, Register File, Control Unit, Instruction Memory
- Behavioral simulation using Vivado XSim
- Waveform verification of CPU operations

* Tools
- Vivado 2025.2
- Verilog HDL
## Simulation Results (Vivado)
This waveform shows the 4-bit CPU executing instructions with PC increment, instruction fetch, ALU control signals, and register write enable.
Screenshot 2026-02-24 233909.png
