{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700190837144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700190837144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 21:13:57 2023 " "Processing started: Thu Nov 16 21:13:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700190837144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190837144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190837144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700190838203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700190838203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/divisor50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/divisor50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor50mhz " "Found entity 1: divisor50mhz" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7segs " "Found entity 1: disp7segs" {  } { { "fpga/disp7segs.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/alu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/alu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "fpga/alu_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/alu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador/fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file alu/sumador/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849138 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_tb " "Found entity 2: fulladder_tb" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ichache " "Found entity 1: ichache" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode/decode.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/decode/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "regfile/registerfile.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dchache " "Found entity 1: dchache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend/SignExtend.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flagdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/flagdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagdetector " "Found entity 1: flagdetector" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl_fpga " "Found entity 1: aluctrl_fpga" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700190849178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o monociclo.v(145) " "Verilog HDL Implicit Net warning at monociclo.v(145): created implicit net for \"c_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700190849178 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "monociclo.v(131) " "Verilog HDL Instantiation warning at monociclo.v(131): instance has no name" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1700190849186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aluctrl_fpga " "Elaborating entity \"aluctrl_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700190849258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor50mhz divisor50mhz:div50_u0 " "Elaborating entity \"divisor50mhz\" for hierarchy \"divisor50mhz:div50_u0\"" {  } { { "aluctrl_fpga.v" "div50_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700190849280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluctrl aluctrl:aluctrl_u0 " "Elaborating entity \"aluctrl\" for hierarchy \"aluctrl:aluctrl_u0\"" {  } { { "aluctrl_fpga.v" "aluctrl_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700190849283 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "aluctrl.v(34) " "Verilog HDL Case Statement warning at aluctrl.v(34): case item expression covers a value already covered by a previous case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1700190849283 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(15) " "Verilog HDL Case Statement warning at aluctrl.v(15): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700190849283 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(72) " "Verilog HDL Case Statement warning at aluctrl.v(72): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoperacion_o aluctrl.v(12) " "Verilog HDL Always Construct warning at aluctrl.v(12): inferring latch(es) for variable \"aluoperacion_o\", which holds its previous value in one or more paths through the always construct" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[0\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[0\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[1\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[1\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[2\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[2\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[3\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[3\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 "|monociclo_fpga|monociclo:DUT|aluctrl:comb_233"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7segs disp7segs:disp_0 " "Elaborating entity \"disp7segs\" for hierarchy \"disp7segs:disp_0\"" {  } { { "aluctrl_fpga.v" "disp_0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700190849287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluctrl:aluctrl_u0\|aluoperacion_o\[0\] " "Latch aluctrl:aluctrl_u0\|aluoperacion_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw_opcode_0 " "Ports D and ENA on the latch are fed by the same signal sw_opcode_0" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700190849742 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700190849742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluctrl:aluctrl_u0\|aluoperacion_o\[1\] " "Latch aluctrl:aluctrl_u0\|aluoperacion_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw_opcode_0 " "Ports D and ENA on the latch are fed by the same signal sw_opcode_0" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700190849742 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700190849742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluctrl:aluctrl_u0\|aluoperacion_o\[2\] " "Latch aluctrl:aluctrl_u0\|aluoperacion_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw_opcode_0 " "Ports D and ENA on the latch are fed by the same signal sw_opcode_0" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700190849742 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700190849742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluctrl:aluctrl_u0\|aluoperacion_o\[3\] " "Latch aluctrl:aluctrl_u0\|aluoperacion_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw_opcode_0 " "Ports D and ENA on the latch are fed by the same signal sw_opcode_0" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700190849742 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700190849742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700190849857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700190850817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700190850817 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700190850938 "|aluctrl_fpga|clk_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_ni " "No output dependent on input pin \"rst_ni\"" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700190850938 "|aluctrl_fpga|rst_ni"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700190850938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700190850938 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700190850938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700190850938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700190850938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700190850987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 21:14:10 2023 " "Processing ended: Thu Nov 16 21:14:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700190850987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700190850987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700190850987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700190850987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700190859284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700190859284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 21:14:19 2023 " "Processing started: Thu Nov 16 21:14:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700190859284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700190859284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp monociclo -c monociclo --netlist_type=sgate " "Command: quartus_npp monociclo -c monociclo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700190859284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1700190859800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700190859814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 21:14:19 2023 " "Processing ended: Thu Nov 16 21:14:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700190859814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700190859814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700190859814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1700190859814 ""}
