Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Mar 17 14:19:58 2024
| Host         : big14.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_design_analysis -file ./vivado_output/post_route_design_analysis_report.txt
| Design       : RiscvSystem
| Device       : xc7z020
| Design State : Routed
----------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------+
|      Characteristics      |           Path #1          |
+---------------------------+----------------------------+
| Requirement               | 19.231                     |
| Path Delay                | 3.478                      |
| Logic Delay               | 0.518(15%)                 |
| Net Delay                 | 2.960(85%)                 |
| Clock Skew                | -0.361                     |
| Slack                     | 14.605                     |
| Clock Relationship        | Safely Timed               |
| Logic Levels              | 0                          |
| Routes                    | 1                          |
| Logical Path              | FDRE-(14)-RAMB36E1         |
| Start Point Clock         | clk_proc_clk_wiz_0         |
| End Point Clock           | clk_mem_clk_wiz_0          |
| DSP Block                 | None                       |
| BRAM                      | Input                      |
| IO Crossings              | 0                          |
| Config Crossings          | 0                          |
| SLR Crossings             | 0                          |
| PBlocks                   | 0                          |
| High Fanout               | 14                         |
| Dont Touch                | 0                          |
| Mark Debug                | 0                          |
| Start Point Pin Primitive | FDRE/C                     |
| End Point Pin Primitive   | RAMB36E1/ADDRBWRADDR[3]    |
| Start Point Pin           | pcCurrent_reg[3]/C         |
| End Point Pin             | mem_reg_0_0/ADDRBWRADDR[3] |
+---------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+--------------------+-------------+-----+-----+----+---+---+---+-----+
|   End Point Clock  | Requirement |  0  |  1  |  3 | 4 | 5 | 7 |  8  |
+--------------------+-------------+-----+-----+----+---+---+---+-----+
| clk_mem_clk_wiz_0  | 19.231ns    | 104 |   0 |  5 | 1 | 1 | 8 | 128 |
| clk_proc_clk_wiz_0 | 57.692ns    |   0 | 720 | 32 | 1 | 0 | 0 |   0 |
+--------------------+-------------+-----+-----+----+---+---+---+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


