Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 28 15:29:17 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_FNDController/U_ClkDiv/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_BAUDRATE_GEN/tick_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/br_cnt_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/br_cnt_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/br_cnt_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART/U_Transmitter/br_cnt_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.538        0.000                      0                 3529        0.082        0.000                      0                 3529        3.750        0.000                       0                   700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.538        0.000                      0                 3425        0.082        0.000                      0                 3425        3.750        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.494        0.000                      0                  104        0.485        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 1.215ns (16.370%)  route 6.207ns (83.630%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.624     5.145    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/Q
                         net (fo=138, routed)         4.174     9.775    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2/ADDRA1
    SLICE_X56Y35         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.899 r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           1.173    11.072    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    11.196 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[0]_i_6/O
                         net (fo=1, routed)           0.000    11.196    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[0]_i_6_n_0
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.408 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[0]_i_3/O
                         net (fo=1, routed)           0.860    12.268    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[0]_i_3_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.299    12.567 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.567    U_UART/U_UART/U_Transmitter/D[0]
    SLICE_X63Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.508    14.849    U_UART/U_UART/U_Transmitter/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.032    15.106    U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.812ns (24.288%)  route 5.648ns (75.712%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.499     7.027    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5/ADDRA0
    SLICE_X50Y18         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.151 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.138     8.289    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.413 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_13/O
                         net (fo=1, routed)           0.000     8.413    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_13_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     8.630 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_5/O
                         net (fo=1, routed)           0.000     8.630    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_5_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I1_O)      0.094     8.724 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=26, routed)          1.725    10.450    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_0
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.346    10.796 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=1, routed)           0.601    11.397    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.327    11.724 f  U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_2/O
                         net (fo=2, routed)           0.685    12.409    U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_2_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.533 r  U_ControlUnit/U_Timer/FSM_onehot_up_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.533    U_ControlUnit/U_Timer/FSM_onehot_up_state[1]_i_1_n_0
    SLICE_X62Y36         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.514    14.855    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.029    15.109    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.533    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.812ns (24.312%)  route 5.641ns (75.688%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.499     7.027    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5/ADDRA0
    SLICE_X50Y18         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.151 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5/RAMA/O
                         net (fo=1, routed)           1.138     8.289    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_896_959_3_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.413 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_13/O
                         net (fo=1, routed)           0.000     8.413    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_13_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     8.630 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_5/O
                         net (fo=1, routed)           0.000     8.630    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_5_n_0
    SLICE_X55Y20         MUXF8 (Prop_muxf8_I1_O)      0.094     8.724 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_1/O
                         net (fo=26, routed)          1.725    10.450    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]_0
    SLICE_X62Y35         LUT4 (Prop_lut4_I0_O)        0.346    10.796 f  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_6/O
                         net (fo=1, routed)           0.601    11.397    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[1]_1
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.327    11.724 r  U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_2/O
                         net (fo=2, routed)           0.678    12.401    U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_2_n_0
    SLICE_X62Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.525 r  U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.525    U_ControlUnit/U_Timer/FSM_onehot_up_state[2]_i_1_n_0
    SLICE_X62Y36         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.514    14.855    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X62Y36         FDCE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y36         FDCE (Setup_fdce_C_D)        0.031    15.111    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -12.525    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 1.215ns (16.619%)  route 6.096ns (83.381%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.624     5.145    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/Q
                         net (fo=138, routed)         4.513    10.114    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_7_7/DPRA1
    SLICE_X56Y31         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.238 r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_7_7/DP/O
                         net (fo=1, routed)           1.169    11.406    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_7_7_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.530 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[7]_i_5/O
                         net (fo=1, routed)           0.000    11.530    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[7]_i_5_n_0
    SLICE_X61Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    11.742 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.415    12.157    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[7]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.299    12.456 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.456    U_UART/U_UART/U_Transmitter/D[7]
    SLICE_X63Y28         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.507    14.848    U_UART/U_UART/U_Transmitter/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.031    15.104    U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 1.840ns (24.962%)  route 5.531ns (75.038%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.638     7.166    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/ADDRB0
    SLICE_X56Y21         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.290 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.874     8.164    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14/O
                         net (fo=1, routed)           0.000     8.288    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.526 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     8.526    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     8.630 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_2/O
                         net (fo=18, routed)          1.713    10.343    U_UART/U_Rx_FIFO/U_RegFile/w_rx_data[0]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.344    10.687 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_9/O
                         net (fo=6, routed)           0.622    11.308    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.326    11.634 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.685    12.320    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.444 r  U_ControlUnit/U_StopWatch/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.444    U_ControlUnit/U_StopWatch/FSM_onehot_state[2]_i_1_n_0
    SLICE_X62Y37         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.515    14.856    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y37         FDCE (Setup_fdce_C_D)        0.029    15.110    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.444    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 1.840ns (24.986%)  route 5.524ns (75.014%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.638     7.166    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/ADDRB0
    SLICE_X56Y21         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.290 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.874     8.164    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.288 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14/O
                         net (fo=1, routed)           0.000     8.288    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.526 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     8.526    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     8.630 r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_2/O
                         net (fo=18, routed)          1.713    10.343    U_UART/U_Rx_FIFO/U_RegFile/w_rx_data[0]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.344    10.687 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_9/O
                         net (fo=6, routed)           0.622    11.308    U_UART/U_Rx_FIFO/U_RegFile/rd_ptr_reg_reg[9]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.326    11.634 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.678    12.312    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]_2
    SLICE_X62Y37         LUT6 (Prop_lut6_I2_O)        0.124    12.436 r  U_ControlUnit/U_StopWatch/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.436    U_ControlUnit/U_StopWatch/FSM_onehot_state[0]_i_1_n_0
    SLICE_X62Y37         FDPE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.515    14.856    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y37         FDPE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y37         FDPE (Setup_fdpe_C_D)        0.031    15.112    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 1.215ns (16.701%)  route 6.060ns (83.299%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.624     5.145    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/Q
                         net (fo=138, routed)         4.166     9.767    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2/ADDRB1
    SLICE_X56Y35         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.891 r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2/RAMB/O
                         net (fo=1, routed)           0.864    10.755    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_0_63_0_2_n_1
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.124    10.879 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[1]_i_6/O
                         net (fo=1, routed)           0.000    10.879    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[1]_i_6_n_0
    SLICE_X61Y35         MUXF7 (Prop_muxf7_I0_O)      0.212    11.091 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[1]_i_3/O
                         net (fo=1, routed)           1.030    12.121    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[1]_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.299    12.420 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.420    U_UART/U_UART/U_Transmitter/D[1]
    SLICE_X62Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.508    14.849    U_UART/U_UART/U_Transmitter/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)        0.029    15.103    U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 1.220ns (16.935%)  route 5.984ns (83.065%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.624     5.145    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X61Y20         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_UART/U_Tx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[1]/Q
                         net (fo=138, routed)         4.275     9.877    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_256_319_3_5/ADDRC1
    SLICE_X56Y34         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    10.001 r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_256_319_3_5/RAMC/O
                         net (fo=1, routed)           0.773    10.773    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_256_319_3_5_n_2
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124    10.897 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    10.897    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[5]_i_7_n_0
    SLICE_X63Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    11.114 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[5]_i_3/O
                         net (fo=1, routed)           0.936    12.050    U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg_reg[5]_i_3_n_0
    SLICE_X63Y29         LUT5 (Prop_lut5_I4_O)        0.299    12.349 r  U_UART/U_Tx_FIFO/U_RegFile/data_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.349    U_UART/U_UART/U_Transmitter/D[5]
    SLICE_X63Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.508    14.849    U_UART/U_UART/U_Transmitter/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.031    15.105    U_UART/U_UART/U_Transmitter/data_tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/time_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.636ns (22.365%)  route 5.679ns (77.635%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.638     7.166    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/ADDRB0
    SLICE_X56Y21         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.290 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.874     8.164    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.288 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14/O
                         net (fo=1, routed)           0.000     8.288    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.526 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     8.526    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     8.630 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_2/O
                         net (fo=18, routed)          1.713    10.343    U_UART/U_Rx_FIFO/U_RegFile/w_rx_data[0]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.316    10.659 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_11/O
                         net (fo=6, routed)           0.569    11.227    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_11_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    11.351 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_4/O
                         net (fo=5, routed)           0.886    12.237    U_ControlUnit/U_Timer/time_state_reg_1
    SLICE_X59Y37         LUT5 (Prop_lut5_I1_O)        0.150    12.387 r  U_ControlUnit/U_Timer/time_state_i_1/O
                         net (fo=1, routed)           0.000    12.387    U_ControlUnit/U_Timer/time_state_i_1_n_0
    SLICE_X59Y37         FDCE                                         r  U_ControlUnit/U_Timer/time_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.514    14.855    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X59Y37         FDCE                                         r  U_ControlUnit/U_Timer/time_state_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y37         FDCE (Setup_fdce_C_D)        0.075    15.155    U_ControlUnit/U_Timer/time_state_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 1.610ns (22.209%)  route 5.639ns (77.791%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.551     5.072    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_UART/U_Rx_FIFO/U_FIFO_CU/rd_ptr_reg_reg[0]/Q
                         net (fo=139, routed)         1.638     7.166    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/ADDRB0
    SLICE_X56Y21         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.290 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMB/O
                         net (fo=1, routed)           0.874     8.164    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5_n_1
    SLICE_X53Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.288 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14/O
                         net (fo=1, routed)           0.000     8.288    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_14_n_0
    SLICE_X53Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.526 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6/O
                         net (fo=1, routed)           0.000     8.526    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_6_n_0
    SLICE_X53Y20         MUXF8 (Prop_muxf8_I0_O)      0.104     8.630 f  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_3_5_i_2/O
                         net (fo=18, routed)          1.713    10.343    U_UART/U_Rx_FIFO/U_RegFile/w_rx_data[0]
    SLICE_X62Y33         LUT4 (Prop_lut4_I0_O)        0.316    10.659 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_11/O
                         net (fo=6, routed)           0.598    11.256    U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_state[2]_i_11_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I1_O)        0.124    11.380 r  U_UART/U_Rx_FIFO/U_RegFile/FSM_onehot_up_state[2]_i_3/O
                         net (fo=2, routed)           0.817    12.198    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]_1
    SLICE_X61Y36         LUT6 (Prop_lut6_I3_O)        0.124    12.322 r  U_ControlUnit/U_Timer/FSM_onehot_up_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.322    U_ControlUnit/U_Timer/FSM_onehot_up_state[0]_i_1_n_0
    SLICE_X61Y36         FDPE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X61Y36         FDPE                                         r  U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y36         FDPE (Setup_fdpe_C_D)        0.029    15.108    U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.832%)  route 0.264ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=266, routed)         0.264     1.844    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/A0
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.762    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.832%)  route 0.264ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=266, routed)         0.264     1.844    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/A0
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.762    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.832%)  route 0.264ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=266, routed)         0.264     1.844    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/A0
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.762    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.832%)  route 0.264ns (65.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=266, routed)         0.264     1.844    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/A0
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.762    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.671%)  route 0.206ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/Q
                         net (fo=264, routed)         0.206     1.786    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/A3
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.671%)  route 0.206ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/Q
                         net (fo=264, routed)         0.206     1.786    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/A3
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.671%)  route 0.206ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/Q
                         net (fo=264, routed)         0.206     1.786    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/A3
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.671%)  route 0.206ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.556     1.439    U_UART/U_Rx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y28         FDCE                                         r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_UART/U_Rx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[3]/Q
                         net (fo=264, routed)         0.206     1.786    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/A3
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.824     1.951    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/WCLK
    SLICE_X50Y27         RAMD64E                                      r  U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y27         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART/U_Rx_FIFO/U_RegFile/mem_reg_704_767_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.224%)  route 0.158ns (52.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.583     1.466    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=261, routed)         0.158     1.765    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X60Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.848     1.975    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/WCLK
    SLICE_X60Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.667    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.224%)  route 0.158ns (52.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.583     1.466    U_UART/U_Tx_FIFO/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART/U_Tx_FIFO/U_FIFO_CU/wr_ptr_reg_reg[5]/Q
                         net (fo=261, routed)         0.158     1.765    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/ADDRD5
    SLICE_X60Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.848     1.975    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/WCLK
    SLICE_X60Y25         RAMD64E                                      r  U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.667    U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y36   U_ControlUnit/U_Mode/mode_sel_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X57Y33   U_ControlUnit/U_Mode/state_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X62Y37   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X63Y37   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X62Y37   U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X59Y37   U_ControlUnit/U_StopWatch/clear_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X59Y37   U_ControlUnit/U_StopWatch/rs_en_reg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X61Y36   U_ControlUnit/U_Timer/FSM_onehot_up_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X49Y26   U_UART/U_Rx_FIFO/U_FIFO_CU/full_reg_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_576_639_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_576_639_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y30   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_576_639_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y29   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_640_703_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   U_UART/U_Tx_FIFO/U_RegFile/mem_reg_960_1023_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y27   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_512_575_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_512_575_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_512_575_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_512_575_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y28   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_512_575_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y21   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y30   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y30   U_UART/U_Rx_FIFO/U_RegFile/mem_reg_64_127_6_6/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/min_data_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.828ns (16.427%)  route 4.213ns (83.573%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.898    10.194    U_ControlUnit/U_Timer/AR[0]
    SLICE_X58Y36         FDCE                                         f  U_ControlUnit/U_Timer/min_data_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  U_ControlUnit/U_Timer/min_data_reg_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X58Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_ControlUnit/U_Timer/min_data_reg_reg
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_Timer/set_state_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.828ns (16.441%)  route 4.208ns (83.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.894    10.189    U_ControlUnit/U_Timer/AR[0]
    SLICE_X59Y36         FDCE                                         f  U_ControlUnit/U_Timer/set_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_ControlUnit/U_Timer/clk_IBUF_BUFG
    SLICE_X59Y36         FDCE                                         r  U_ControlUnit/U_Timer/set_state_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_ControlUnit/U_Timer/set_state_reg
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.828ns (16.441%)  route 4.208ns (83.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.894    10.189    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X59Y36         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X59Y36         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.828ns (16.441%)  route 4.208ns (83.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.894    10.189    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X59Y36         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X59Y36         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.828ns (16.441%)  route 4.208ns (83.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.894    10.189    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X59Y36         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X59Y36         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.828ns (16.441%)  route 4.208ns (83.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.894    10.189    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/AR[0]
    SLICE_X59Y36         FDCE                                         f  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.513    14.854    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/clk_IBUF_BUFG
    SLICE_X59Y36         FDCE                                         r  U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.688    U_dataUnit/U_stopWatch/U_ClkDiv_1Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_timecounter/min_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.828ns (16.923%)  route 4.065ns (83.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.750    10.046    U_dataUnit/U_Timer/U_timecounter/AR[0]
    SLICE_X63Y39         FDCE                                         f  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.517    14.858    U_dataUnit/U_Timer/U_timecounter/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    U_dataUnit/U_Timer/U_timecounter/min_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_timecounter/min_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.828ns (16.923%)  route 4.065ns (83.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.750    10.046    U_dataUnit/U_Timer/U_timecounter/AR[0]
    SLICE_X63Y39         FDCE                                         f  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.517    14.858    U_dataUnit/U_Timer/U_timecounter/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    U_dataUnit/U_Timer/U_timecounter/min_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_timecounter/min_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.828ns (16.923%)  route 4.065ns (83.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.750    10.046    U_dataUnit/U_Timer/U_timecounter/AR[0]
    SLICE_X63Y39         FDCE                                         f  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.517    14.858    U_dataUnit/U_Timer/U_timecounter/clk_IBUF_BUFG
    SLICE_X63Y39         FDCE                                         r  U_dataUnit/U_Timer/U_timecounter/min_reg_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.678    U_dataUnit/U_Timer/U_timecounter/min_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 U_btn_D/q_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 0.828ns (16.937%)  route 4.061ns (83.063%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.632     5.153    U_btn_D/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  U_btn_D/q_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  U_btn_D/q_reg_reg[18]/Q
                         net (fo=2, routed)           0.872     6.481    U_btn_D/q_reg_reg_n_0_[18]
    SLICE_X59Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.605 r  U_btn_D/FSM_onehot_state[2]_i_14/O
                         net (fo=1, routed)           1.031     7.636    U_btn_D/FSM_onehot_state[2]_i_14_n_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.760 r  U_btn_D/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.412     8.172    U_btn_D/FSM_onehot_state[2]_i_7_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.296 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         1.746    10.042    U_ControlUnit/U_StopWatch/AR[0]
    SLICE_X62Y37         FDCE                                         f  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.515    14.856    U_ControlUnit/U_StopWatch/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X62Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.676    U_ControlUnit/U_StopWatch/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  4.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.189%)  route 0.199ns (48.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.138     1.853    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y35         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     1.959    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.189%)  route 0.199ns (48.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.138     1.853    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y35         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     1.959    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.189%)  route 0.199ns (48.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.138     1.853    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y35         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     1.959    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.189%)  route 0.199ns (48.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.138     1.853    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y35         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     1.959    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y35         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.323%)  route 0.263ns (55.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.201     1.917    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y32         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.829     1.956    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X55Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.323%)  route 0.263ns (55.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.201     1.917    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y32         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.829     1.956    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X55Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.323%)  route 0.263ns (55.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.201     1.917    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y32         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.829     1.956    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X55Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.365    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.870%)  route 0.267ns (56.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.206     1.922    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y33         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.830     1.957    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[7]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X55Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.870%)  route 0.267ns (56.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.206     1.922    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y33         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.830     1.957    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y33         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[8]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X55Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U_btn_D/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.405%)  route 0.273ns (56.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.562     1.445    U_btn_D/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  U_btn_D/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  U_btn_D/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.061     1.670    U_btn_D/q_reg_reg_n_0_[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.715 f  U_btn_D/FSM_onehot_state[2]_i_2/O
                         net (fo=106, routed)         0.211     1.927    U_dataUnit/U_Timer/U_ClkDiv_ms/AR[0]
    SLICE_X55Y36         FDCE                                         f  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.832     1.959    U_dataUnit/U_Timer/U_ClkDiv_ms/clk_IBUF_BUFG
    SLICE_X55Y36         FDCE                                         r  U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X55Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    U_dataUnit/U_Timer/U_ClkDiv_ms/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.559    





