Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov 24 23:26:00 2022
| Host         : DESKTOP-RTKQU90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: FSM_onehot_N_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.894        0.000                      0                 1113        0.091        0.000                      0                 1113        4.500        0.000                       0                   553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.894        0.000                      0                 1113        0.091        0.000                      0                 1113        4.500        0.000                       0                   553  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 blk_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.606ns (10.452%)  route 5.192ns (89.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  blk_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  blk_addr_reg[9]/Q
                         net (fo=8, routed)           4.564    10.123    blk_addr_reg[9]
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.150    10.273 r  row_B[20]_i_1/O
                         net (fo=2, routed)           0.627    10.900    row_B[20]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  row_B_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.432    14.803    clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  row_B_reg[20]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)       -0.247    14.794    row_B_reg[20]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 blk_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 0.606ns (10.990%)  route 4.908ns (89.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  blk_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  blk_addr_reg[9]/Q
                         net (fo=8, routed)           4.564    10.123    blk_addr_reg[9]
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.150    10.273 r  row_B[20]_i_1/O
                         net (fo=2, routed)           0.344    10.616    row_B[20]_i_1_n_0
    SLICE_X40Y59         FDSE                                         r  row_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.432    14.803    clk_IBUF_BUFG
    SLICE_X40Y59         FDSE                                         r  row_B_reg[21]/C
                         clock pessimism              0.273    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X40Y59         FDSE (Setup_fdse_C_D)       -0.283    14.758    row_B_reg[21]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 blk_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.580ns (11.274%)  route 4.564ns (88.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  blk_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  blk_addr_reg[9]/Q
                         net (fo=8, routed)           4.564    10.123    blk_addr_reg[9]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.247 r  row_B[17]_i_1/O
                         net (fo=1, routed)           0.000    10.247    row_B[17]_i_1_n_0
    SLICE_X40Y58         FDSE                                         r  row_B_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  row_B_reg[17]/C
                         clock pessimism              0.276    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X40Y58         FDSE (Setup_fdse_C_D)        0.029    15.074    row_B_reg[17]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.457ns (29.199%)  route 3.533ns (70.801%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.551     5.102    lcd0/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  lcd0/text_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  lcd0/text_count_reg[19]/Q
                         net (fo=58, routed)          2.516     8.074    lcd0/text_count_reg[19]
    SLICE_X39Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.198 r  lcd0/tcode[2]_i_18/O
                         net (fo=1, routed)           0.000     8.198    lcd0/tcode[2]_i_18_n_0
    SLICE_X39Y61         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  lcd0/tcode_reg[2]_i_9/O
                         net (fo=1, routed)           0.000     8.443    lcd0/tcode_reg[2]_i_9_n_0
    SLICE_X39Y61         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  lcd0/tcode_reg[2]_i_4/O
                         net (fo=1, routed)           1.017     9.564    lcd0/tcode_reg[2]_i_4_n_0
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.316     9.880 r  lcd0/tcode[2]_i_2/O
                         net (fo=1, routed)           0.000     9.880    lcd0/tcode[2]_i_2_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    10.092 r  lcd0/tcode_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.092    lcd0/tcode[2]
    SLICE_X39Y56         FDRE                                         r  lcd0/tcode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.432    14.803    lcd0/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  lcd0/tcode_reg[2]/C
                         clock pessimism              0.274    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X39Y56         FDRE (Setup_fdre_C_D)        0.064    15.106    lcd0/tcode_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 blk_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.580ns (11.818%)  route 4.328ns (88.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  blk_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  blk_addr_reg[5]/Q
                         net (fo=9, routed)           4.328     9.886    blk_addr_reg[5]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.010 r  row_B[9]_i_1/O
                         net (fo=1, routed)           0.000    10.010    row_B[9]_i_1_n_0
    SLICE_X40Y58         FDSE                                         r  row_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.433    14.804    clk_IBUF_BUFG
    SLICE_X40Y58         FDSE                                         r  row_B_reg[9]/C
                         clock pessimism              0.273    15.077    
                         clock uncertainty           -0.035    15.042    
    SLICE_X40Y58         FDSE (Setup_fdse_C_D)        0.032    15.074    row_B_reg[9]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.293ns (27.944%)  route 3.334ns (72.056%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 15.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.553     6.181    sd_card0/CLK
    SLICE_X47Y60         FDRE                                         r  sd_card0/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     6.600 r  sd_card0/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.873     7.473    sd_card0/bit_counter_reg_n_0_[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.299     7.772 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=6, routed)           0.711     8.484    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X49Y60         LUT5 (Prop_lut5_I4_O)        0.119     8.603 r  sd_card0/c_state[4]_i_3/O
                         net (fo=5, routed)           0.468     9.071    sd_card0/c_state[4]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.332     9.403 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.531     9.934    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.751    10.809    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817    13.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.095    13.330 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    13.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.110 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.437    15.546    sd_card0/CLK
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[10]/C
                         clock pessimism              0.611    16.157    
                         clock uncertainty           -0.035    16.122    
    SLICE_X45Y58         FDSE (Setup_fdse_C_CE)      -0.205    15.917    sd_card0/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.917    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.293ns (27.944%)  route 3.334ns (72.056%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 15.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.553     6.181    sd_card0/CLK
    SLICE_X47Y60         FDRE                                         r  sd_card0/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     6.600 r  sd_card0/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.873     7.473    sd_card0/bit_counter_reg_n_0_[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.299     7.772 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=6, routed)           0.711     8.484    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X49Y60         LUT5 (Prop_lut5_I4_O)        0.119     8.603 r  sd_card0/c_state[4]_i_3/O
                         net (fo=5, routed)           0.468     9.071    sd_card0/c_state[4]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.332     9.403 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.531     9.934    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.751    10.809    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817    13.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.095    13.330 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    13.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.110 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.437    15.546    sd_card0/CLK
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[15]/C
                         clock pessimism              0.611    16.157    
                         clock uncertainty           -0.035    16.122    
    SLICE_X45Y58         FDSE (Setup_fdse_C_CE)      -0.205    15.917    sd_card0/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.917    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.293ns (27.944%)  route 3.334ns (72.056%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 15.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.553     6.181    sd_card0/CLK
    SLICE_X47Y60         FDRE                                         r  sd_card0/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     6.600 r  sd_card0/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.873     7.473    sd_card0/bit_counter_reg_n_0_[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.299     7.772 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=6, routed)           0.711     8.484    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X49Y60         LUT5 (Prop_lut5_I4_O)        0.119     8.603 r  sd_card0/c_state[4]_i_3/O
                         net (fo=5, routed)           0.468     9.071    sd_card0/c_state[4]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.332     9.403 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.531     9.934    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.751    10.809    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817    13.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.095    13.330 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    13.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.110 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.437    15.546    sd_card0/CLK
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[8]/C
                         clock pessimism              0.611    16.157    
                         clock uncertainty           -0.035    16.122    
    SLICE_X45Y58         FDSE (Setup_fdse_C_CE)      -0.205    15.917    sd_card0/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.917    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 sd_card0/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.293ns (27.944%)  route 3.334ns (72.056%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.546ns = ( 15.546 - 10.000 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.553     6.181    sd_card0/CLK
    SLICE_X47Y60         FDRE                                         r  sd_card0/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     6.600 r  sd_card0/bit_counter_reg[3]/Q
                         net (fo=3, routed)           0.873     7.473    sd_card0/bit_counter_reg_n_0_[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.299     7.772 f  sd_card0/bit_counter[6]_i_3/O
                         net (fo=6, routed)           0.711     8.484    sd_card0/bit_counter[6]_i_3_n_0
    SLICE_X49Y60         LUT5 (Prop_lut5_I4_O)        0.119     8.603 r  sd_card0/c_state[4]_i_3/O
                         net (fo=5, routed)           0.468     9.071    sd_card0/c_state[4]_i_3_n_0
    SLICE_X48Y59         LUT2 (Prop_lut2_I0_O)        0.332     9.403 r  sd_card0/cmd_out[55]_i_3/O
                         net (fo=1, routed)           0.531     9.934    sd_card0/cmd_out[55]_i_3_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  sd_card0/cmd_out[55]_i_1/O
                         net (fo=55, routed)          0.751    10.809    sd_card0/cmd_out[55]_i_1_n_0
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.817    13.235    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.095    13.330 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    13.856    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    14.110 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.437    15.546    sd_card0/CLK
    SLICE_X45Y58         FDSE                                         r  sd_card0/cmd_out_reg[9]/C
                         clock pessimism              0.611    16.157    
                         clock uncertainty           -0.035    16.122    
    SLICE_X45Y58         FDSE (Setup_fdse_C_CE)      -0.205    15.917    sd_card0/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         15.917    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 blk_addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 0.580ns (12.044%)  route 4.236ns (87.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.547     5.098    clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  blk_addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  blk_addr_reg[29]/Q
                         net (fo=9, routed)           4.236     9.790    blk_addr_reg[29]
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.124     9.914 r  row_B[56]_i_1/O
                         net (fo=1, routed)           0.000     9.914    row_B0_out[56]
    SLICE_X37Y61         FDRE                                         r  row_B_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  row_B_reg[56]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.029    15.053    row_B_reg[56]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  5.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 data_in_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.087%)  route 0.273ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  data_in_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[36]/Q
                         net (fo=3, routed)           0.273     1.894    p_0_out[44]
    SLICE_X44Y50         FDRE                                         r  data_in_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  data_in_reg_reg[44]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.059     1.803    data_in_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    lcd0/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  lcd0/init_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  lcd0/init_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.729    lcd0/init_count_reg_n_0_[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  lcd0/init_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    lcd0/init_count_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  lcd0/init_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    lcd0/init_count_reg[16]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  lcd0/init_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.828     1.987    lcd0/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  lcd0/init_count_reg[16]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    lcd0/init_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    lcd0/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  lcd0/init_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  lcd0/init_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.729    lcd0/init_count_reg_n_0_[15]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.889 r  lcd0/init_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.889    lcd0/init_count_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  lcd0/init_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    lcd0/init_count_reg[16]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  lcd0/init_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.828     1.987    lcd0/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  lcd0/init_count_reg[18]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    lcd0/init_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    btn_db0/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  btn_db0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.740    btn_db0/counter_reg[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  btn_db0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    btn_db0/counter_reg[8]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  btn_db0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.828     1.987    btn_db0/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  btn_db0/counter_reg[8]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 data_in_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.658%)  route 0.225ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  data_in_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  data_in_reg_reg[45]/Q
                         net (fo=3, routed)           0.225     1.854    p_0_out[53]
    SLICE_X46Y51         FDRE                                         r  data_in_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  data_in_reg_reg[53]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)        -0.001     1.743    data_in_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 data_in_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.831%)  route 0.302ns (68.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  data_in_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[40]/Q
                         net (fo=3, routed)           0.302     1.923    p_0_out[48]
    SLICE_X44Y51         FDRE                                         r  data_in_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  data_in_reg_reg[48]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.061     1.805    data_in_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    btn_db0/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  btn_db0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.740    btn_db0/counter_reg[7]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.900 r  btn_db0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.900    btn_db0/counter_reg[4]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  btn_db0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.965    btn_db0/counter_reg[8]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  btn_db0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.828     1.987    btn_db0/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  btn_db0/counter_reg[10]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sd_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.597%)  route 0.224ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  sd_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sd_counter_reg[8]/Q
                         net (fo=4, routed)           0.224     1.847    ram0/Q[8]
    RAMB18_X1Y18         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.724    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sd_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.200%)  route 0.228ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  sd_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  sd_counter_reg[3]/Q
                         net (fo=6, routed)           0.228     1.850    ram0/Q[3]
    RAMB18_X1Y18         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.881     2.039    ram0/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.724    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.048     1.186 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.217     1.402    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.490 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.561     2.051    sd_card0/CLK
    SLICE_X44Y59         FDRE                                         r  sd_card0/block_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     2.192 r  sd_card0/block_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.051     2.243    sd_card0/block_addr_reg[11]
    SLICE_X45Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.288 r  sd_card0/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.288    sd_card0/cmd_out[19]_i_1_n_0
    SLICE_X45Y59         FDSE                                         r  sd_card0/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.060     1.534 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.241     1.775    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.882 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.831     2.713    sd_card0/CLK
    SLICE_X45Y59         FDSE                                         r  sd_card0/cmd_out_reg[19]/C
                         clock pessimism             -0.649     2.064    
    SLICE_X45Y59         FDSE (Hold_fdse_C_D)         0.092     2.156    sd_card0/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y50    FSM_onehot_N_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y50    FSM_onehot_N_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y50    FSM_onehot_N_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y50    FSM_onehot_N_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y50    FSM_onehot_N_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y50    FSM_onehot_N_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X40Y49    FSM_onehot_N_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y50    FSM_onehot_N_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y50    FSM_onehot_N_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.377ns  (logic 4.411ns (47.042%)  route 4.966ns (52.958%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.206     6.827    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.150     6.977 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.760    10.737    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.743    14.481 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.481    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.178ns (45.941%)  route 4.917ns (54.059%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.206     6.827    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.951 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.711    10.662    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.199 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.199    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 4.401ns (48.473%)  route 4.678ns (51.527%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.364     6.985    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.152     7.137 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.314    10.451    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.731    14.182 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.182    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.028ns  (logic 4.175ns (46.247%)  route 4.853ns (53.753%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.346     6.967    lcd0/lcd_initialized_reg_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I1_O)        0.124     7.091 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.507    10.598    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.132 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.132    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 4.175ns (46.507%)  route 4.802ns (53.493%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.364     6.985    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.124     7.109 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.439    10.548    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    14.081 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.081    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.580ns  (logic 4.373ns (50.963%)  route 4.207ns (49.037%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.962     6.583    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT3 (Prop_lut3_I1_O)        0.120     6.703 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.246     9.949    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.735    13.683 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.683    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.160ns (49.719%)  route 4.207ns (50.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.552     5.103    lcd0/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.962     6.583    lcd0/lcd_initialized_reg_n_0
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.245     9.952    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.518    13.470 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.470    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cmd_out_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.560ns  (logic 4.137ns (63.061%)  route 2.423ns (36.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.551     6.179    sd_card0/CLK
    SLICE_X44Y62         FDSE                                         r  sd_card0/cmd_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDSE (Prop_fdse_C_Q)         0.419     6.598 r  sd_card0/cmd_out_reg[55]/Q
                         net (fo=1, routed)           2.423     9.022    spi_mosi_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.718    12.740 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.740    spi_mosi
    H1                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 3.998ns (62.533%)  route 2.395ns (37.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.556     6.184    sd_card0/CLK
    SLICE_X49Y59         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     6.640 r  sd_card0/sclk_reg_reg/Q
                         net (fo=16, routed)          2.395     9.036    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         3.542    12.578 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    12.578    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.021ns (63.266%)  route 2.335ns (36.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.139     3.628    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.118     3.746 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     4.330    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.628 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         1.555     6.183    sd_card0/CLK
    SLICE_X48Y61         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDSE (Prop_fdse_C_Q)         0.456     6.639 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           2.335     8.974    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.565    12.539 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000    12.539    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.979%)  route 0.136ns (49.021%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.560     1.473    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  FSM_onehot_N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  FSM_onehot_N_reg[0]/Q
                         net (fo=5, routed)           0.136     1.750    p_0_in
    SLICE_X46Y50         LDCE                                         r  FSM_onehot_N_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.516%)  route 0.216ns (60.484%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_onehot_N_reg[4]/Q
                         net (fo=68, routed)          0.216     1.831    data_in_reg
    SLICE_X42Y50         LDCE                                         r  FSM_onehot_N_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.189ns (39.036%)  route 0.295ns (60.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_onehot_N_reg[1]/Q
                         net (fo=5, routed)           0.121     1.737    p_1_in
    SLICE_X46Y50         LUT2 (Prop_lut2_I0_O)        0.048     1.785 r  FSM_onehot_N_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.174     1.959    FSM_onehot_N_next_reg[8]_i_1_n_0
    SLICE_X46Y50         LDCE                                         r  FSM_onehot_N_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_btn_level_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.183ns (35.494%)  route 0.333ns (64.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  prev_btn_level_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  prev_btn_level_reg/Q
                         net (fo=2, routed)           0.167     1.788    btn_db0/prev_btn_level
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.042     1.830 r  btn_db0/FSM_onehot_N_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.165     1.995    btn_db0_n_1
    SLICE_X42Y50         LDCE                                         r  FSM_onehot_N_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.186ns (31.666%)  route 0.401ns (68.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_onehot_N_reg[1]/Q
                         net (fo=5, routed)           0.121     1.737    p_1_in
    SLICE_X46Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  FSM_onehot_N_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.280     2.062    FSM_onehot_N_next_reg[9]_i_1_n_0
    SLICE_X38Y49         LDCE                                         r  FSM_onehot_N_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.186ns (31.176%)  route 0.411ns (68.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  FSM_onehot_N_reg[5]/Q
                         net (fo=6, routed)           0.301     1.917    FSM_onehot_N_reg_n_0_[5]
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  FSM_onehot_N_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.109     2.071    FSM_onehot_N_next_reg[5]_i_1_n_0
    SLICE_X46Y50         LDCE                                         r  FSM_onehot_N_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.226ns (37.235%)  route 0.381ns (62.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  FSM_onehot_N_reg[8]/Q
                         net (fo=3, routed)           0.116     1.718    FSM_onehot_N_reg_n_0_[8]
    SLICE_X47Y50         LUT2 (Prop_lut2_I1_O)        0.098     1.816 r  FSM_onehot_N_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.265     2.081    FSM_onehot_N_next_reg[2]_i_1_n_0
    SLICE_X45Y50         LDCE                                         r  FSM_onehot_N_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prev_btn_level_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.055%)  route 0.433ns (69.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  prev_btn_level_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  prev_btn_level_reg/Q
                         net (fo=2, routed)           0.169     1.790    btn_db0/prev_btn_level
    SLICE_X41Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.835 r  btn_db0/FSM_onehot_N_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.264     2.098    btn_db0_n_2
    SLICE_X45Y50         LDCE                                         r  FSM_onehot_N_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.186ns (28.112%)  route 0.476ns (71.888%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  FSM_onehot_N_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDSE (Prop_fdse_C_Q)         0.141     1.620 r  FSM_onehot_N_reg[6]/Q
                         net (fo=3, routed)           0.321     1.942    sd_card0/Q[3]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.987 r  sd_card0/FSM_onehot_N_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.154     2.141    sd_card0_n_5
    SLICE_X38Y49         LDCE                                         r  FSM_onehot_N_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_N_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_N_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.225ns (25.948%)  route 0.642ns (74.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  FSM_onehot_N_reg[8]/Q
                         net (fo=3, routed)           0.255     1.857    FSM_onehot_N_reg_n_0_[8]
    SLICE_X47Y50         LUT4 (Prop_lut4_I3_O)        0.097     1.954 r  FSM_onehot_N_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.387     2.342    FSM_onehot_N_next_reg[4]_i_1_n_0
    SLICE_X46Y50         LDCE                                         r  FSM_onehot_N_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           801 Endpoints
Min Delay           801 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X42Y49         FDRE                                         r  word_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  word_reg[26]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X42Y49         FDRE                                         r  word_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  word_reg[27]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X42Y49         FDRE                                         r  word_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  word_reg[28]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X43Y49         FDRE                                         r  word_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  word_reg[32]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X43Y49         FDRE                                         r  word_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  word_reg[33]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X43Y49         FDRE                                         r  word_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  word_reg[34]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X43Y49         FDRE                                         r  word_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  word_reg[35]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            word_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.563ns  (logic 1.638ns (17.124%)  route 7.925ns (82.876%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.461     9.563    reset0
    SLICE_X42Y49         FDRE                                         r  word_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  word_reg[36]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_N_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.638ns (17.144%)  route 7.914ns (82.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.450     9.552    reset0
    SLICE_X40Y49         FDSE                                         r  FSM_onehot_N_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  FSM_onehot_N_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            prev_btn_level_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.547ns  (logic 1.638ns (17.152%)  route 7.910ns (82.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=66, routed)          3.464     4.978    sd_card0/reset_n_IBUF
    SLICE_X42Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.102 r  sd_card0/init_e_i_1/O
                         net (fo=383, routed)         4.445     9.547    reset0
    SLICE_X41Y49         FDRE                                         r  prev_btn_level_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         1.451     4.823    clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  prev_btn_level_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.405%)  route 0.175ns (52.595%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[2]/G
    SLICE_X45Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_N_next_reg[2]/Q
                         net (fo=1, routed)           0.175     0.333    FSM_onehot_N_next_reg_n_0_[2]
    SLICE_X43Y50         FDRE                                         r  FSM_onehot_N_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  FSM_onehot_N_reg[2]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.465%)  route 0.161ns (47.535%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[7]/G
    SLICE_X42Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[7]/Q
                         net (fo=1, routed)           0.161     0.339    FSM_onehot_N_next_reg_n_0_[7]
    SLICE_X41Y50         FDRE                                         r  FSM_onehot_N_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  FSM_onehot_N_reg[7]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.295%)  route 0.169ns (48.705%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[6]/G
    SLICE_X38Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[6]/Q
                         net (fo=1, routed)           0.169     0.347    FSM_onehot_N_next_reg_n_0_[6]
    SLICE_X40Y49         FDSE                                         r  FSM_onehot_N_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.836     1.994    clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  FSM_onehot_N_reg[6]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.178ns (49.530%)  route 0.181ns (50.470%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[4]/G
    SLICE_X46Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[4]/Q
                         net (fo=2, routed)           0.181     0.359    FSM_onehot_N_next_reg_n_0_[4]
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.178ns (43.260%)  route 0.233ns (56.740%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[9]/G
    SLICE_X38Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[9]/Q
                         net (fo=1, routed)           0.233     0.411    FSM_onehot_N_next_reg_n_0_[9]
    SLICE_X38Y50         FDRE                                         r  FSM_onehot_N_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.828     1.987    clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  FSM_onehot_N_reg[9]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.158ns (37.249%)  route 0.266ns (62.751%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[3]/G
    SLICE_X45Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_onehot_N_next_reg[3]/Q
                         net (fo=1, routed)           0.266     0.424    FSM_onehot_N_next_reg_n_0_[3]
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[3]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.178ns (41.575%)  route 0.250ns (58.425%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[0]/G
    SLICE_X42Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[0]/Q
                         net (fo=1, routed)           0.250     0.428    FSM_onehot_N_next_reg_n_0_[0]
    SLICE_X43Y50         FDRE                                         r  FSM_onehot_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.830     1.988    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  FSM_onehot_N_reg[0]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.178ns (39.154%)  route 0.277ns (60.846%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[5]/G
    SLICE_X46Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[5]/Q
                         net (fo=2, routed)           0.277     0.455    FSM_onehot_N_next_reg_n_0_[5]
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[5]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            FSM_onehot_N_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.457ns  (logic 0.178ns (38.973%)  route 0.279ns (61.027%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[8]/G
    SLICE_X46Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[8]/Q
                         net (fo=1, routed)           0.279     0.457    FSM_onehot_N_next_reg_n_0_[8]
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.831     1.989    clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  FSM_onehot_N_reg[8]/C

Slack:                    inf
  Source:                 FSM_onehot_N_next_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sd_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.223ns (40.126%)  route 0.333ns (59.874%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         LDCE                         0.000     0.000 r  FSM_onehot_N_next_reg[4]/G
    SLICE_X46Y50         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_onehot_N_next_reg[4]/Q
                         net (fo=2, routed)           0.061     0.239    FSM_onehot_N_next_reg_n_0_[4]
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.284 r  sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.272     0.556    sd_counter0
    SLICE_X48Y46         FDRE                                         r  sd_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=378, routed)         0.838     1.996    clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  sd_counter_reg[0]/C





