Release 13.2 par O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

JKH-DKT::  Thu Jan 12 12:48:38 2012

par -w -intstyle ise -ol high -t 1 FPGA_main_map.ncd FPGA_main.ncd
FPGA_main.pcf 


Constraints file: FPGA_main.pcf.
Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\13.2\ISE_DS\ISE\.
   "FPGA_main" is an NCD, version 3.2, device xc3s250e, package vq100, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2011-06-20".


Design Summary Report:

 Number of External IOBs                          24 out of 66     36%

   Number of External Input IOBs                  6

      Number of External Input DIFFMs             1
        Number of LOCed External Input DIFFMs     1 out of 1     100%

      Number of External Input DIFFSs             1
        Number of LOCed External Input DIFFSs     1 out of 1     100%

      Number of External Input IBUFs              4
        Number of LOCed External Input IBUFs      4 out of 4     100%


   Number of External Output IOBs                17

      Number of External Output IOBs             17
        Number of LOCed External Output IOBs     17 out of 17    100%


   Number of External Bidir IOBs                  1

      Number of External Bidir IOBs               1
        Number of LOCed External Bidir IOBs       1 out of 1     100%


   Number of BUFGMUXs                        3 out of 24     12%
   Number of DCMs                            1 out of 4      25%
   Number of Slices                       1106 out of 2448   45%
      Number of SLICEMs                      6 out of 1224    1%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 secs 
Finished initial Timing Analysis.  REAL time: 3 secs 


Starting Placer
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:aba94aaa) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:aba94aaa) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:aba94aaa) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement

........
WARNING:Place:1019 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /
   clock site pair. The clock component <clk_148_BUFG> is placed at site <BUFGMUX_X1Y10>. The IO component <clk_148_p>
   is placed at site <P94>.  This will not allow the use of the fast path between the IO and the Clock buffer. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <clk_148_p.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
Phase 4.2  Initial Clock and IO Placement (Checksum:90461b56) REAL time: 7 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:90461b56) REAL time: 7 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:90461b56) REAL time: 7 secs 

Phase 7.8  Global Placement
........................................................................................................................................
........
..............................................................................................
..............
.................
.........................
...............
Phase 7.8  Global Placement (Checksum:2d0a7dce) REAL time: 11 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2d0a7dce) REAL time: 11 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:3f08b104) REAL time: 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3f08b104) REAL time: 13 secs 

Total REAL time to Placer completion: 13 secs 
Total CPU  time to Placer completion: 13 secs 
Writing design to file FPGA_main.ncd



Starting Router


Phase  1  : 6675 unrouted;      REAL time: 16 secs 

Phase  2  : 5977 unrouted;      REAL time: 17 secs 

Phase  3  : 1443 unrouted;      REAL time: 18 secs 

Phase  4  : 1480 unrouted; (Setup:2410, Hold:0, Component Switching Limit:0)     REAL time: 19 secs 

Phase  5  : 0 unrouted; (Setup:4686, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: FPGA_main.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:4686, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Phase  7  : 0 unrouted; (Setup:490, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Updating file: FPGA_main.ncd with current fully routed design.

Phase  8  : 0 unrouted; (Setup:490, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 

Phase  9  : 0 unrouted; (Setup:111, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:111, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 11  : 0 unrouted; (Setup:109, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 51 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             clk_148 | BUFGMUX_X1Y10| No   |  522 |  0.043     |  0.104      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_100 |  BUFGMUX_X1Y0| No   |   89 |  0.036     |  0.100      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_10_i_IBUFG |  BUFGMUX_X2Y1| No   |   13 |  0.017     |  0.095      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 109 (Setup: 109, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clk_148 = PERIOD TIMEGRP "clk_148_tm"  | SETUP       |    -0.066ns|     6.777ns|       3|         109
  149 MHz HIGH 50% INPUT_JITTER 1 ns        | HOLD        |     0.843ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEG | SETUP       |     2.129ns|     7.871ns|       0|           0
  RP "PLL_clock_gen_CLKFX_BUF"         TS_c | HOLD        |     0.861ns|            |       0|           0
  lk_10 * 10 HIGH 50% INPUT_JITTER 1 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 | SETUP       |    95.176ns|     4.824ns|       0|           0
   MHz HIGH 50% INPUT_JITTER 1 ns           | HOLD        |     1.397ns|            |       0|           0
                                            | MINLOWPULSE |    80.000ns|    20.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_multi_cycle_LTC = MAXDELAY FROM TIMEGR | SETUP       |    90.926ns|     9.745ns|       0|           0
  P "multi_cycle_LTC" TO TIMEGRP         "m |             |            |            |        |            
  ulti_cycle_LTC" TS_clk_148 / 15           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_multi_cycle_148 = MAXDELAY FROM TIMEGR | SETUP       |   993.681ns|     6.319ns|       0|           0
  P "multi_cycle_148" TO TIMEGRP         "m |             |            |            |        |            
  ulti_cycle_148" TS_clk_148 / 149          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_multi_cycle_100 = MAXDELAY FROM TIMEGR | SETUP       | 99985.974ns|    14.026ns|       0|           0
  P "multi_cycle_100" TO TIMEGRP         "m |             |            |            |        |            
  ulti_cycle_100" TS_clk_10 / 1000          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     78.710ns|            0|            0|          324|       651762|
| TS_multi_cycle_100            | 100000.000ns|     14.026ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      7.871ns|          N/A|            0|            0|         1819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.777ns|      0.650ns|            3|            0|        15051|         4714|
| TS_multi_cycle_148            |   1000.000ns|      6.319ns|          N/A|            0|            0|         3194|            0|
| TS_multi_cycle_LTC            |    100.671ns|      9.745ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 52 secs 

Peak Memory Usage:  174 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

Writing design to file FPGA_main.ncd



PAR done!
